{"Source Block": ["verilog-ethernet/rtl/ip_mux_64_2.v@151:161@HdlIdDef", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_tx_64.v@173:183", "reg shift_ip_payload_extra_cycle;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@227:237", "reg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@184:194", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@150:160", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@185:195", "reg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@182:192", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@198:208", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_0_ip_hdr_valid = output_0_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@126:136", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@228:238", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@122:132", "reg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@123:133", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@152:162", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@174:184", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@221:231", "// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_2.v@97:107", "// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@205:215", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@224:234", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@225:235", "\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@185:195", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@123:133", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_mux_4.v@224:234", "\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\nassign input_1_udp_hdr_ready = input_1_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@122:132", "\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@226:236", "// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@172:182", "reg shift_ip_payload_input_tready;\nreg shift_ip_payload_extra_cycle;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@184:194", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@100:110", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@150:160", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n\nassign input_0_ip_payload_tready = input_0_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@219:229", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@120:130", "reg shift_axis_input_tready;\nreg shift_axis_extra_cycle;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@123:133", "reg busy_reg = 0;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@188:198", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@223:233", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@206:216", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@124:134", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@202:212", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@101:111", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@183:193", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@188:198", "reg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@201:211", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@122:132", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@117:127", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@191:201", "reg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@194:204", "// internal datapath\nreg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@229:239", "\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@195:205", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@204:214", "reg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_0_ip_hdr_valid = output_0_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@187:197", "reg shift_eth_payload_extra_cycle;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_demux_4.v@220:230", "\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@190:200", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@190:200", "// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@204:214", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@179:189", "\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@153:163", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@122:132", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@176:186", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@183:193", "reg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@128:138", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@189:199", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@230:240", "// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\nassign input_1_udp_hdr_ready = input_1_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@121:131", "reg shift_axis_extra_cycle;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_demux_4.v@197:207", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@185:195", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@175:185", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@154:164", "// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@126:136", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_mux_2.v@148:158", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@186:196", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@181:191", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@186:196", "reg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@124:134", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@200:210", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@154:164", "reg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n\nassign input_0_ip_payload_tready = input_0_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@189:199", "\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@183:193", "reg error_invalid_checksum_reg = 0, error_invalid_checksum_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@149:159", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@153:163", "\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@196:206", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@180:190", "reg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_mux_2.v@96:106", "\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@203:213", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@193:203", "\n// internal datapath\nreg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@201:211", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\nassign input_2_ip_hdr_ready = input_2_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@184:194", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@127:137", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@199:209", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@200:210", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@122:132", "\nreg busy_reg = 0;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@207:217", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\nassign input_2_ip_hdr_ready = input_2_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@95:105", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@147:157", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@121:131", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@187:197", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@99:109", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@125:135", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@191:201", "reg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@186:196", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@182:192", "reg error_invalid_header_reg = 0, error_invalid_header_next;\nreg error_invalid_checksum_reg = 0, error_invalid_checksum_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@98:108", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"]], "Diff Content": {"Delete": [[156, "reg        output_ip_payload_tready_int = 0;\n"]], "Add": [[156, "reg        output_ip_payload_tready_int_reg = 1'b0;\n"]]}}