ARM64_FULL_TLB_FLUSH_THRESHOLD,VAR_0
ARM_FULL_TLB_FLUSH_THRESHOLD,VAR_1
ARM_SMALL_PAGE_SIZE,VAR_2
ARM_TT_L3_SHIFT,VAR_3
FALSE,VAR_4
TLBI_ASID_SHIFT,VAR_5
TRUE,VAR_6
arm_trunc_page,FUNC_0
flush_mmu_tlb,FUNC_1
flush_mmu_tlb_allentries_async,FUNC_2
flush_mmu_tlb_asid_async,FUNC_3
flush_mmu_tlb_async,FUNC_4
flush_mmu_tlb_entries_async,FUNC_5
flush_mmu_tlb_mva_entries_async,FUNC_6
tlbi_addr,FUNC_7
tlbi_asid,FUNC_8
flush_mmu_tlb_region_asid_async,FUNC_9
va,VAR_7
length,VAR_8
pmap,VAR_9
end,VAR_10
asid,VAR_11
flush_all,VAR_12
