Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/other/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 06335934545b4817ba23d04142ba414c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_19_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.signal_controller
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.hardwire_controller
Compiling module xil_defaultlib.Pri
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.Mux2(N=12)
Compiling module xil_defaultlib.signed_extend
Compiling module xil_defaultlib.signed_extend(N=20)
Compiling module xil_defaultlib.Mux2(N=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.unsigned_extend
Compiling module xil_defaultlib.decoder_24
Compiling module xil_defaultlib.Mux2(N=4)
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode3_8
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
