{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 13:17:24 2019 " "Info: Processing started: Sat Oct 19 13:17:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[24\] " "Warning: Node \"SS:inst15\|toWriteData\[24\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[25\] " "Warning: Node \"SS:inst15\|toWriteData\[25\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[26\] " "Warning: Node \"SS:inst15\|toWriteData\[26\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[27\] " "Warning: Node \"SS:inst15\|toWriteData\[27\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[28\] " "Warning: Node \"SS:inst15\|toWriteData\[28\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[29\] " "Warning: Node \"SS:inst15\|toWriteData\[29\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[30\] " "Warning: Node \"SS:inst15\|toWriteData\[30\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[31\] " "Warning: Node \"SS:inst15\|toWriteData\[31\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[0\] " "Warning: Node \"SS:inst15\|toWriteData\[0\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[1\] " "Warning: Node \"SS:inst15\|toWriteData\[1\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[2\] " "Warning: Node \"SS:inst15\|toWriteData\[2\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[3\] " "Warning: Node \"SS:inst15\|toWriteData\[3\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[4\] " "Warning: Node \"SS:inst15\|toWriteData\[4\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[5\] " "Warning: Node \"SS:inst15\|toWriteData\[5\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[6\] " "Warning: Node \"SS:inst15\|toWriteData\[6\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[7\] " "Warning: Node \"SS:inst15\|toWriteData\[7\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ExcpMux:inst13\|outputMux\[0\] " "Warning: Node \"ExcpMux:inst13\|outputMux\[0\]\" is a latch" {  } { { "ExcpMux.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ExcpMux.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ExcpMux:inst13\|outputMux\[1\] " "Warning: Node \"ExcpMux:inst13\|outputMux\[1\]\" is a latch" {  } { { "ExcpMux.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ExcpMux.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[30\] " "Warning: Node \"LS:inst14\|LSOut\[30\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[31\] " "Warning: Node \"LS:inst14\|LSOut\[31\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[8\] " "Warning: Node \"SS:inst15\|toWriteData\[8\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[9\] " "Warning: Node \"SS:inst15\|toWriteData\[9\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[10\] " "Warning: Node \"SS:inst15\|toWriteData\[10\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[11\] " "Warning: Node \"SS:inst15\|toWriteData\[11\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[12\] " "Warning: Node \"SS:inst15\|toWriteData\[12\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[13\] " "Warning: Node \"SS:inst15\|toWriteData\[13\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[14\] " "Warning: Node \"SS:inst15\|toWriteData\[14\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[15\] " "Warning: Node \"SS:inst15\|toWriteData\[15\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[29\] " "Warning: Node \"LS:inst14\|LSOut\[29\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[28\] " "Warning: Node \"LS:inst14\|LSOut\[28\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[0\] " "Warning: Node \"LS:inst14\|LSOut\[0\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[1\] " "Warning: Node \"LS:inst14\|LSOut\[1\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[2\] " "Warning: Node \"LS:inst14\|LSOut\[2\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[3\] " "Warning: Node \"LS:inst14\|LSOut\[3\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[4\] " "Warning: Node \"LS:inst14\|LSOut\[4\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[5\] " "Warning: Node \"LS:inst14\|LSOut\[5\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[7\] " "Warning: Node \"LS:inst14\|LSOut\[7\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[16\] " "Warning: Node \"SS:inst15\|toWriteData\[16\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[17\] " "Warning: Node \"SS:inst15\|toWriteData\[17\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[18\] " "Warning: Node \"SS:inst15\|toWriteData\[18\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[19\] " "Warning: Node \"SS:inst15\|toWriteData\[19\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[20\] " "Warning: Node \"SS:inst15\|toWriteData\[20\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[21\] " "Warning: Node \"SS:inst15\|toWriteData\[21\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[22\] " "Warning: Node \"SS:inst15\|toWriteData\[22\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[23\] " "Warning: Node \"SS:inst15\|toWriteData\[23\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[27\] " "Warning: Node \"LS:inst14\|LSOut\[27\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[26\] " "Warning: Node \"LS:inst14\|LSOut\[26\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[6\] " "Warning: Node \"LS:inst14\|LSOut\[6\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[24\] " "Warning: Node \"LS:inst14\|LSOut\[24\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[25\] " "Warning: Node \"LS:inst14\|LSOut\[25\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[23\] " "Warning: Node \"LS:inst14\|LSOut\[23\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[22\] " "Warning: Node \"LS:inst14\|LSOut\[22\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[20\] " "Warning: Node \"LS:inst14\|LSOut\[20\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[21\] " "Warning: Node \"LS:inst14\|LSOut\[21\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[18\] " "Warning: Node \"LS:inst14\|LSOut\[18\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[19\] " "Warning: Node \"LS:inst14\|LSOut\[19\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[17\] " "Warning: Node \"LS:inst14\|LSOut\[17\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[16\] " "Warning: Node \"LS:inst14\|LSOut\[16\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[10\] " "Warning: Node \"LS:inst14\|LSOut\[10\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[9\] " "Warning: Node \"LS:inst14\|LSOut\[9\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[13\] " "Warning: Node \"LS:inst14\|LSOut\[13\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[12\] " "Warning: Node \"LS:inst14\|LSOut\[12\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[11\] " "Warning: Node \"LS:inst14\|LSOut\[11\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[14\] " "Warning: Node \"LS:inst14\|LSOut\[14\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[15\] " "Warning: Node \"LS:inst14\|LSOut\[15\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[8\] " "Warning: Node \"LS:inst14\|LSOut\[8\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LS:inst14\|LSOut\[31\]~1 " "Info: Detected gated clock \"LS:inst14\|LSOut\[31\]~1\" as buffer" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LS:inst14\|LSOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|ExcpCtrl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|ExcpCtrl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|ExcpCtrl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ExcpMux:inst13\|Mux0~0 " "Info: Detected gated clock \"ExcpMux:inst13\|Mux0~0\" as buffer" {  } { { "ExcpMux.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ExcpMux.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ExcpMux:inst13\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|ExcpCtrl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|ExcpCtrl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|ExcpCtrl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SS:inst15\|toWriteData\[31\]~0 " "Info: Detected gated clock \"SS:inst15\|toWriteData\[31\]~0\" as buffer" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SS:inst15\|toWriteData\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LS:inst14\|LSOut\[10\] register Banco_reg:Reg_Control\|Reg27\[10\] 72.2 MHz 13.85 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.2 MHz between source register \"LS:inst14\|LSOut\[10\]\" and destination register \"Banco_reg:Reg_Control\|Reg27\[10\]\" (period= 13.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.415 ns + Longest register register " "Info: + Longest register to register delay is 2.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LS:inst14\|LSOut\[10\] 1 REG LCCOMB_X24_Y23_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y23_N16; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[10\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LS:inst14|LSOut[10] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 0.290 ns DataSrc:inst3\|Mux21~1 2 COMB LCCOMB_X24_Y23_N14 1 " "Info: 2: + IC(0.237 ns) + CELL(0.053 ns) = 0.290 ns; Loc. = LCCOMB_X24_Y23_N14; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux21~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.290 ns" { LS:inst14|LSOut[10] DataSrc:inst3|Mux21~1 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.543 ns DataSrc:inst3\|Mux21~2 3 COMB LCCOMB_X24_Y23_N8 32 " "Info: 3: + IC(0.200 ns) + CELL(0.053 ns) = 0.543 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux21~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { DataSrc:inst3|Mux21~1 DataSrc:inst3|Mux21~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.309 ns) 2.415 ns Banco_reg:Reg_Control\|Reg27\[10\] 4 REG LCFF_X13_Y22_N15 2 " "Info: 4: + IC(1.563 ns) + CELL(0.309 ns) = 2.415 ns; Loc. = LCFF_X13_Y22_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg27\[10\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.872 ns" { DataSrc:inst3|Mux21~2 Banco_reg:Reg_Control|Reg27[10] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 17.18 % ) " "Info: Total cell delay = 0.415 ns ( 17.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 82.82 % ) " "Info: Total interconnect delay = 2.000 ns ( 82.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.415 ns" { LS:inst14|LSOut[10] DataSrc:inst3|Mux21~1 DataSrc:inst3|Mux21~2 Banco_reg:Reg_Control|Reg27[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.415 ns" { LS:inst14|LSOut[10] {} DataSrc:inst3|Mux21~1 {} DataSrc:inst3|Mux21~2 {} Banco_reg:Reg_Control|Reg27[10] {} } { 0.000ns 0.237ns 0.200ns 1.563ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.420 ns - Smallest " "Info: - Smallest clock skew is -4.420 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.622 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 2061 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2061; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.618 ns) 2.622 ns Banco_reg:Reg_Control\|Reg27\[10\] 3 REG LCFF_X13_Y22_N15 2 " "Info: 3: + IC(0.817 ns) + CELL(0.618 ns) = 2.622 ns; Loc. = LCFF_X13_Y22_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg27\[10\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.435 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg27[10] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.76 % ) " "Info: Total cell delay = 1.462 ns ( 55.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 44.24 % ) " "Info: Total interconnect delay = 1.160 ns ( 44.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.622 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg27[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.622 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg27[10] {} } { 0.000ns 0.000ns 0.343ns 0.817ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.042 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.712 ns) 2.817 ns Controle:inst4\|LSControl\[1\] 2 REG LCFF_X17_Y18_N9 25 " "Info: 2: + IC(1.261 ns) + CELL(0.712 ns) = 2.817 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 25; REG Node = 'Controle:inst4\|LSControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.973 ns" { clk Controle:inst4|LSControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.225 ns) 4.136 ns LS:inst14\|LSOut\[31\]~1 3 COMB LCCOMB_X20_Y24_N12 1 " "Info: 3: + IC(1.094 ns) + CELL(0.225 ns) = 4.136 ns; Loc. = LCCOMB_X20_Y24_N12; Fanout = 1; COMB Node = 'LS:inst14\|LSOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.319 ns" { Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.000 ns) 5.944 ns LS:inst14\|LSOut\[31\]~1clkctrl 4 COMB CLKCTRL_G13 32 " "Info: 4: + IC(1.808 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'LS:inst14\|LSOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.808 ns" { LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.053 ns) 7.042 ns LS:inst14\|LSOut\[10\] 5 REG LCCOMB_X24_Y23_N16 2 " "Info: 5: + IC(1.045 ns) + CELL(0.053 ns) = 7.042 ns; Loc. = LCCOMB_X24_Y23_N16; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[10\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.098 ns" { LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[10] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 26.04 % ) " "Info: Total cell delay = 1.834 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.208 ns ( 73.96 % ) " "Info: Total interconnect delay = 5.208 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.042 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.042 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[10] {} } { 0.000ns 0.000ns 1.261ns 1.094ns 1.808ns 1.045ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.622 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg27[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.622 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg27[10] {} } { 0.000ns 0.000ns 0.343ns 0.817ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.042 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.042 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[10] {} } { 0.000ns 0.000ns 1.261ns 1.094ns 1.808ns 1.045ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.415 ns" { LS:inst14|LSOut[10] DataSrc:inst3|Mux21~1 DataSrc:inst3|Mux21~2 Banco_reg:Reg_Control|Reg27[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.415 ns" { LS:inst14|LSOut[10] {} DataSrc:inst3|Mux21~1 {} DataSrc:inst3|Mux21~2 {} Banco_reg:Reg_Control|Reg27[10] {} } { 0.000ns 0.237ns 0.200ns 1.563ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.622 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg27[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.622 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg27[10] {} } { 0.000ns 0.000ns 0.343ns 0.817ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.042 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[10] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.042 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[10] {} } { 0.000ns 0.000ns 1.261ns 1.094ns 1.808ns 1.045ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 187 " "Warning: Circuit may not operate. Detected 187 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:B_Control\|Saida\[0\] SS:inst15\|toWriteData\[0\] clk 3.655 ns " "Info: Found hold time violation between source  pin or register \"Registrador:B_Control\|Saida\[0\]\" and destination pin or register \"SS:inst15\|toWriteData\[0\]\" for clock \"clk\" (Hold time is 3.655 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.200 ns + Largest " "Info: + Largest clock skew is 4.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.814 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.712 ns) 2.804 ns Controle:inst4\|SSControl\[0\] 2 REG LCFF_X13_Y18_N27 25 " "Info: 2: + IC(1.248 ns) + CELL(0.712 ns) = 2.804 ns; Loc. = LCFF_X13_Y18_N27; Fanout = 25; REG Node = 'Controle:inst4\|SSControl\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.960 ns" { clk Controle:inst4|SSControl[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.225 ns) 4.185 ns SS:inst15\|toWriteData\[31\]~0 3 COMB LCCOMB_X21_Y23_N30 1 " "Info: 3: + IC(1.156 ns) + CELL(0.225 ns) = 4.185 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 1; COMB Node = 'SS:inst15\|toWriteData\[31\]~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.381 ns" { Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 5.713 ns SS:inst15\|toWriteData\[31\]~0clkctrl 4 COMB CLKCTRL_G1 32 " "Info: 4: + IC(1.528 ns) + CELL(0.000 ns) = 5.713 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'SS:inst15\|toWriteData\[31\]~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.528 ns" { SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.053 ns) 6.814 ns SS:inst15\|toWriteData\[0\] 5 REG LCCOMB_X25_Y26_N20 1 " "Info: 5: + IC(1.048 ns) + CELL(0.053 ns) = 6.814 ns; Loc. = LCCOMB_X25_Y26_N20; Fanout = 1; REG Node = 'SS:inst15\|toWriteData\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.101 ns" { SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 26.92 % ) " "Info: Total cell delay = 1.834 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.980 ns ( 73.08 % ) " "Info: Total interconnect delay = 4.980 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.814 ns" { clk Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.814 ns" { clk {} clk~combout {} Controle:inst4|SSControl[0] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.000ns 1.248ns 1.156ns 1.528ns 1.048ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.614 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 2061 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2061; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.618 ns) 2.614 ns Registrador:B_Control\|Saida\[0\] 3 REG LCFF_X25_Y26_N23 13 " "Info: 3: + IC(0.809 ns) + CELL(0.618 ns) = 2.614 ns; Loc. = LCFF_X25_Y26_N23; Fanout = 13; REG Node = 'Registrador:B_Control\|Saida\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.427 ns" { clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.93 % ) " "Info: Total cell delay = 1.462 ns ( 55.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 44.07 % ) " "Info: Total interconnect delay = 1.152 ns ( 44.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.614 ns" { clk clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.614 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.809ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.814 ns" { clk Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.814 ns" { clk {} clk~combout {} Controle:inst4|SSControl[0] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.000ns 1.248ns 1.156ns 1.528ns 1.048ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.614 ns" { clk clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.614 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.809ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.451 ns - Shortest register register " "Info: - Shortest register to register delay is 0.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:B_Control\|Saida\[0\] 1 REG LCFF_X25_Y26_N23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N23; Fanout = 13; REG Node = 'Registrador:B_Control\|Saida\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.225 ns) 0.451 ns SS:inst15\|toWriteData\[0\] 2 REG LCCOMB_X25_Y26_N20 1 " "Info: 2: + IC(0.226 ns) + CELL(0.225 ns) = 0.451 ns; Loc. = LCCOMB_X25_Y26_N20; Fanout = 1; REG Node = 'SS:inst15\|toWriteData\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.451 ns" { Registrador:B_Control|Saida[0] SS:inst15|toWriteData[0] } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 49.89 % ) " "Info: Total cell delay = 0.225 ns ( 49.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.226 ns ( 50.11 % ) " "Info: Total interconnect delay = 0.226 ns ( 50.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.451 ns" { Registrador:B_Control|Saida[0] SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.451 ns" { Registrador:B_Control|Saida[0] {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.226ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.814 ns" { clk Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.814 ns" { clk {} clk~combout {} Controle:inst4|SSControl[0] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.000ns 1.248ns 1.156ns 1.528ns 1.048ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.614 ns" { clk clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.614 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.809ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.451 ns" { Registrador:B_Control|Saida[0] SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.451 ns" { Registrador:B_Control|Saida[0] {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.226ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[30\] Controle:inst4\|ALUSrcA\[1\] 17.357 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[30\]\" through register \"Controle:inst4\|ALUSrcA\[1\]\" is 17.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.630 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 2061 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2061; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.618 ns) 2.630 ns Controle:inst4\|ALUSrcA\[1\] 3 REG LCFF_X21_Y18_N13 32 " "Info: 3: + IC(0.825 ns) + CELL(0.618 ns) = 2.630 ns; Loc. = LCFF_X21_Y18_N13; Fanout = 32; REG Node = 'Controle:inst4\|ALUSrcA\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl Controle:inst4|ALUSrcA[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.59 % ) " "Info: Total cell delay = 1.462 ns ( 55.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.168 ns ( 44.41 % ) " "Info: Total interconnect delay = 1.168 ns ( 44.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Controle:inst4|ALUSrcA[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcA[1] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.633 ns + Longest register pin " "Info: + Longest register to pin delay is 14.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUSrcA\[1\] 1 REG LCFF_X21_Y18_N13 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N13; Fanout = 32; REG Node = 'Controle:inst4\|ALUSrcA\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUSrcA[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.053 ns) 1.659 ns ALUSrcA:inst5\|Mux31~0 2 COMB LCCOMB_X32_Y26_N26 5 " "Info: 2: + IC(1.606 ns) + CELL(0.053 ns) = 1.659 ns; Loc. = LCCOMB_X32_Y26_N26; Fanout = 5; COMB Node = 'ALUSrcA:inst5\|Mux31~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.659 ns" { Controle:inst4|ALUSrcA[1] ALUSrcA:inst5|Mux31~0 } "NODE_NAME" } } { "ALUSrcA.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcA.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 1.935 ns Ula32:ALUControl\|carry_temp\[0\]~1 3 COMB LCCOMB_X32_Y26_N30 5 " "Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.935 ns; Loc. = LCCOMB_X32_Y26_N30; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[0\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { ALUSrcA:inst5|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.272 ns) 2.867 ns Ula32:ALUControl\|carry_temp\[2\]~4 4 COMB LCCOMB_X33_Y24_N24 2 " "Info: 4: + IC(0.660 ns) + CELL(0.272 ns) = 2.867 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[2\]~4'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 3.377 ns Ula32:ALUControl\|carry_temp\[5\]~6DUPLICATE 5 COMB LCCOMB_X33_Y24_N14 1 " "Info: 5: + IC(0.238 ns) + CELL(0.272 ns) = 3.377 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~6DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.510 ns" { Ula32:ALUControl|carry_temp[2]~4 Ula32:ALUControl|carry_temp[5]~6DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.635 ns Ula32:ALUControl\|carry_temp\[7\]~7 6 COMB LCCOMB_X33_Y24_N0 4 " "Info: 6: + IC(0.205 ns) + CELL(0.053 ns) = 3.635 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:ALUControl|carry_temp[5]~6DUPLICATE Ula32:ALUControl|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.053 ns) 5.384 ns Ula32:ALUControl\|carry_temp\[9\]~8 7 COMB LCCOMB_X20_Y16_N0 4 " "Info: 7: + IC(1.696 ns) + CELL(0.053 ns) = 5.384 ns; Loc. = LCCOMB_X20_Y16_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.749 ns" { Ula32:ALUControl|carry_temp[7]~7 Ula32:ALUControl|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.662 ns Ula32:ALUControl\|carry_temp\[11\]~9 8 COMB LCCOMB_X20_Y16_N4 5 " "Info: 8: + IC(0.225 ns) + CELL(0.053 ns) = 5.662 ns; Loc. = LCCOMB_X20_Y16_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[9]~8 Ula32:ALUControl|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 5.938 ns Ula32:ALUControl\|carry_temp\[13\]~10DUPLICATE 9 COMB LCCOMB_X20_Y16_N26 1 " "Info: 9: + IC(0.223 ns) + CELL(0.053 ns) = 5.938 ns; Loc. = LCCOMB_X20_Y16_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~10DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:ALUControl|carry_temp[11]~9 Ula32:ALUControl|carry_temp[13]~10DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 6.198 ns Ula32:ALUControl\|carry_temp\[15\]~11 10 COMB LCCOMB_X20_Y16_N12 5 " "Info: 10: + IC(0.207 ns) + CELL(0.053 ns) = 6.198 ns; Loc. = LCCOMB_X20_Y16_N12; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.260 ns" { Ula32:ALUControl|carry_temp[13]~10DUPLICATE Ula32:ALUControl|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 6.573 ns Ula32:ALUControl\|carry_temp\[17\]~12 11 COMB LCCOMB_X20_Y16_N16 1 " "Info: 11: + IC(0.221 ns) + CELL(0.154 ns) = 6.573 ns; Loc. = LCCOMB_X20_Y16_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.375 ns" { Ula32:ALUControl|carry_temp[15]~11 Ula32:ALUControl|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 6.826 ns Ula32:ALUControl\|carry_temp\[19\]~13 12 COMB LCCOMB_X20_Y16_N20 5 " "Info: 12: + IC(0.200 ns) + CELL(0.053 ns) = 6.826 ns; Loc. = LCCOMB_X20_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { Ula32:ALUControl|carry_temp[17]~12 Ula32:ALUControl|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 7.113 ns Ula32:ALUControl\|carry_temp\[21\]~14DUPLICATE 13 COMB LCCOMB_X20_Y16_N10 3 " "Info: 13: + IC(0.234 ns) + CELL(0.053 ns) = 7.113 ns; Loc. = LCCOMB_X20_Y16_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~14DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ALUControl|carry_temp[19]~13 Ula32:ALUControl|carry_temp[21]~14DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.380 ns Ula32:ALUControl\|carry_temp\[23\]~15 14 COMB LCCOMB_X20_Y16_N30 4 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 7.380 ns; Loc. = LCCOMB_X20_Y16_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALUControl|carry_temp[21]~14DUPLICATE Ula32:ALUControl|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.053 ns) 7.996 ns Ula32:ALUControl\|carry_temp\[25\]~16 15 COMB LCCOMB_X21_Y17_N0 4 " "Info: 15: + IC(0.563 ns) + CELL(0.053 ns) = 7.996 ns; Loc. = LCCOMB_X21_Y17_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.616 ns" { Ula32:ALUControl|carry_temp[23]~15 Ula32:ALUControl|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 8.274 ns Ula32:ALUControl\|carry_temp\[27\]~17 16 COMB LCCOMB_X21_Y17_N4 4 " "Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 8.274 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[25]~16 Ula32:ALUControl|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 8.565 ns Ula32:ALUControl\|carry_temp\[29\]~18 17 COMB LCCOMB_X21_Y17_N10 7 " "Info: 17: + IC(0.238 ns) + CELL(0.053 ns) = 8.565 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 7; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.053 ns) 8.935 ns Ula32:ALUControl\|Mux1~0 18 COMB LCCOMB_X20_Y17_N8 4 " "Info: 18: + IC(0.317 ns) + CELL(0.053 ns) = 8.935 ns; Loc. = LCCOMB_X20_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl\|Mux1~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:ALUControl|carry_temp[29]~18 Ula32:ALUControl|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(2.114 ns) 14.633 ns S\[30\] 19 PIN PIN_L6 0 " "Info: 19: + IC(3.584 ns) + CELL(2.114 ns) = 14.633 ns; Loc. = PIN_L6; Fanout = 0; PIN Node = 'S\[30\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.698 ns" { Ula32:ALUControl|Mux1~0 S[30] } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 3584 3600 -184 "S\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.554 ns ( 24.29 % ) " "Info: Total cell delay = 3.554 ns ( 24.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.079 ns ( 75.71 % ) " "Info: Total interconnect delay = 11.079 ns ( 75.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.633 ns" { Controle:inst4|ALUSrcA[1] ALUSrcA:inst5|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[2]~4 Ula32:ALUControl|carry_temp[5]~6DUPLICATE Ula32:ALUControl|carry_temp[7]~7 Ula32:ALUControl|carry_temp[9]~8 Ula32:ALUControl|carry_temp[11]~9 Ula32:ALUControl|carry_temp[13]~10DUPLICATE Ula32:ALUControl|carry_temp[15]~11 Ula32:ALUControl|carry_temp[17]~12 Ula32:ALUControl|carry_temp[19]~13 Ula32:ALUControl|carry_temp[21]~14DUPLICATE Ula32:ALUControl|carry_temp[23]~15 Ula32:ALUControl|carry_temp[25]~16 Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|carry_temp[29]~18 Ula32:ALUControl|Mux1~0 S[30] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.633 ns" { Controle:inst4|ALUSrcA[1] {} ALUSrcA:inst5|Mux31~0 {} Ula32:ALUControl|carry_temp[0]~1 {} Ula32:ALUControl|carry_temp[2]~4 {} Ula32:ALUControl|carry_temp[5]~6DUPLICATE {} Ula32:ALUControl|carry_temp[7]~7 {} Ula32:ALUControl|carry_temp[9]~8 {} Ula32:ALUControl|carry_temp[11]~9 {} Ula32:ALUControl|carry_temp[13]~10DUPLICATE {} Ula32:ALUControl|carry_temp[15]~11 {} Ula32:ALUControl|carry_temp[17]~12 {} Ula32:ALUControl|carry_temp[19]~13 {} Ula32:ALUControl|carry_temp[21]~14DUPLICATE {} Ula32:ALUControl|carry_temp[23]~15 {} Ula32:ALUControl|carry_temp[25]~16 {} Ula32:ALUControl|carry_temp[27]~17 {} Ula32:ALUControl|carry_temp[29]~18 {} Ula32:ALUControl|Mux1~0 {} S[30] {} } { 0.000ns 1.606ns 0.223ns 0.660ns 0.238ns 0.205ns 1.696ns 0.225ns 0.223ns 0.207ns 0.221ns 0.200ns 0.234ns 0.214ns 0.563ns 0.225ns 0.238ns 0.317ns 3.584ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Controle:inst4|ALUSrcA[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcA[1] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.633 ns" { Controle:inst4|ALUSrcA[1] ALUSrcA:inst5|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[2]~4 Ula32:ALUControl|carry_temp[5]~6DUPLICATE Ula32:ALUControl|carry_temp[7]~7 Ula32:ALUControl|carry_temp[9]~8 Ula32:ALUControl|carry_temp[11]~9 Ula32:ALUControl|carry_temp[13]~10DUPLICATE Ula32:ALUControl|carry_temp[15]~11 Ula32:ALUControl|carry_temp[17]~12 Ula32:ALUControl|carry_temp[19]~13 Ula32:ALUControl|carry_temp[21]~14DUPLICATE Ula32:ALUControl|carry_temp[23]~15 Ula32:ALUControl|carry_temp[25]~16 Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|carry_temp[29]~18 Ula32:ALUControl|Mux1~0 S[30] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.633 ns" { Controle:inst4|ALUSrcA[1] {} ALUSrcA:inst5|Mux31~0 {} Ula32:ALUControl|carry_temp[0]~1 {} Ula32:ALUControl|carry_temp[2]~4 {} Ula32:ALUControl|carry_temp[5]~6DUPLICATE {} Ula32:ALUControl|carry_temp[7]~7 {} Ula32:ALUControl|carry_temp[9]~8 {} Ula32:ALUControl|carry_temp[11]~9 {} Ula32:ALUControl|carry_temp[13]~10DUPLICATE {} Ula32:ALUControl|carry_temp[15]~11 {} Ula32:ALUControl|carry_temp[17]~12 {} Ula32:ALUControl|carry_temp[19]~13 {} Ula32:ALUControl|carry_temp[21]~14DUPLICATE {} Ula32:ALUControl|carry_temp[23]~15 {} Ula32:ALUControl|carry_temp[25]~16 {} Ula32:ALUControl|carry_temp[27]~17 {} Ula32:ALUControl|carry_temp[29]~18 {} Ula32:ALUControl|Mux1~0 {} S[30] {} } { 0.000ns 1.606ns 0.223ns 0.660ns 0.238ns 0.205ns 1.696ns 0.225ns 0.223ns 0.207ns 0.221ns 0.200ns 0.234ns 0.214ns 0.563ns 0.225ns 0.238ns 0.317ns 3.584ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 70 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4413 " "Info: Peak virtual memory: 4413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 13:17:25 2019 " "Info: Processing ended: Sat Oct 19 13:17:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
