// Seed: 402714540
program module_0;
  assign id_1 = 1;
  reg id_3 = 1'b0, id_4;
  always @(0 or negedge 1 or posedge 1) begin
    case (id_3)
      1: id_1 <= id_4;
      1: if (1) $display(1'b0, 1);
    endcase
    for (id_4 = 1; 1; id_1 = id_2) id_4 = 1'b0;
    id_1 <= id_3;
    $display;
  end
endprogram
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    id_3 <= id_4 + id_4;
    id_4 = 1;
  end
  module_0();
endmodule
