Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan 11 15:41:54 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_vhdl_timing_summary_routed.rpt -pb counter_vhdl_timing_summary_routed.pb -rpx counter_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_vhdl
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   37          inf        0.000                      0                   37           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledtemp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.420ns  (logic 4.110ns (64.014%)  route 2.310ns (35.986%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE                         0.000     0.000 r  ledtemp_reg[7]/C
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ledtemp_reg[7]/Q
                         net (fo=2, routed)           2.310     2.729    ledout_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.691     6.420 r  ledout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.420    ledout[7]
    E5                                                                r  ledout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.225ns  (logic 4.110ns (66.035%)  route 2.114ns (33.965%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[4]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ledtemp_reg[4]/Q
                         net (fo=4, routed)           2.114     2.533    ledout_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.691     6.225 r  ledout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.225    ledout[4]
    E1                                                                r  ledout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 3.976ns (67.609%)  route 1.905ns (32.391%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  ledtemp_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledtemp_reg[0]/Q
                         net (fo=8, routed)           1.905     2.361    ledout_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     5.881 r  ledout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.881    ledout[0]
    G1                                                                r  ledout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 3.976ns (67.811%)  route 1.887ns (32.189%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[1]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledtemp_reg[1]/Q
                         net (fo=7, routed)           1.887     2.343    ledout_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     5.863 r  ledout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.863    ledout[1]
    G2                                                                r  ledout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 4.117ns (71.086%)  route 1.674ns (28.914%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[2]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ledtemp_reg[2]/Q
                         net (fo=6, routed)           1.674     2.093    ledout_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.698     5.791 r  ledout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.791    ledout[2]
    F1                                                                r  ledout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.736ns  (logic 4.001ns (69.755%)  route 1.735ns (30.245%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[5]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledtemp_reg[5]/Q
                         net (fo=3, routed)           1.735     2.191    ledout_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.545     5.736 r  ledout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.736    ledout[5]
    E2                                                                r  ledout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.978ns (70.185%)  route 1.690ns (29.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[3]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledtemp_reg[3]/Q
                         net (fo=5, routed)           1.690     2.146    ledout_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522     5.667 r  ledout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.667    ledout[3]
    F2                                                                r  ledout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.987ns (70.386%)  route 1.677ns (29.614%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE                         0.000     0.000 r  ledtemp_reg[6]/C
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledtemp_reg[6]/Q
                         net (fo=3, routed)           1.677     2.133    ledout_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.531     5.664 r  ledout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.664    ledout[6]
    E3                                                                r  ledout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.682ns  (logic 0.868ns (32.369%)  route 1.814ns (67.631%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[2]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ledtemp_reg[2]/Q
                         net (fo=6, routed)           0.970     1.389    ledout_OBUF[2]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299     1.688 r  ledtemp[7]_i_2/O
                         net (fo=2, routed)           0.844     2.532    ledtemp[7]_i_2_n_0
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.150     2.682 r  ledtemp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.682    plusOp[7]
    SLICE_X65Y69         FDRE                                         r  ledtemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.842ns (31.707%)  route 1.814ns (68.293%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[2]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ledtemp_reg[2]/Q
                         net (fo=6, routed)           0.970     1.389    ledout_OBUF[2]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299     1.688 r  ledtemp[7]_i_2/O
                         net (fo=2, routed)           0.844     2.532    ledtemp[7]_i_2_n_0
    SLICE_X65Y69         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  ledtemp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.656    plusOp[6]
    SLICE_X65Y69         FDRE                                         r  ledtemp_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledtemp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.226ns (62.880%)  route 0.133ns (37.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[4]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ledtemp_reg[4]/Q
                         net (fo=4, routed)           0.133     0.261    ledout_OBUF[4]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.359 r  ledtemp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    plusOp[5]
    SLICE_X65Y63         FDRE                                         r  ledtemp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  ledtemp_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ledtemp_reg[0]/Q
                         net (fo=8, routed)           0.183     0.324    ledout_OBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  ledtemp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    plusOp[0]
    SLICE_X65Y64         FDRE                                         r  ledtemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.632%)  route 0.189ns (50.368%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  ledtemp_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledtemp_reg[0]/Q
                         net (fo=8, routed)           0.189     0.330    ledout_OBUF[0]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.375 r  ledtemp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    plusOp[1]
    SLICE_X65Y63         FDRE                                         r  ledtemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.500%)  route 0.190ns (50.500%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  ledtemp_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledtemp_reg[0]/Q
                         net (fo=8, routed)           0.190     0.331    ledout_OBUF[0]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.376 r  ledtemp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    plusOp[3]
    SLICE_X65Y63         FDRE                                         r  ledtemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.183ns (48.579%)  route 0.194ns (51.421%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[1]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledtemp_reg[1]/Q
                         net (fo=7, routed)           0.194     0.335    ledout_OBUF[1]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.042     0.377 r  ledtemp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    plusOp[2]
    SLICE_X65Y63         FDRE                                         r  ledtemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledtemp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledtemp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.184ns (48.458%)  route 0.196ns (51.542%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  ledtemp_reg[1]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledtemp_reg[1]/Q
                         net (fo=7, routed)           0.196     0.337    ledout_OBUF[1]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.043     0.380 r  ledtemp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    plusOp[4]
    SLICE_X65Y63         FDRE                                         r  ledtemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  clk_div_reg[10]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_div_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    clk_div_reg_n_0_[10]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    clk_div_reg[8]_i_1_n_5
    SLICE_X64Y64         FDRE                                         r  clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  clk_div_reg[14]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_div_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    clk_div_reg_n_0_[14]
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    clk_div_reg[12]_i_1_n_5
    SLICE_X64Y65         FDRE                                         r  clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE                         0.000     0.000 r  clk_div_reg[18]/C
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_div_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    clk_div_reg_n_0_[18]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    clk_div_reg[16]_i_1_n_5
    SLICE_X64Y66         FDRE                                         r  clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE                         0.000     0.000 r  clk_div_reg[2]/C
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_div_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    clk_div_reg_n_0_[2]
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    clk_div_reg[0]_i_1_n_5
    SLICE_X64Y62         FDRE                                         r  clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------





