###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID hpc001)
#  Generated on:      Tue Apr  1 15:35:06 2025
#  Design:            MultTop
#  Command:           checkDesign -netList -noHtml -outfile /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/check_netlist_upon_init.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: MultTop  
    ------------------------------
    Cells used in the design
    ------------------------------
    XOR2xp5_ASAP7_75t_SL  
    XNOR2xp5_ASAP7_75t_SL  
    OR3x1_ASAP7_75t_SL  
    OR2x2_ASAP7_75t_SL  
    OAI22xp5_ASAP7_75t_SL  
    OAI21xp5_ASAP7_75t_SL  
    OA33x2_ASAP7_75t_SL  
    OA21x2_ASAP7_75t_SL  
    NOR2xp33_ASAP7_75t_SL  
    NAND2xp5_ASAP7_75t_SL  
    MAJx2_ASAP7_75t_SL  
    MAJIxp5_ASAP7_75t_SL  
    INVxp67_ASAP7_75t_SL  
    INVx1_ASAP7_75t_SL  
    AOI322xp5_ASAP7_75t_SL  
    AOI321xp33_ASAP7_75t_SL  
    AOI31xp33_ASAP7_75t_SL  
    AOI22xp5_ASAP7_75t_SL  
    AOI21xp5_ASAP7_75t_SL  
    AO22x1_ASAP7_75t_SL  
    AND5x1_ASAP7_75t_SL  
    AND2x2_ASAP7_75t_SL  
    Number of cells used in the design  22  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    Number of Non-uniquified instances in the design  0  

==============================
Top Level Netlist Check
==============================
    ------------------------------
    Floating Port
    ------------------------------
    clock  
    reset  
    Floating Ports  2  
Ports Connect to multiple Pads: 0  
    ------------------------------
    Port connected to core instances
    ------------------------------
    Port name  # of connections  
    product[0]  1  
    product[1]  1  
    product[2]  1  
    product[3]  1  
    product[4]  1  
    product[5]  1  
    product[6]  1  
    product[7]  1  
    product[8]  1  
    product[9]  1  
    product[10]  1  
    product[11]  1  
    product[12]  1  
    product[13]  1  
    product[14]  1  
    product[15]  1  
    product[16]  1  
    product[17]  1  
    product[18]  1  
    product[19]  1  
    product[20]  1  
    product[21]  1  
    product[22]  1  
    product[23]  1  
    product[24]  1  
    product[25]  1  
    product[26]  1  
    product[27]  1  
    product[28]  1  
    product[29]  1  
    product[30]  1  
    product[31]  1  
    multiplier[0]  16  
    multiplier[1]  16  
    multiplier[2]  16  
    multiplier[3]  16  
    multiplier[4]  16  
    multiplier[5]  16  
    multiplier[6]  16  
    multiplier[7]  16  
    multiplier[8]  16  
    multiplier[9]  16  
    multiplier[10]  16  
    multiplier[11]  16  
    multiplier[12]  16  
    multiplier[13]  16  
    multiplier[14]  16  
    multiplier[15]  17  
    multiplicand[0]  16  
    multiplicand[1]  16  
    multiplicand[2]  16  
    multiplicand[3]  16  
    multiplicand[4]  16  
    multiplicand[5]  16  
    multiplicand[6]  16  
    multiplicand[7]  16  
    multiplicand[8]  16  
    multiplicand[9]  16  
    multiplicand[10]  16  
    multiplicand[11]  16  
    multiplicand[12]  16  
    multiplicand[13]  16  
    multiplicand[14]  16  
    multiplicand[15]  13  
    Ports connected to core instances  64  

==============================
Instance Pin Check
==============================
    Output pins connected to Power Ground net  0  
    Instances with input pins tied together  0  
    TieHi/Lo term nets not connected to instance's PG terms  0  
    Floating Instance terminals  0  
    Floating IO terms  0  
    Tie Hi/Lo output terms floating  0  
    Output term shorted to Power Ground net  0  
    Pin without shape  0  

==============================
Primitive Net DRC Check
==============================
Nets with tri-state driver: 0  
Nets with parallel drivers: 0  
Nets with multiple drivers: 0  
Nets with no driver (No FanIn): 0  
    ------------------------------
    No FanOut Net
    ------------------------------
    reset  
    clock  
    Output Floating nets (No FanOut)  2  
High Fanout nets (>50): 0  

==============================
Sub Module Port Definition Check
==============================
Tie Hi/Lo instances connected to output: 0  
Verilog nets with multiple drivers: 0  

==============================
Dont Use Cells Used in Design
==============================
Dont use cells in design: 0  
