Generating HDL for page 16.45.01.1 DIVIDE OVERFLOW LATCH-ACC at 11/7/2020 10:34:04 AM
Note: DOT Function at 3E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 2B
Found combinatorial loop (need D FF) at output of gate at 3F
Found combinatorial loop (need D FF) at output of gate at 2F
Added LAMP signal LAMP_15A1H12
Generating Statement for block at 4B with output pin(s) of OUT_4B_NoPin
	and inputs of PS_LAST_LOGIC_GATE_2,OUT_5C_F
	and logic function of NAND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_F_Latch
	and inputs of OUT_4B_NoPin,OUT_2B_D
	and logic function of NAND
Generating Statement for block at 2B with *latched* output pin(s) of OUT_2B_D_Latch, OUT_2B_D_Latch
	and inputs of OUT_3B_F,MS_SET_NO_DIV_OVERFLOW,MS_COMPUTER_RESET_1
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_F
	and inputs of MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_C
	and inputs of MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_C
	and inputs of OUT_5D_C,PS_LAST_LOGIC_GATE_1,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_P
	and inputs of MS_1401_MODE_1
	and logic function of NAND
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_D_Latch, OUT_3F_D_Latch
	and inputs of OUT_2F_C,MS_RESET_DIV_OVERFLOW,MS_COMPUTER_RESET_1
	and logic function of NAND
Generating Statement for block at 2F with *latched* output pin(s) of OUT_2F_C_Latch, OUT_2F_C_Latch
	and inputs of OUT_3F_D,OUT_DOT_3E
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_E
	and inputs of OUT_3F_D
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of 
	and inputs of OUT_2H_E
	and logic function of Lamp
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E
	and inputs of OUT_4E_C,OUT_3E_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_NOT_DIV_OVERFLOW
	from gate output OUT_2B_D
Generating output sheet edge signal assignment to 
	signal PS_DIV_OVERFLOW
	from gate output OUT_2F_C
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 2B
Generating D Flip Flop for block at 3F
Generating D Flip Flop for block at 2F
