Info: constrained 'PIN_1' to bel 'X4/Y33/io0'
Info: constrained 'PIN_2' to bel 'X2/Y33/io1'
Info: constrained 'PIN_3' to bel 'X0/Y28/io1'
Info: constrained 'PIN_4' to bel 'X0/Y30/io1'
Info: constrained 'PIN_5' to bel 'X0/Y28/io0'
Info: constrained 'PIN_6' to bel 'X0/Y23/io1'
Info: constrained 'PIN_7' to bel 'X0/Y20/io1'
Info: constrained 'PIN_8' to bel 'X0/Y17/io1'
Info: constrained 'PIN_9' to bel 'X0/Y20/io0'
Info: constrained 'PIN_10' to bel 'X0/Y3/io1'
Info: constrained 'PIN_11' to bel 'X3/Y0/io0'
Info: constrained 'PIN_12' to bel 'X3/Y0/io1'
Info: constrained 'PIN_13' to bel 'X0/Y3/io0'
Info: constrained 'PIN_14' to bel 'X33/Y2/io0'
Info: constrained 'PIN_15' to bel 'X33/Y6/io0'
Info: constrained 'PIN_16' to bel 'X33/Y17/io0'
Info: constrained 'PIN_17' to bel 'X33/Y21/io1'
Info: constrained 'PIN_18' to bel 'X33/Y4/io1'
Info: constrained 'PIN_19' to bel 'X30/Y33/io1'
Info: constrained 'PIN_20' to bel 'X28/Y33/io1'
Info: constrained 'PIN_21' to bel 'X25/Y33/io1'
Info: constrained 'PIN_22' to bel 'X27/Y33/io0'
Info: constrained 'PIN_23' to bel 'X24/Y33/io0'
Info: constrained 'PIN_24' to bel 'X23/Y33/io0'
Info: constrained 'SPI_SS' to bel 'X31/Y0/io1'
Info: constrained 'SPI_SCK' to bel 'X31/Y0/io0'
Info: constrained 'SPI_IO0' to bel 'X30/Y0/io0'
Info: constrained 'SPI_IO1' to bel 'X30/Y0/io1'
Info: constrained 'SPI_IO2' to bel 'X17/Y0/io0'
Info: constrained 'SPI_IO3' to bel 'X33/Y1/io0'
Info: constrained 'PIN_25' to bel 'X0/Y5/io0'
Info: constrained 'PIN_26' to bel 'X4/Y0/io1'
Info: constrained 'PIN_27' to bel 'X11/Y0/io0'
Info: constrained 'PIN_28' to bel 'X33/Y2/io1'
Info: constrained 'PIN_29' to bel 'X33/Y1/io1'
Info: constrained 'PIN_30' to bel 'X33/Y16/io1'
Info: constrained 'PIN_31' to bel 'X4/Y0/io0'
Info: constrained 'LED' to bel 'X5/Y33/io1'
Info: constrained 'USBP' to bel 'X9/Y33/io0'
Info: constrained 'USBN' to bel 'X10/Y33/io1'
Info: constrained 'USBPU' to bel 'X6/Y33/io0'
Info: constrained 'CLK' to bel 'X0/Y30/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      808 LCs used as LUT4 only
Info:      369 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      208 LCs used as DFF only
Info: Packing carries..
Info:      192 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       75 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'common.pb.n_reset_SB_LUT4_O_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 581)
Info: promoting common.pb.softreset_SB_LUT4_I2_O_SB_LUT4_I3_O [reset] (fanout 139)
Info: promoting common.pb.n_reset_SB_LUT4_I3_O [reset] (fanout 74)
Info: promoting common.pb.uart.arb_rx_allowed [reset] (fanout 25)
Info: promoting common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0] [reset] (fanout 24)
Info: promoting common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 43)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       40 LCs used to legalise carry chains.
Info: Checksum: 0x469cfc61

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x8df9215e

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1544/ 7680    20%
Info: 	        ICESTORM_RAM:     2/   32     6%
Info: 	               SB_IO:    42/  256    16%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 44 cells based on constraints.
Info: Creating initial analytic placement for 1059 cells, random placement wirelen = 43596.
Info:     at initial placer iter 0, wirelen = 966
Info:     at initial placer iter 1, wirelen = 980
Info:     at initial placer iter 2, wirelen = 978
Info:     at initial placer iter 3, wirelen = 915
Info: Running main analytical placer, max placement attempts per cell = 318801.
Info:     at iteration #1, type ALL: wirelen solved = 913, spread = 8376, legal = 8897; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 1219, spread = 6965, legal = 8087; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 1573, spread = 5651, legal = 6789; time = 0.05s
Info:     at iteration #4, type ALL: wirelen solved = 1824, spread = 5948, legal = 7176; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 1942, spread = 5972, legal = 7302; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 2161, spread = 6439, legal = 7072; time = 0.47s
Info:     at iteration #7, type ALL: wirelen solved = 2267, spread = 7281, legal = 7912; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 2627, spread = 6566, legal = 7115; time = 0.03s
Info: HeAP Placer Time: 0.86s
Info:   of which solving equations: 0.21s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.53s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 458, wirelen = 6789
Info:   at iteration #5: temp = 0.000000, timing cost = 298, wirelen = 5239
Info:   at iteration #10: temp = 0.000000, timing cost = 272, wirelen = 4812
Info:   at iteration #15: temp = 0.000000, timing cost = 321, wirelen = 4645
Info:   at iteration #20: temp = 0.000000, timing cost = 305, wirelen = 4517
Info:   at iteration #25: temp = 0.000000, timing cost = 304, wirelen = 4436
Info:   at iteration #28: temp = 0.000000, timing cost = 304, wirelen = 4418 
Info: SA placement time 1.60s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 33.59 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 20.01 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 11.20 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 53559,  54970) |******+
Info: [ 54970,  56381) |+
Info: [ 56381,  57792) |+
Info: [ 57792,  59203) | 
Info: [ 59203,  60614) | 
Info: [ 60614,  62025) | 
Info: [ 62025,  63436) |******+
Info: [ 63436,  64847) |*********************+
Info: [ 64847,  66258) |*********+
Info: [ 66258,  67669) |**************+
Info: [ 67669,  69080) |************+
Info: [ 69080,  70491) |*********************************************+
Info: [ 70491,  71902) |***************************+
Info: [ 71902,  73313) |******************+
Info: [ 73313,  74724) |************************+
Info: [ 74724,  76135) |************************+
Info: [ 76135,  77546) |****************+
Info: [ 77546,  78957) |************************+
Info: [ 78957,  80368) |************************************************************ 
Info: [ 80368,  81779) |*******************************************************+
Info: Checksum: 0xbf180464

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4979 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      183        700 |  183   700 |      4182|       0.32       0.32|
Info:       2000 |      706       1175 |  523   475 |      3785|       0.16       0.48|
Info:       3000 |      838       1995 |  132   820 |      2949|       0.15       0.63|
Info:       4000 |     1178       2569 |  340   574 |      2369|       0.14       0.77|
Info:       5000 |     1447       3232 |  269   663 |      1672|       0.12       0.89|
Info:       6000 |     1699       3905 |  252   673 |       973|       0.12       1.01|
Info:       7000 |     1862       4714 |  163   809 |       162|       0.19       1.20|
Info:       7179 |     1877       4879 |   15   165 |         0|       0.11       1.31|
Info: Routing complete.
Info: Router1 time 1.31s
Info: Checksum: 0x333708fc

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source common.pb.uart_clks_per_sym_SB_DFFE_Q_18_DFFLC.O
Info:  1.9  2.7    Net common.pb.uart_clks_per_sym[5] budget 0.000000 ns (13,10) -> (14,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:393.13-393.30
Info:                  main.v:74.15-92.3
Info:  0.5  3.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.O
Info:  0.9  4.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1[5] budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3  4.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  4.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[5] budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  4.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[6] budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.3  5.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[7] budget 0.290000 ns (14,6) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  5.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[8] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  5.4    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[9] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0  5.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[10] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.8  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0  5.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[11] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0  5.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[12] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  6.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[13] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0  6.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[14] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.3  6.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[15] budget 0.290000 ns (14,7) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0  7.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[16] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  7.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[17] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  7.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[18] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  7.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[19] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  7.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[20] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0  7.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[21] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  8.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[22] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.9    Net $nextpnr_ICESTORM_LC_39$I3 budget 0.670000 ns (14,8) -> (14,9)
Info:                Sink $nextpnr_ICESTORM_LC_39.I3
Info:  0.5  9.4  Source $nextpnr_ICESTORM_LC_39.O
Info:  1.9 11.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[23] budget 0.000000 ns (14,9) -> (18,5)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_30$CARRY.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7 11.9  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_30$CARRY.O
Info:  1.9 13.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited[0] budget 0.000000 ns (18,5) -> (16,6)
Info:                Sink $nextpnr_ICESTORM_LC_22.I1
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 14.2  Source $nextpnr_ICESTORM_LC_22.COUT
Info:  0.0 14.2    Net $nextpnr_ICESTORM_LC_22$O budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_12_LC.CIN
Info:  0.2 14.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_12_LC.COUT
Info:  0.0 14.4    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_7_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_7_LC.COUT
Info:  0.0 14.6    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_6_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.8  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_6_LC.COUT
Info:  0.4 15.1    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4] budget 0.380000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_5_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5 15.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_5_LC.O
Info:  1.9 17.5    Net common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1] budget 0.000000 ns (16,6) -> (18,5)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:31.22-31.23
Info:  0.5 18.0  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.O
Info:  0.9 18.8    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I0[4] budget 0.000000 ns (18,5) -> (17,5)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3 19.2  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 19.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 19.4  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 19.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 19.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 19.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 19.7  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.3 20.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] budget 0.290000 ns (17,5) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 20.2  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 20.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 20.4  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0 20.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 20.6  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 20.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 20.8  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 20.8    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 20.9  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 20.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 21.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 21.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24$CARRY.COUT
Info:  0.3 21.8    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] budget 0.290000 ns (17,6) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.0  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 22.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.2  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 22.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 22.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 22.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.7  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 22.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.9  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 22.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 23.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.3 23.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] budget 0.290000 ns (17,7) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.8  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 23.8    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.9  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 23.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 24.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 24.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 24.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.7  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 24.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.9  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 24.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.7 25.7    Net $nextpnr_ICESTORM_LC_11$I3 budget 0.670000 ns (17,8) -> (17,9)
Info:                Sink $nextpnr_ICESTORM_LC_11.I3
Info:  0.5 26.2  Source $nextpnr_ICESTORM_LC_11.O
Info:  1.7 27.9    Net common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D[0] budget 58.833000 ns (17,9) -> (17,16)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7 28.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  0.9 29.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0] budget 8.404000 ns (17,16) -> (16,16)
Info:                Sink common.pb.uart.tx_mod.symclk.count_SB_DFFSR_Q_10_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 30.1  Setup common.pb.uart.tx_mod.symclk.count_SB_DFFSR_Q_10_D_SB_LUT4_O_LC.I0
Info: 15.1 ns logic, 14.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source PIN_13$sb_io.D_IN_0
Info:  0.9  0.9    Net PIN_13$SB_IO_IN budget 41.433998 ns (0,3) -> (1,3)
Info:                Sink PIN_13_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:43.8-43.14
Info:  0.5  1.3  Source PIN_13_SB_LUT4_I3_LC.O
Info:  0.9  2.2    Net PIN_10_$_TBUF__Y_E budget 41.433998 ns (1,3) -> (0,3)
Info:                Sink PIN_10$sb_io.OUTPUT_ENABLE
Info: 0.5 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source PIN_1$sb_io.D_IN_0
Info:  4.5  4.5    Net PIN_1$SB_IO_IN budget 13.454000 ns (4,33) -> (1,1)
Info:                Sink common.pb.n_reset_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  main.v:161.8-161.13
Info:  0.6  5.0  Source common.pb.n_reset_SB_LUT4_O_LC.O
Info:  2.9  7.9    Net n_reset budget 13.454000 ns (1,1) -> (10,6)
Info:                Sink common.pb.softreset_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  main.v:203.7-203.14
Info:  0.5  8.4  Source common.pb.softreset_SB_LUT4_I2_LC.O
Info:  0.9  9.2    Net common.pb.n_hardreset_status_SB_LUT4_I0_I1[3] budget 16.128000 ns (10,6) -> (11,5)
Info:                Sink common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  9.9  Source common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  5.2 15.1    Net common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O budget 15.958000 ns (11,5) -> (17,33)
Info:                Sink $gbuf_common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9 16.0  Source $gbuf_common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9 16.9    Net common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce budget 15.958000 ns (17,33) -> (11,8)
Info:                Sink common.pb.tsyn_clks_SB_DFFE_Q_D_SB_LUT4_O_9_LC.CEN
Info:  0.1 17.0  Setup common.pb.tsyn_clks_SB_DFFE_Q_D_SB_LUT4_O_9_LC.CEN
Info: 2.7 ns logic, 14.3 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source common.pb.rx_buf_rd_addr_SB_DFFE_Q_D_SB_LUT4_O_7_LC.O
Info:  1.4  2.2    Net common.pb.rx_buf_rd_addr[0] budget 11.030000 ns (13,14) -> (13,16)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_LC.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:997.26-997.44
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.6  2.8  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_LC.O
Info:  0.9  3.7    Net PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0[0] budget 11.030000 ns (13,16) -> (13,16)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  4.3  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.4  7.8    Net PIN_20_SB_LUT4_O_I3[1] budget 20.188000 ns (13,16) -> (19,28)
Info:                Sink PIN_20_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  8.2  Source PIN_20_SB_LUT4_O_LC.O
Info:  2.9 11.1    Net PIN_20$SB_IO_OUT budget 20.187000 ns (19,28) -> (28,33)
Info:                Sink PIN_20$sb_io.D_OUT_0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:65.7-65.19
Info: 2.5 ns logic, 8.6 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 33.25 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 16.97 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 11.12 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 53260,  54686) |*****+
Info: [ 54686,  56112) |+
Info: [ 56112,  57538) |+
Info: [ 57538,  58964) | 
Info: [ 58964,  60390) | 
Info: [ 60390,  61816) | 
Info: [ 61816,  63242) | 
Info: [ 63242,  64668) |+
Info: [ 64668,  66094) |+
Info: [ 66094,  67520) |***************************+
Info: [ 67520,  68946) |*************+
Info: [ 68946,  70372) |*******************************+
Info: [ 70372,  71798) |**********************+
Info: [ 71798,  73224) |************************* 
Info: [ 73224,  74650) |************************************+
Info: [ 74650,  76076) |*********************+
Info: [ 76076,  77502) |*****************+
Info: [ 77502,  78928) |**********************+
Info: [ 78928,  80354) |****************************************+
Info: [ 80354,  81780) |************************************************************ 

Info: Program finished normally.
