{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639361089395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639361089395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 10:04:49 2021 " "Processing started: Mon Dec 13 10:04:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639361089395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639361089395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_cpu_by_memory -c 8bit_cpu_by_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_cpu_by_memory -c 8bit_cpu_by_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639361089395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1639361089601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_dataflow " "Found entity 1: CPU_dataflow" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "modules/controller.v" "" { Text "D:/cpu/CPU/modules/controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/z.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "modules/z.v" "" { Text "D:/cpu/CPU/modules/z.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "modules/tr.v" "" { Text "D:/cpu/CPU/modules/tr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/r.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/r.v" { { "Info" "ISGN_ENTITY_NAME" "1 r " "Found entity 1: r" {  } { { "modules/r.v" "" { Text "D:/cpu/CPU/modules/r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "modules/qtsj.v" "" { Text "D:/cpu/CPU/modules/qtsj.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "D:/cpu/CPU/modules/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "modules/light_show.v" "" { Text "D:/cpu/CPU/modules/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "modules/ir.v" "" { Text "D:/cpu/CPU/modules/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "modules/dr.v" "" { Text "D:/cpu/CPU/modules/dr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "modules/CPU_Controller.v" "" { Text "D:/cpu/CPU/modules/CPU_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "modules/clk_div.v" "" { Text "D:/cpu/CPU/modules/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ac.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac " "Found entity 1: ac" {  } { { "modules/ac.v" "" { Text "D:/cpu/CPU/modules/ac.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361089663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639361089694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:quick " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:quick\"" {  } { { "modules/top.v" "quick" { Text "D:/cpu/CPU/modules/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:controller\"" {  } { { "modules/top.v" "controller" { Text "D:/cpu/CPU/modules/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_dataflow CPU_dataflow:mcpu " "Elaborating entity \"CPU_dataflow\" for hierarchy \"CPU_dataflow:mcpu\"" {  } { { "modules/top.v" "mcpu" { Text "D:/cpu/CPU/modules/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtsj CPU_dataflow:mcpu\|qtsj:qtdl " "Elaborating entity \"qtsj\" for hierarchy \"CPU_dataflow:mcpu\|qtsj:qtdl\"" {  } { { "modules/CPU_dataflow.v" "qtdl" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar CPU_dataflow:mcpu\|ar:mar " "Elaborating entity \"ar\" for hierarchy \"CPU_dataflow:mcpu\|ar:mar\"" {  } { { "modules/CPU_dataflow.v" "mar" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ar.v(21) " "Verilog HDL assignment warning at ar.v(21): truncated value with size 32 to match size of target (16)" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639361089742 "|top|CPU_dataflow:mcpu|ar:mar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc CPU_dataflow:mcpu\|pc:mpc " "Elaborating entity \"pc\" for hierarchy \"CPU_dataflow:mcpu\|pc:mpc\"" {  } { { "modules/CPU_dataflow.v" "mpc" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(20) " "Verilog HDL assignment warning at pc.v(20): truncated value with size 32 to match size of target (16)" {  } { { "modules/pc.v" "" { Text "D:/cpu/CPU/modules/pc.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639361089758 "|top|CPU_dataflow:mcpu|pc:mpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr CPU_dataflow:mcpu\|dr:mdr " "Elaborating entity \"dr\" for hierarchy \"CPU_dataflow:mcpu\|dr:mdr\"" {  } { { "modules/CPU_dataflow.v" "mdr" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir CPU_dataflow:mcpu\|ir:mir " "Elaborating entity \"ir\" for hierarchy \"CPU_dataflow:mcpu\|ir:mir\"" {  } { { "modules/CPU_dataflow.v" "mir" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr CPU_dataflow:mcpu\|tr:mtr " "Elaborating entity \"tr\" for hierarchy \"CPU_dataflow:mcpu\|tr:mtr\"" {  } { { "modules/CPU_dataflow.v" "mtr" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r CPU_dataflow:mcpu\|r:mr " "Elaborating entity \"r\" for hierarchy \"CPU_dataflow:mcpu\|r:mr\"" {  } { { "modules/CPU_dataflow.v" "mr" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ac CPU_dataflow:mcpu\|ac:mac " "Elaborating entity \"ac\" for hierarchy \"CPU_dataflow:mcpu\|ac:mac\"" {  } { { "modules/CPU_dataflow.v" "mac" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU_dataflow:mcpu\|alu:malu " "Elaborating entity \"alu\" for hierarchy \"CPU_dataflow:mcpu\|alu:malu\"" {  } { { "modules/CPU_dataflow.v" "malu" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z CPU_dataflow:mcpu\|z:mz " "Elaborating entity \"z\" for hierarchy \"CPU_dataflow:mcpu\|z:mz\"" {  } { { "modules/CPU_dataflow.v" "mz" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU_dataflow:mcpu\|controller:mcontroller " "Elaborating entity \"controller\" for hierarchy \"CPU_dataflow:mcpu\|controller:mcontroller\"" {  } { { "modules/CPU_dataflow.v" "mcontroller" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mram " "Elaborating entity \"memory\" for hierarchy \"memory:mram\"" {  } { { "modules/top.v" "mram" { Text "D:/cpu/CPU/modules/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089836 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr2 memory.v(50) " "Verilog HDL Always Construct warning at memory.v(50): variable \"addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639361089836 "|top|memory:mram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_rom memory.v(52) " "Verilog HDL Always Construct warning at memory.v(52): inferring latch(es) for variable \"data_rom\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639361089836 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[0\] memory.v(54) " "Inferred latch for \"data_rom\[0\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[1\] memory.v(54) " "Inferred latch for \"data_rom\[1\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[2\] memory.v(54) " "Inferred latch for \"data_rom\[2\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[3\] memory.v(54) " "Inferred latch for \"data_rom\[3\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[4\] memory.v(54) " "Inferred latch for \"data_rom\[4\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[5\] memory.v(54) " "Inferred latch for \"data_rom\[5\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[6\] memory.v(54) " "Inferred latch for \"data_rom\[6\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[7\] memory.v(54) " "Inferred latch for \"data_rom\[7\]\" at memory.v(54)" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639361089883 "|top|memory:mram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_show light_show:show " "Elaborating entity \"light_show\" for hierarchy \"light_show:show\"" {  } { { "modules/top.v" "show" { Text "D:/cpu/CPU/modules/top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361089933 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_dataflow:mcpu\|alus\[4\] " "Net \"CPU_dataflow:mcpu\|alus\[4\]\" is missing source, defaulting to GND" {  } { { "modules/CPU_dataflow.v" "alus\[4\]" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639361090011 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639361090011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[1\] " "LATCH primitive \"memory:mram\|data_rom\[1\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[2\] " "LATCH primitive \"memory:mram\|data_rom\[2\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[3\] " "LATCH primitive \"memory:mram\|data_rom\[3\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[4\] " "LATCH primitive \"memory:mram\|data_rom\[4\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[5\] " "LATCH primitive \"memory:mram\|data_rom\[5\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[6\] " "LATCH primitive \"memory:mram\|data_rom\[6\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[7\] " "LATCH primitive \"memory:mram\|data_rom\[7\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory:mram\|data_rom\[0\] " "LATCH primitive \"memory:mram\|data_rom\[0\]\" is permanently disabled" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1639361090120 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU_dataflow:mcpu\|qtsj:qtdl\|clk_choose " "Found clock multiplexer CPU_dataflow:mcpu\|qtsj:qtdl\|clk_choose" {  } { { "modules/qtsj.v" "" { Text "D:/cpu/CPU/modules/qtsj.v" 21 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639361090255 "|top|CPU_dataflow:mcpu|qtsj:qtdl|clk_choose"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1639361090255 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[0\] " "Converted tri-state buffer \"memory:mram\|data_ram\[0\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[1\] " "Converted tri-state buffer \"memory:mram\|data_ram\[1\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[2\] " "Converted tri-state buffer \"memory:mram\|data_ram\[2\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[3\] " "Converted tri-state buffer \"memory:mram\|data_ram\[3\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[4\] " "Converted tri-state buffer \"memory:mram\|data_ram\[4\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[5\] " "Converted tri-state buffer \"memory:mram\|data_ram\[5\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[6\] " "Converted tri-state buffer \"memory:mram\|data_ram\[6\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memory:mram\|data_ram\[7\] " "Converted tri-state buffer \"memory:mram\|data_ram\[7\]\" feeding internal logic into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[15\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[15\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[14\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[14\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[13\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[13\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[12\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[12\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[11\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[11\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[10\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[10\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[9\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[9\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_dataflow:mcpu\|dbus\[8\]\" " "Converted tri-state node \"CPU_dataflow:mcpu\|dbus\[8\]\" into a selector" {  } { { "modules/ar.v" "" { Text "D:/cpu/CPU/modules/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|controller:mcontroller\|alus\[0\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|controller:mcontroller\|alus\[0\]\" feeding internal logic into a wire" {  } { { "modules/controller.v" "" { Text "D:/cpu/CPU/modules/controller.v" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|controller:mcontroller\|alus\[1\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|controller:mcontroller\|alus\[1\]\" feeding internal logic into a wire" {  } { { "modules/controller.v" "" { Text "D:/cpu/CPU/modules/controller.v" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|controller:mcontroller\|alus\[2\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|controller:mcontroller\|alus\[2\]\" feeding internal logic into a wire" {  } { { "modules/controller.v" "" { Text "D:/cpu/CPU/modules/controller.v" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|controller:mcontroller\|alus\[3\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|controller:mcontroller\|alus\[3\]\" feeding internal logic into a wire" {  } { { "modules/controller.v" "" { Text "D:/cpu/CPU/modules/controller.v" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[0\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[1\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[2\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[3\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[4\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[5\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[6\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[6\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_dataflow:mcpu\|alu:malu\|Dout\[7\] " "Converted tri-state buffer \"CPU_dataflow:mcpu\|alu:malu\|Dout\[7\]\" feeding internal logic into a wire" {  } { { "modules/alu.v" "" { Text "D:/cpu/CPU/modules/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639361090300 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639361090300 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory:mram\|memory_reg_rtl_0 " "Inferred RAM node \"memory:mram\|memory_reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1639361091208 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:mram\|memory_reg " "RAM logic \"memory:mram\|memory_reg\" is uninferred due to asynchronous read logic" {  } { { "modules/memory.v" "memory_reg" { Text "D:/cpu/CPU/modules/memory.v" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1639361091208 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1639361091208 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:mram\|memory_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:mram\|memory_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639361091647 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639361091647 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639361091647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mram\|altsyncram:memory_reg_rtl_0 " "Elaborated megafunction instantiation \"memory:mram\|altsyncram:memory_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mram\|altsyncram:memory_reg_rtl_0 " "Instantiated megafunction \"memory:mram\|altsyncram:memory_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361091794 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639361091794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9c1 " "Found entity 1: altsyncram_s9c1" {  } { { "db/altsyncram_s9c1.tdf" "" { Text "D:/cpu/CPU/db/altsyncram_s9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639361091857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639361091857 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639361092033 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "memory:mram\|data_out GND node " "The node \"memory:mram\|data_out\" is fed by GND" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1639361092048 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1639361092048 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[0\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[0\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[1\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[1\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[2\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[2\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[3\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[3\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[4\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[4\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[5\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[5\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[6\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[6\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memory:mram\|data_rom\[7\] memory:mram\|data_out " "Removed fan-out from the always-disabled I/O buffer \"memory:mram\|data_rom\[7\]\" to the node \"memory:mram\|data_out\"" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639361092048 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1639361092048 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[0\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[0\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[1\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[1\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[2\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[2\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[3\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[3\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[4\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[4\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[5\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[5\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[6\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[6\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memory:mram\|data_rom\[7\] memory:mram\|data_out " "Converted the fanout from the open-drain buffer \"memory:mram\|data_rom\[7\]\" to the node \"memory:mram\|data_out\" into a wire" {  } { { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1639361092048 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1639361092048 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[0\] CPU_dataflow:mcpu\|r:mr\|Dout\[0\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[0\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[0\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[1\] CPU_dataflow:mcpu\|r:mr\|Dout\[1\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[1\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[1\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[2\] CPU_dataflow:mcpu\|r:mr\|Dout\[2\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[2\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[2\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[3\] CPU_dataflow:mcpu\|r:mr\|Dout\[3\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[3\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[3\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[4\] CPU_dataflow:mcpu\|r:mr\|Dout\[4\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[4\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[4\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[5\] CPU_dataflow:mcpu\|r:mr\|Dout\[5\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[5\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[5\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[6\] CPU_dataflow:mcpu\|r:mr\|Dout\[6\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[6\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[6\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_dataflow:mcpu\|dbus\[7\] CPU_dataflow:mcpu\|r:mr\|Dout\[7\] " "Converted the fan-out from the tri-state buffer \"CPU_dataflow:mcpu\|dbus\[7\]\" to the node \"CPU_dataflow:mcpu\|r:mr\|Dout\[7\]\" into an OR gate" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/cpu/CPU/modules/CPU_dataflow.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639361092048 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639361092048 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "modules/controller.v" "" { Text "D:/cpu/CPU/modules/controller.v" 561 -1 0 } } { "modules/controller.v" "" { Text "D:/cpu/CPU/modules/controller.v" 46 -1 0 } } { "modules/memory.v" "" { Text "D:/cpu/CPU/modules/memory.v" 30 -1 0 } } { "modules/qtsj.v" "" { Text "D:/cpu/CPU/modules/qtsj.v" 24 -1 0 } } { "modules/qtsj.v" "" { Text "D:/cpu/CPU/modules/qtsj.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639361092048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639361092048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_led GND " "Pin \"clr_led\" is stuck at GND" {  } { { "modules/top.v" "" { Text "D:/cpu/CPU/modules/top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639361092161 "|top|clr_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639361092161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639361092244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1019 " "1019 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1639361092611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639361092831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639361092831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "640 " "Implemented 640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639361093022 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639361093022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639361093022 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1639361093022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639361093022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639361093038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 10:04:53 2021 " "Processing ended: Mon Dec 13 10:04:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639361093038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639361093038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639361093038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639361093038 ""}
