\hypertarget{group___peripheral___registers___bits___definition}{}\section{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}
\label{group___peripheral___registers___bits___definition}\index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES}~((uint32\+\_\+t)0x03000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN}~((uint32\+\_\+t)0x00300000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10}~((uint32\+\_\+t)0x00000007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11}~((uint32\+\_\+t)0x00000038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14}~((uint32\+\_\+t)0x00007000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15}~((uint32\+\_\+t)0x00038000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18}~((uint32\+\_\+t)0x07000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0}~((uint32\+\_\+t)0x00000007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1}~((uint32\+\_\+t)0x00000038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4}~((uint32\+\_\+t)0x00007000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5}~((uint32\+\_\+t)0x00038000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8}~((uint32\+\_\+t)0x07000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9}~((uint32\+\_\+t)0x38000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL}~((uint32\+\_\+t)0x00300000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}~((uint32\+\_\+t)0x00030000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE}~((uint32\+\_\+t)0x03000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME}~((uint32\+\_\+t)0x1\+C000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW}~((uint32\+\_\+t)0x\+E0000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0}~((uint8\+\_\+t)0x03)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1}~((uint8\+\_\+t)0x03)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC}~((uint32\+\_\+t)0x00000070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP}~((uint32\+\_\+t)0x000003\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2}~((uint32\+\_\+t)0x00700000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW}~((uint32\+\_\+t)0x03000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{C\+R\+C\+\_\+\+D\+R\+\_\+\+DR}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+D\+IR}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga8d0b1fad863e32d3bd9b95ecc7082e43}{}\label{group___peripheral___registers___bits___definition_ga8d0b1fad863e32d3bd9b95ecc7082e43}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+DE}~((uint32\+\_\+t)0x00000038)\hypertarget{group___peripheral___registers___bits___definition_ga40666a9903ed0e307b0f97ae7473f7fe}{}\label{group___peripheral___registers___bits___definition_ga40666a9903ed0e307b0f97ae7473f7fe}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+0}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gaf63b47c94b9fc9dad1382b9eabddb3a7}{}\label{group___peripheral___registers___bits___definition_gaf63b47c94b9fc9dad1382b9eabddb3a7}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+1}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga6b1c1d672a3959c76b36321a17b9bfaf}{}\label{group___peripheral___registers___bits___definition_ga6b1c1d672a3959c76b36321a17b9bfaf}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+2}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gac04af940f21f9f865aaf43fc1c352331}{}\label{group___peripheral___registers___bits___definition_gac04af940f21f9f865aaf43fc1c352331}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+T\+D\+E\+S\+\_\+\+E\+CB}~((uint32\+\_\+t)0x00000000)\hypertarget{group___peripheral___registers___bits___definition_gac63bb6a7288f4287842acc3b82a5252e}{}\label{group___peripheral___registers___bits___definition_gac63bb6a7288f4287842acc3b82a5252e}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+T\+D\+E\+S\+\_\+\+C\+BC}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gaaff78552081418931926c17802e4e3bb}{}\label{group___peripheral___registers___bits___definition_gaaff78552081418931926c17802e4e3bb}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+D\+E\+S\+\_\+\+E\+CB}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga30e3cb1cae9167a9548d91baee97ec35}{}\label{group___peripheral___registers___bits___definition_ga30e3cb1cae9167a9548d91baee97ec35}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+D\+E\+S\+\_\+\+C\+BC}~((uint32\+\_\+t)0x00000018)\hypertarget{group___peripheral___registers___bits___definition_ga5e84254439a55f626512f909c1182f2e}{}\label{group___peripheral___registers___bits___definition_ga5e84254439a55f626512f909c1182f2e}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+E\+CB}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaad5ef5312e7abda965d91a542dbfb33f}{}\label{group___peripheral___registers___bits___definition_gaad5ef5312e7abda965d91a542dbfb33f}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+C\+BC}~((uint32\+\_\+t)0x00000028)\hypertarget{group___peripheral___registers___bits___definition_ga9c8b2e0fc771fafb1c9194a8bc4fe9ef}{}\label{group___peripheral___registers___bits___definition_ga9c8b2e0fc771fafb1c9194a8bc4fe9ef}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+C\+TR}~((uint32\+\_\+t)0x00000030)\hypertarget{group___peripheral___registers___bits___definition_ga03eb6f14043a083c78fd0b27d1432530}{}\label{group___peripheral___registers___bits___definition_ga03eb6f14043a083c78fd0b27d1432530}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+K\+EY}~((uint32\+\_\+t)0x00000038)\hypertarget{group___peripheral___registers___bits___definition_ga122cc878a5d8a4cee1185acb84e6bb51}{}\label{group___peripheral___registers___bits___definition_ga122cc878a5d8a4cee1185acb84e6bb51}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+PE}~((uint32\+\_\+t)0x000000\+C0)\hypertarget{group___peripheral___registers___bits___definition_ga74666b00f58b456a15c19e8614ae1854}{}\label{group___peripheral___registers___bits___definition_ga74666b00f58b456a15c19e8614ae1854}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+0}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga6b0e6c625b9ac13ed14230e5d9361522}{}\label{group___peripheral___registers___bits___definition_ga6b0e6c625b9ac13ed14230e5d9361522}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gaf52b335e410455efe82e65fd1bfdd790}{}\label{group___peripheral___registers___bits___definition_gaf52b335e410455efe82e65fd1bfdd790}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+K\+E\+Y\+S\+I\+ZE}~((uint32\+\_\+t)0x00000300)\hypertarget{group___peripheral___registers___bits___definition_gadc5c522813daf4eaffdf6f8be153125b}{}\label{group___peripheral___registers___bits___definition_gadc5c522813daf4eaffdf6f8be153125b}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+K\+E\+Y\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga65f21ce543e31df15cd17c59376620ce}{}\label{group___peripheral___registers___bits___definition_ga65f21ce543e31df15cd17c59376620ce}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+K\+E\+Y\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga12b74eda84734e53cf2a947eb04d2deb}{}\label{group___peripheral___registers___bits___definition_ga12b74eda84734e53cf2a947eb04d2deb}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+F\+F\+L\+U\+SH}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga1a359cd42efacc743ee2dedc39880f8a}{}\label{group___peripheral___registers___bits___definition_ga1a359cd42efacc743ee2dedc39880f8a}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+C\+R\+Y\+P\+EN}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga25df318843643ead955eca7609b28d73}{}\label{group___peripheral___registers___bits___definition_ga25df318843643ead955eca7609b28d73}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+I\+F\+EM}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga2d87f1dbfad020facc86ee16d252e8b4}{}\label{group___peripheral___registers___bits___definition_ga2d87f1dbfad020facc86ee16d252e8b4}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+I\+F\+NF}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaa0660e3027e8beb744e899a8aa84a01e}{}\label{group___peripheral___registers___bits___definition_gaa0660e3027e8beb744e899a8aa84a01e}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+O\+F\+NE}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga5d771e3eecaee296480a963f6401fda8}{}\label{group___peripheral___registers___bits___definition_ga5d771e3eecaee296480a963f6401fda8}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+O\+F\+FU}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga88d5c4f860a950322b174617da6d4c87}{}\label{group___peripheral___registers___bits___definition_ga88d5c4f860a950322b174617da6d4c87}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+B\+U\+SY}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gadbb845ce0da21442b692233390fb9ec0}{}\label{group___peripheral___registers___bits___definition_gadbb845ce0da21442b692233390fb9ec0}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+D\+M\+A\+C\+R\+\_\+\+D\+I\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga2ec62fd5243301ec46f39704fa87d2b0}{}\label{group___peripheral___registers___bits___definition_ga2ec62fd5243301ec46f39704fa87d2b0}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+D\+M\+A\+C\+R\+\_\+\+D\+O\+EN}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga6a958dc3179d0b1af43041573182bf02}{}\label{group___peripheral___registers___bits___definition_ga6a958dc3179d0b1af43041573182bf02}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+I\+M\+S\+C\+R\+\_\+\+I\+N\+IM}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga823629d5a10df713041ca2cbca436324}{}\label{group___peripheral___registers___bits___definition_ga823629d5a10df713041ca2cbca436324}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+I\+M\+S\+C\+R\+\_\+\+O\+U\+T\+IM}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga04ca7302961b816f45a629b858794276}{}\label{group___peripheral___registers___bits___definition_ga04ca7302961b816f45a629b858794276}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+R\+I\+S\+R\+\_\+\+O\+U\+T\+R\+IS}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga191ad1ada022ccbcb0cee1200eea8cf8}{}\label{group___peripheral___registers___bits___definition_ga191ad1ada022ccbcb0cee1200eea8cf8}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+R\+I\+S\+R\+\_\+\+I\+N\+R\+IS}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga46c6f8f9f70420f0cd1d9df6d89d77d3}{}\label{group___peripheral___registers___bits___definition_ga46c6f8f9f70420f0cd1d9df6d89d77d3}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+M\+I\+S\+R\+\_\+\+I\+N\+M\+IS}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gab5760130c56f24263ac1a51b5db5598e}{}\label{group___peripheral___registers___bits___definition_gab5760130c56f24263ac1a51b5db5598e}

\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+M\+I\+S\+R\+\_\+\+O\+U\+T\+M\+IS}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gabbfecc9bb7988213f9d72282c2bbebb0}{}\label{group___peripheral___registers___bits___definition_gabbfecc9bb7988213f9d72282c2bbebb0}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1}~((uint32\+\_\+t)0x00000038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2}~((uint32\+\_\+t)0x00380000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint16\+\_\+t)0x\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint16\+\_\+t)0x\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint32\+\_\+t)0x00000\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint32\+\_\+t)0x0\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint32\+\_\+t)0x0000\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint32\+\_\+t)0x\+F\+F\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint16\+\_\+t)0x\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+C\+A\+P\+T\+U\+RE}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga7f8b54f16f7e17b3da807b6dae1d649e}{}\label{group___peripheral___registers___bits___definition_ga7f8b54f16f7e17b3da807b6dae1d649e}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+CM}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga47bacab13c750dc0ecc9aaf935d1f435}{}\label{group___peripheral___registers___bits___definition_ga47bacab13c750dc0ecc9aaf935d1f435}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+C\+R\+OP}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga5bb929e7d3b4ea62e80ba66c7bc5c216}{}\label{group___peripheral___registers___bits___definition_ga5bb929e7d3b4ea62e80ba66c7bc5c216}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+J\+P\+EG}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gafd10a1f9c5a588f468e550bb56051b03}{}\label{group___peripheral___registers___bits___definition_gafd10a1f9c5a588f468e550bb56051b03}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+SS}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga46851e2b6011a84ecdfc5218a855ad78}{}\label{group___peripheral___registers___bits___definition_ga46851e2b6011a84ecdfc5218a855ad78}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+P\+C\+K\+P\+OL}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga00769f93cbcc2693c8fd42f0e8aa31ad}{}\label{group___peripheral___registers___bits___definition_ga00769f93cbcc2693c8fd42f0e8aa31ad}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+H\+S\+P\+OL}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gac2042d3da2719b7c9c6708e0566e46c5}{}\label{group___peripheral___registers___bits___definition_gac2042d3da2719b7c9c6708e0566e46c5}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+V\+S\+P\+OL}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga497c7c4bf6fcc842ffc45eedc876ffdb}{}\label{group___peripheral___registers___bits___definition_ga497c7c4bf6fcc842ffc45eedc876ffdb}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+F\+C\+R\+C\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga13263970b396f75e00278ff7b78b313d}{}\label{group___peripheral___registers___bits___definition_ga13263970b396f75e00278ff7b78b313d}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+F\+C\+R\+C\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga1658bed43e7d0c3579151498104d5747}{}\label{group___peripheral___registers___bits___definition_ga1658bed43e7d0c3579151498104d5747}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+D\+M\+\_\+0}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga9efa61252be662ff473d14156f09d32c}{}\label{group___peripheral___registers___bits___definition_ga9efa61252be662ff473d14156f09d32c}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+D\+M\+\_\+1}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga884b51a3e5bf0d615944f46b1751a97c}{}\label{group___peripheral___registers___bits___definition_ga884b51a3e5bf0d615944f46b1751a97c}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+C\+RE}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga79e4190a772dc07958573a110106db69}{}\label{group___peripheral___registers___bits___definition_ga79e4190a772dc07958573a110106db69}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga1fa2461ca2f0629c2ddd77fea94bbd06}{}\label{group___peripheral___registers___bits___definition_ga1fa2461ca2f0629c2ddd77fea94bbd06}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+S\+R\+\_\+\+H\+S\+Y\+NC}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gafb10174e5a89c32d6413ecf77e6610a0}{}\label{group___peripheral___registers___bits___definition_gafb10174e5a89c32d6413ecf77e6610a0}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+S\+R\+\_\+\+V\+S\+Y\+NC}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga9608c2fdd5feb3c8c022545f8d7e6adf}{}\label{group___peripheral___registers___bits___definition_ga9608c2fdd5feb3c8c022545f8d7e6adf}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+S\+R\+\_\+\+F\+NE}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga990aaedf052bc3b9ebd115f06aa43ab2}{}\label{group___peripheral___registers___bits___definition_ga990aaedf052bc3b9ebd115f06aa43ab2}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga99308f49b63dd49db671a2a26d0d07fa}{}\label{group___peripheral___registers___bits___definition_ga99308f49b63dd49db671a2a26d0d07fa}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+O\+V\+F\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga510c3f423fdddf8a41b6b69d55b6c66d}{}\label{group___peripheral___registers___bits___definition_ga510c3f423fdddf8a41b6b69d55b6c66d}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+E\+R\+R\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaf03ca1f0e5e1a7868c07c8237d7e33a3}{}\label{group___peripheral___registers___bits___definition_gaf03ca1f0e5e1a7868c07c8237d7e33a3}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga08625c101d8419ca58cc7032f4a936ec}{}\label{group___peripheral___registers___bits___definition_ga08625c101d8419ca58cc7032f4a936ec}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+L\+I\+N\+E\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gaf06b386a61d97e046a7f0546478b91b8}{}\label{group___peripheral___registers___bits___definition_gaf06b386a61d97e046a7f0546478b91b8}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+IE}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga78d30c219bf7b5ebe0f8ee74cbdae61d}{}\label{group___peripheral___registers___bits___definition_ga78d30c219bf7b5ebe0f8ee74cbdae61d}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+O\+V\+F\+\_\+\+IE}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga4f313352a86f6b09726e63f89e161187}{}\label{group___peripheral___registers___bits___definition_ga4f313352a86f6b09726e63f89e161187}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+\_\+\+IE}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gacc9d64d6edc4e8ff9452db0065c12831}{}\label{group___peripheral___registers___bits___definition_gacc9d64d6edc4e8ff9452db0065c12831}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gad2f335c69d18e49ffb5314e85ac1f4fc}{}\label{group___peripheral___registers___bits___definition_gad2f335c69d18e49ffb5314e85ac1f4fc}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+L\+I\+N\+E\+\_\+\+IE}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga4a06c700c5e779551834862a2d14612e}{}\label{group___peripheral___registers___bits___definition_ga4a06c700c5e779551834862a2d14612e}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga73b7d7359389df61668089920ed5b28e}{}\label{group___peripheral___registers___bits___definition_ga73b7d7359389df61668089920ed5b28e}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+O\+V\+F\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaacaced5931c5790bdf6fc9ede4591496}{}\label{group___peripheral___registers___bits___definition_gaacaced5931c5790bdf6fc9ede4591496}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+E\+R\+R\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga117dd3b10b1c7a03016fce867a6a8281}{}\label{group___peripheral___registers___bits___definition_ga117dd3b10b1c7a03016fce867a6a8281}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga1a02749de4576d3631cf35dbb4e4bf5c}{}\label{group___peripheral___registers___bits___definition_ga1a02749de4576d3631cf35dbb4e4bf5c}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+E\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga77aad6389ea95913c34b2ba3a14cfdca}{}\label{group___peripheral___registers___bits___definition_ga77aad6389ea95913c34b2ba3a14cfdca}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga7ce2decf4166be0a5376ea2810403030}{}\label{group___peripheral___registers___bits___definition_ga7ce2decf4166be0a5376ea2810403030}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+O\+V\+F\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga0318fb46a8594834640d08a9ae06f79e}{}\label{group___peripheral___registers___bits___definition_ga0318fb46a8594834640d08a9ae06f79e}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+E\+R\+R\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga8da69cdd9d4f4c280279fa05fdf235bc}{}\label{group___peripheral___registers___bits___definition_ga8da69cdd9d4f4c280279fa05fdf235bc}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gaedd101bdda4f13c30d7af5a85156a047}{}\label{group___peripheral___registers___bits___definition_gaedd101bdda4f13c30d7af5a85156a047}

\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+L\+I\+N\+E\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gae64182a042ceb8275c54819458b1ca9c}{}\label{group___peripheral___registers___bits___definition_gae64182a042ceb8275c54819458b1ca9c}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+EL}~((uint32\+\_\+t)0x0\+E000000)\hypertarget{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{}\label{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}{}\label{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}{}\label{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}{}\label{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+B\+U\+R\+ST}~((uint32\+\_\+t)0x01800000)\hypertarget{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{}\label{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+B\+U\+R\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{}\label{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+B\+U\+R\+S\+T\+\_\+1}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{}\label{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+B\+U\+R\+ST}~((uint32\+\_\+t)0x00600000)\hypertarget{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{}\label{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+B\+U\+R\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{}\label{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+B\+U\+R\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{}\label{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+A\+CK}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}{}\label{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+CT}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{}\label{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+BM}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{}\label{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+PL}~((uint32\+\_\+t)0x00030000)\hypertarget{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{}\label{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+L\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{}\label{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+L\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{}\label{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+I\+N\+C\+OS}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{}\label{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+S\+I\+ZE}~((uint32\+\_\+t)0x00006000)\hypertarget{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{}\label{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{}\label{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{}\label{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+S\+I\+ZE}~((uint32\+\_\+t)0x00001800)\hypertarget{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{}\label{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{}\label{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{}\label{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+I\+NC}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{}\label{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+I\+NC}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{}\label{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+I\+RC}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{}\label{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+IR}~((uint32\+\_\+t)0x000000\+C0)\hypertarget{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{}\label{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+I\+R\+\_\+0}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{}\label{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+I\+R\+\_\+1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{}\label{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+F\+C\+T\+RL}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{}\label{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+C\+IE}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{}\label{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+H\+T\+IE}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{}\label{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+E\+IE}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{}\label{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+M\+E\+IE}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{}\label{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{}\label{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+DT}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{}\label{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{}\label{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{}\label{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{}\label{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{}\label{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{}\label{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+5}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{}\label{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+6}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{}\label{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+7}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{}\label{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+8}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{}\label{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+9}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{}\label{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+10}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{}\label{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+11}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{}\label{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+12}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{}\label{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+13}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{}\label{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+14}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{}\label{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+15}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{}\label{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+E\+IE}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{}\label{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+FS}~((uint32\+\_\+t)0x00000038)\hypertarget{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{}\label{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+S\+\_\+0}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{}\label{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+S\+\_\+1}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{}\label{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+S\+\_\+2}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{}\label{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+D\+M\+D\+IS}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{}\label{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+TH}~((uint32\+\_\+t)0x00000003)\hypertarget{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{}\label{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{}\label{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{}\label{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F3}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{}\label{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F3}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{}\label{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F3}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{}\label{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F3}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{}\label{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F3}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{}\label{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F2}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{}\label{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F2}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{}\label{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F2}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{}\label{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{}\label{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F2}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{}\label{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F1}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{}\label{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F1}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{}\label{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{}\label{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F1}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{}\label{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F1}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{}\label{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F0}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{}\label{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{}\label{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F0}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{}\label{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F0}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{}\label{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{}\label{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F7}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{}\label{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F7}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{}\label{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F7}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{}\label{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F7}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{}\label{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F7}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{}\label{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F6}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{}\label{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F6}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{}\label{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F6}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{}\label{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F6}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{}\label{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F6}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{}\label{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F5}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{}\label{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F5}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{}\label{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F5}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{}\label{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F5}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{}\label{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F5}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{}\label{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F4}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{}\label{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{}\label{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F4}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{}\label{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F4}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{}\label{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F4}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{}\label{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F3}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{}\label{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F3}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{}\label{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F3}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{}\label{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F3}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{}\label{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F3}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{}\label{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F2}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{}\label{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F2}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{}\label{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F2}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{}\label{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{}\label{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F2}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{}\label{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F1}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{}\label{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F1}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{}\label{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{}\label{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F1}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{}\label{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F1}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{}\label{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F0}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{}\label{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{}\label{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F0}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{}\label{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F0}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{}\label{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{}\label{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F7}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{}\label{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F7}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{}\label{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F7}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{}\label{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F7}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{}\label{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F7}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{}\label{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F6}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{}\label{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F6}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{}\label{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F6}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{}\label{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F6}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{}\label{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F6}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{}\label{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F5}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{}\label{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F5}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{}\label{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F5}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{}\label{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F5}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{}\label{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F5}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{}\label{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F4}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{}\label{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{}\label{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F4}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{}\label{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F4}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{}\label{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F4}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{}\label{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+CY}~((uint32\+\_\+t)0x00000007)\hypertarget{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{}\label{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0\+WS}~((uint32\+\_\+t)0x00000000)\hypertarget{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{}\label{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1\+WS}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{}\label{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+2\+WS}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{}\label{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+3\+WS}~((uint32\+\_\+t)0x00000003)\hypertarget{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{}\label{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+4\+WS}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{}\label{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+5\+WS}~((uint32\+\_\+t)0x00000005)\hypertarget{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{}\label{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+6\+WS}~((uint32\+\_\+t)0x00000006)\hypertarget{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{}\label{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+7\+WS}~((uint32\+\_\+t)0x00000007)\hypertarget{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{}\label{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+P\+R\+F\+T\+EN}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}{}\label{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+I\+C\+EN}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}{}\label{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+D\+C\+EN}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}{}\label{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+I\+C\+R\+ST}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}{}\label{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+D\+C\+R\+ST}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}{}\label{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+B\+Y\+T\+E0\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40023\+C00)\hypertarget{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}{}\label{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40023\+C03)\hypertarget{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}{}\label{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+E\+OP}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{}\label{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+S\+OP}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}{}\label{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+W\+R\+P\+E\+RR}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{}\label{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+P\+G\+A\+E\+RR}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}{}\label{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+P\+G\+P\+E\+RR}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}{}\label{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+P\+G\+S\+E\+RR}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}{}\label{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+B\+SY}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{}\label{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+PG}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{}\label{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+ER}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}{}\label{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+M\+ER}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{}\label{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+0}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{}\label{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+1}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{}\label{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+2}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{}\label{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+3}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{}\label{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{}\label{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{}\label{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+T\+RT}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{}\label{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+E\+O\+P\+IE}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{}\label{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+L\+O\+CK}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{}\label{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+O\+P\+T\+L\+O\+CK}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}{}\label{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+O\+P\+T\+S\+T\+RT}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}{}\label{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+B\+O\+R\+\_\+\+L\+E\+V\+\_\+0}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}{}\label{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+B\+O\+R\+\_\+\+L\+E\+V\+\_\+1}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}{}\label{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+B\+O\+R\+\_\+\+L\+EV}~((uint32\+\_\+t)0x0000000\+C)\hypertarget{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}{}\label{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+W\+D\+G\+\_\+\+SW}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}{}\label{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+R\+S\+T\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}{}\label{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+R\+S\+T\+\_\+\+S\+T\+D\+BY}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}{}\label{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{}\label{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{}\label{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{}\label{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{}\label{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+4}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{}\label{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+5}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{}\label{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+6}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{}\label{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+7}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{}\label{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}{}\label{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}{}\label{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}{}\label{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}{}\label{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+4}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}{}\label{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+5}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}{}\label{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+6}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}{}\label{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+7}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}{}\label{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+8}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}{}\label{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+9}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}{}\label{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+10}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}{}\label{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}

\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+11}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}{}\label{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}{F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}{F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R0}~((uint32\+\_\+t)0x00000003)\hypertarget{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{}\label{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R0\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{}\label{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R0\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{}\label{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R1}~((uint32\+\_\+t)0x0000000\+C)\hypertarget{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{}\label{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R1\+\_\+0}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{}\label{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R1\+\_\+1}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{}\label{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R2}~((uint32\+\_\+t)0x00000030)\hypertarget{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{}\label{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R2\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{}\label{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R2\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{}\label{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R3}~((uint32\+\_\+t)0x000000\+C0)\hypertarget{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{}\label{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R3\+\_\+0}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{}\label{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R3\+\_\+1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{}\label{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R4}~((uint32\+\_\+t)0x00000300)\hypertarget{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{}\label{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R4\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{}\label{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R4\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{}\label{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R5}~((uint32\+\_\+t)0x00000\+C00)\hypertarget{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{}\label{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R5\+\_\+0}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{}\label{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R5\+\_\+1}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{}\label{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R6}~((uint32\+\_\+t)0x00003000)\hypertarget{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{}\label{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R6\+\_\+0}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{}\label{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R6\+\_\+1}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{}\label{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R7}~((uint32\+\_\+t)0x0000\+C000)\hypertarget{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{}\label{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R7\+\_\+0}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{}\label{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R7\+\_\+1}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{}\label{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R8}~((uint32\+\_\+t)0x00030000)\hypertarget{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{}\label{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R8\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{}\label{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R8\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{}\label{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R9}~((uint32\+\_\+t)0x000\+C0000)\hypertarget{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{}\label{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R9\+\_\+0}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{}\label{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R9\+\_\+1}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{}\label{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R10}~((uint32\+\_\+t)0x00300000)\hypertarget{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{}\label{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R10\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{}\label{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R10\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{}\label{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R11}~((uint32\+\_\+t)0x00\+C00000)\hypertarget{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{}\label{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R11\+\_\+0}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{}\label{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R11\+\_\+1}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{}\label{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R12}~((uint32\+\_\+t)0x03000000)\hypertarget{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{}\label{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R12\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{}\label{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R12\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{}\label{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R13}~((uint32\+\_\+t)0x0\+C000000)\hypertarget{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{}\label{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R13\+\_\+0}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{}\label{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R13\+\_\+1}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{}\label{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R14}~((uint32\+\_\+t)0x30000000)\hypertarget{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{}\label{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R14\+\_\+0}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{}\label{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R14\+\_\+1}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{}\label{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R15}~((uint32\+\_\+t)0x\+C0000000)\hypertarget{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{}\label{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R15\+\_\+0}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{}\label{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R15\+\_\+1}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{}\label{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}{}\label{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}{}\label{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}{}\label{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}{}\label{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}{}\label{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+5}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}{}\label{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+6}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}{}\label{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+7}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}{}\label{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+8}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}{}\label{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+9}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}{}\label{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+10}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}{}\label{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+11}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}{}\label{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+12}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}{}\label{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+13}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}{}\label{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+14}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}{}\label{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+15}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}{}\label{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R0}~((uint32\+\_\+t)0x00000003)\hypertarget{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}{}\label{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R0\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}{}\label{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R0\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}{}\label{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R1}~((uint32\+\_\+t)0x0000000\+C)\hypertarget{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}{}\label{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R1\+\_\+0}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}{}\label{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R1\+\_\+1}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}{}\label{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R2}~((uint32\+\_\+t)0x00000030)\hypertarget{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}{}\label{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R2\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}{}\label{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R2\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}{}\label{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R3}~((uint32\+\_\+t)0x000000\+C0)\hypertarget{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}{}\label{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R3\+\_\+0}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}{}\label{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R3\+\_\+1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}{}\label{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R4}~((uint32\+\_\+t)0x00000300)\hypertarget{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}{}\label{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R4\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}{}\label{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R4\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}{}\label{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R5}~((uint32\+\_\+t)0x00000\+C00)\hypertarget{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}{}\label{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R5\+\_\+0}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}{}\label{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R5\+\_\+1}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}{}\label{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R6}~((uint32\+\_\+t)0x00003000)\hypertarget{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}{}\label{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R6\+\_\+0}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}{}\label{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R6\+\_\+1}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}{}\label{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R7}~((uint32\+\_\+t)0x0000\+C000)\hypertarget{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}{}\label{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R7\+\_\+0}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}{}\label{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R7\+\_\+1}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}{}\label{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R8}~((uint32\+\_\+t)0x00030000)\hypertarget{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}{}\label{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R8\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}{}\label{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R8\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}{}\label{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R9}~((uint32\+\_\+t)0x000\+C0000)\hypertarget{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}{}\label{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R9\+\_\+0}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}{}\label{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R9\+\_\+1}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}{}\label{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R10}~((uint32\+\_\+t)0x00300000)\hypertarget{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}{}\label{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R10\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}{}\label{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R10\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}{}\label{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R11}~((uint32\+\_\+t)0x00\+C00000)\hypertarget{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}{}\label{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R11\+\_\+0}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}{}\label{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R11\+\_\+1}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}{}\label{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R12}~((uint32\+\_\+t)0x03000000)\hypertarget{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}{}\label{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R12\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}{}\label{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R12\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}{}\label{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R13}~((uint32\+\_\+t)0x0\+C000000)\hypertarget{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}{}\label{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R13\+\_\+0}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}{}\label{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R13\+\_\+1}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}{}\label{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R14}~((uint32\+\_\+t)0x30000000)\hypertarget{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}{}\label{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R14\+\_\+0}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}{}\label{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R14\+\_\+1}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}{}\label{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R15}~((uint32\+\_\+t)0x\+C0000000)\hypertarget{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}{}\label{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R15\+\_\+0}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}{}\label{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R15\+\_\+1}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}{}\label{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R0}~((uint32\+\_\+t)0x00000003)\hypertarget{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}{}\label{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R0\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}{}\label{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R0\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}{}\label{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R1}~((uint32\+\_\+t)0x0000000\+C)\hypertarget{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}{}\label{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R1\+\_\+0}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}{}\label{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R1\+\_\+1}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}{}\label{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R2}~((uint32\+\_\+t)0x00000030)\hypertarget{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}{}\label{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R2\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}{}\label{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R2\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}{}\label{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R3}~((uint32\+\_\+t)0x000000\+C0)\hypertarget{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}{}\label{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R3\+\_\+0}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}{}\label{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R3\+\_\+1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}{}\label{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R4}~((uint32\+\_\+t)0x00000300)\hypertarget{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}{}\label{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R4\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}{}\label{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R4\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}{}\label{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R5}~((uint32\+\_\+t)0x00000\+C00)\hypertarget{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}{}\label{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R5\+\_\+0}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}{}\label{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R5\+\_\+1}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}{}\label{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R6}~((uint32\+\_\+t)0x00003000)\hypertarget{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}{}\label{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R6\+\_\+0}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}{}\label{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R6\+\_\+1}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}{}\label{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R7}~((uint32\+\_\+t)0x0000\+C000)\hypertarget{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}{}\label{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R7\+\_\+0}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}{}\label{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R7\+\_\+1}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}{}\label{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R8}~((uint32\+\_\+t)0x00030000)\hypertarget{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}{}\label{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R8\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}{}\label{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R8\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}{}\label{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R9}~((uint32\+\_\+t)0x000\+C0000)\hypertarget{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}{}\label{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R9\+\_\+0}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}{}\label{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R9\+\_\+1}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}{}\label{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R10}~((uint32\+\_\+t)0x00300000)\hypertarget{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}{}\label{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R10\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}{}\label{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R10\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}{}\label{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R11}~((uint32\+\_\+t)0x00\+C00000)\hypertarget{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}{}\label{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R11\+\_\+0}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}{}\label{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R11\+\_\+1}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}{}\label{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R12}~((uint32\+\_\+t)0x03000000)\hypertarget{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}{}\label{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R12\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}{}\label{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R12\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}{}\label{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R13}~((uint32\+\_\+t)0x0\+C000000)\hypertarget{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}{}\label{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R13\+\_\+0}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}{}\label{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R13\+\_\+1}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}{}\label{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R14}~((uint32\+\_\+t)0x30000000)\hypertarget{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}{}\label{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R14\+\_\+0}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}{}\label{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R14\+\_\+1}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}{}\label{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R15}~((uint32\+\_\+t)0x\+C0000000)\hypertarget{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}{}\label{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R15\+\_\+0}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}{}\label{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R15\+\_\+1}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}{}\label{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{}\label{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{}\label{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{}\label{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{}\label{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{}\label{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+5}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{}\label{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+6}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{}\label{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+7}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{}\label{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+8}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{}\label{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+9}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{}\label{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+10}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{}\label{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+11}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{}\label{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+12}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{}\label{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+13}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{}\label{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+14}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{}\label{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+15}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{}\label{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+0}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+0\hypertarget{group___peripheral___registers___bits___definition_ga5485fbd720ed7ddb22eb3ec11245efbc}{}\label{group___peripheral___registers___bits___definition_ga5485fbd720ed7ddb22eb3ec11245efbc}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+1}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+1\hypertarget{group___peripheral___registers___bits___definition_gaf13669e5ac3f49834766cd99be03a0d7}{}\label{group___peripheral___registers___bits___definition_gaf13669e5ac3f49834766cd99be03a0d7}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+2}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+2\hypertarget{group___peripheral___registers___bits___definition_gad3936b414ffd9d8a7a546ecf5bee71c3}{}\label{group___peripheral___registers___bits___definition_gad3936b414ffd9d8a7a546ecf5bee71c3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+3}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+3\hypertarget{group___peripheral___registers___bits___definition_gaba6136975598a69ca053a924534829f2}{}\label{group___peripheral___registers___bits___definition_gaba6136975598a69ca053a924534829f2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+4}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+4\hypertarget{group___peripheral___registers___bits___definition_gab4b22966bfccc5de30156b87a60db42a}{}\label{group___peripheral___registers___bits___definition_gab4b22966bfccc5de30156b87a60db42a}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+5}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+5\hypertarget{group___peripheral___registers___bits___definition_ga503034ab19d01c3c5535208dbdaa5160}{}\label{group___peripheral___registers___bits___definition_ga503034ab19d01c3c5535208dbdaa5160}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+6}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+6\hypertarget{group___peripheral___registers___bits___definition_gad6b972f5d1e519823d58098533346aa2}{}\label{group___peripheral___registers___bits___definition_gad6b972f5d1e519823d58098533346aa2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+7}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+7\hypertarget{group___peripheral___registers___bits___definition_ga1360495ee0a8ee3f1a6e858744b76693}{}\label{group___peripheral___registers___bits___definition_ga1360495ee0a8ee3f1a6e858744b76693}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+8}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+8\hypertarget{group___peripheral___registers___bits___definition_ga0999b31939326c4558ff7383fb1d45c3}{}\label{group___peripheral___registers___bits___definition_ga0999b31939326c4558ff7383fb1d45c3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+9}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+9\hypertarget{group___peripheral___registers___bits___definition_ga86496faba77364680e3abb58b99636b3}{}\label{group___peripheral___registers___bits___definition_ga86496faba77364680e3abb58b99636b3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+10}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+10\hypertarget{group___peripheral___registers___bits___definition_ga38f82a10903250be4e628771b0276761}{}\label{group___peripheral___registers___bits___definition_ga38f82a10903250be4e628771b0276761}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+11}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+11\hypertarget{group___peripheral___registers___bits___definition_ga4b3d81079aa482c4670efbe56da9c827}{}\label{group___peripheral___registers___bits___definition_ga4b3d81079aa482c4670efbe56da9c827}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+12}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+12\hypertarget{group___peripheral___registers___bits___definition_gaf53e6338143d8457b3db5c6846349910}{}\label{group___peripheral___registers___bits___definition_gaf53e6338143d8457b3db5c6846349910}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+13}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+13\hypertarget{group___peripheral___registers___bits___definition_ga5afdc7a368dcf575096f85deaea5ef01}{}\label{group___peripheral___registers___bits___definition_ga5afdc7a368dcf575096f85deaea5ef01}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+14}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+14\hypertarget{group___peripheral___registers___bits___definition_ga2ecbcd9d656d45bb5de5da1506ed1234}{}\label{group___peripheral___registers___bits___definition_ga2ecbcd9d656d45bb5de5da1506ed1234}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+15}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+15\hypertarget{group___peripheral___registers___bits___definition_ga63220a77d16ca7e1475c67cfdf1ad8fd}{}\label{group___peripheral___registers___bits___definition_ga63220a77d16ca7e1475c67cfdf1ad8fd}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{}\label{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{}\label{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{}\label{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{}\label{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{}\label{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+5}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{}\label{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+6}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{}\label{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+7}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{}\label{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+8}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{}\label{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+9}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{}\label{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+10}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{}\label{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+11}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{}\label{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+12}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{}\label{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+13}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{}\label{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+14}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{}\label{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+15}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{}\label{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+0}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+0\hypertarget{group___peripheral___registers___bits___definition_ga29dbb08cef82cec8fac9a0044f80d31b}{}\label{group___peripheral___registers___bits___definition_ga29dbb08cef82cec8fac9a0044f80d31b}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+1}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+1\hypertarget{group___peripheral___registers___bits___definition_ga94b10e532cafe20fe2c2e7afa91150b3}{}\label{group___peripheral___registers___bits___definition_ga94b10e532cafe20fe2c2e7afa91150b3}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+2}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+2\hypertarget{group___peripheral___registers___bits___definition_gae0d55284e587dfd6357e124fc8ab4014}{}\label{group___peripheral___registers___bits___definition_gae0d55284e587dfd6357e124fc8ab4014}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+3}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+3\hypertarget{group___peripheral___registers___bits___definition_ga00f7272497c2d79c2651812c716f5f00}{}\label{group___peripheral___registers___bits___definition_ga00f7272497c2d79c2651812c716f5f00}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+4}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+4\hypertarget{group___peripheral___registers___bits___definition_ga4d1b9031a6c8ae6e1c1b7f8affb5689e}{}\label{group___peripheral___registers___bits___definition_ga4d1b9031a6c8ae6e1c1b7f8affb5689e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+5}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+5\hypertarget{group___peripheral___registers___bits___definition_ga8cd860ae29854fe80c9e410e7e6cc957}{}\label{group___peripheral___registers___bits___definition_ga8cd860ae29854fe80c9e410e7e6cc957}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+6}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+6\hypertarget{group___peripheral___registers___bits___definition_ga75b2cd9cf5cae35759f2b38cc0020a06}{}\label{group___peripheral___registers___bits___definition_ga75b2cd9cf5cae35759f2b38cc0020a06}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+7}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+7\hypertarget{group___peripheral___registers___bits___definition_ga3a6427032856cd00e7a0b87279cf8e85}{}\label{group___peripheral___registers___bits___definition_ga3a6427032856cd00e7a0b87279cf8e85}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+8}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+8\hypertarget{group___peripheral___registers___bits___definition_ga3f30b73464b5d452c0217349b5294fe2}{}\label{group___peripheral___registers___bits___definition_ga3f30b73464b5d452c0217349b5294fe2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+9}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+9\hypertarget{group___peripheral___registers___bits___definition_ga20b3f0dd86d1dd8edbe20c09412e2297}{}\label{group___peripheral___registers___bits___definition_ga20b3f0dd86d1dd8edbe20c09412e2297}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+10}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+10\hypertarget{group___peripheral___registers___bits___definition_gaf471b28dec1fdf0916e7beaa87d902a4}{}\label{group___peripheral___registers___bits___definition_gaf471b28dec1fdf0916e7beaa87d902a4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+11}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+11\hypertarget{group___peripheral___registers___bits___definition_ga3ac73a7dd714babf1ab5894b4460dacc}{}\label{group___peripheral___registers___bits___definition_ga3ac73a7dd714babf1ab5894b4460dacc}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+12}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+12\hypertarget{group___peripheral___registers___bits___definition_gaabcfc202ec3ee578aee32375a092a23d}{}\label{group___peripheral___registers___bits___definition_gaabcfc202ec3ee578aee32375a092a23d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+13}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+13\hypertarget{group___peripheral___registers___bits___definition_gad4f9a8a4dcf381e58a0ab84c3744d063}{}\label{group___peripheral___registers___bits___definition_gad4f9a8a4dcf381e58a0ab84c3744d063}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+14}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+14\hypertarget{group___peripheral___registers___bits___definition_ga38b35b661a670ae2afd11258398b7fb1}{}\label{group___peripheral___registers___bits___definition_ga38b35b661a670ae2afd11258398b7fb1}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+15}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+15\hypertarget{group___peripheral___registers___bits___definition_ga267734cd2559e9cbf5c4041720e16d1e}{}\label{group___peripheral___registers___bits___definition_ga267734cd2559e9cbf5c4041720e16d1e}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}{}\label{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}{}\label{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}{}\label{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}{}\label{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}{}\label{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+5}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}{}\label{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+6}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}{}\label{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+7}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}{}\label{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+8}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}{}\label{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+9}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}{}\label{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+10}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}{}\label{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+11}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}{}\label{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+12}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}{}\label{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+13}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}{}\label{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+14}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}{}\label{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+15}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}{}\label{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}{}\label{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}{}\label{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}{}\label{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}{}\label{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+4}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}{}\label{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+5}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}{}\label{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+6}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}{}\label{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+7}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}{}\label{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+8}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}{}\label{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+9}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}{}\label{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+10}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}{}\label{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+11}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}{}\label{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+12}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}{}\label{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+13}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}{}\label{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+14}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}{}\label{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+15}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}{}\label{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+I\+N\+IT}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gad7d828c238e95cab83f262fac028ec4e}{}\label{group___peripheral___registers___bits___definition_gad7d828c238e95cab83f262fac028ec4e}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+M\+AE}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gacffa826f34e3997c3288ed568b391cb1}{}\label{group___peripheral___registers___bits___definition_gacffa826f34e3997c3288ed568b391cb1}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+PE}~((uint32\+\_\+t)0x00000030)\hypertarget{group___peripheral___registers___bits___definition_ga5ad8c319a2f6bc2c050f18b370c495ee}{}\label{group___peripheral___registers___bits___definition_ga5ad8c319a2f6bc2c050f18b370c495ee}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gabaadf76762e211dc840e3bac1204a59a}{}\label{group___peripheral___registers___bits___definition_gabaadf76762e211dc840e3bac1204a59a}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga6b5f8d43cd72da03998d6557647bee9c}{}\label{group___peripheral___registers___bits___definition_ga6b5f8d43cd72da03998d6557647bee9c}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+M\+O\+DE}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga8fe7196086d41218655e176591247a48}{}\label{group___peripheral___registers___bits___definition_ga8fe7196086d41218655e176591247a48}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+A\+L\+GO}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga1790e5b64fce305c27c6bf50cdbd5fe9}{}\label{group___peripheral___registers___bits___definition_ga1790e5b64fce305c27c6bf50cdbd5fe9}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+BW}~((uint32\+\_\+t)0x00000\+F00)\hypertarget{group___peripheral___registers___bits___definition_gaa21688b9c592b70eabe9ed4b6eeeac12}{}\label{group___peripheral___registers___bits___definition_gaa21688b9c592b70eabe9ed4b6eeeac12}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gab132d9ddeca0aacfd27ba5ea3b19cdc9}{}\label{group___peripheral___registers___bits___definition_gab132d9ddeca0aacfd27ba5ea3b19cdc9}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gaee622ae1377f07d2419c360ae12ac563}{}\label{group___peripheral___registers___bits___definition_gaee622ae1377f07d2419c360ae12ac563}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gac78ee752761beff6aba7294e5576c6a2}{}\label{group___peripheral___registers___bits___definition_gac78ee752761beff6aba7294e5576c6a2}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gad07fc5ec331992aec05c4b064400f250}{}\label{group___peripheral___registers___bits___definition_gad07fc5ec331992aec05c4b064400f250}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+I\+N\+NE}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga0f5948a6978b477adba2964e542775c9}{}\label{group___peripheral___registers___bits___definition_ga0f5948a6978b477adba2964e542775c9}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+L\+K\+EY}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga476515115229baeb8ae7aa9996195e44}{}\label{group___peripheral___registers___bits___definition_ga476515115229baeb8ae7aa9996195e44}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+BW}~((uint32\+\_\+t)0x0000001\+F)\hypertarget{group___peripheral___registers___bits___definition_ga7bf9d52ad29a5e3a891f533c04be625f}{}\label{group___peripheral___registers___bits___definition_ga7bf9d52ad29a5e3a891f533c04be625f}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga5f5859fc7b0b2186423484cf79ff9c76}{}\label{group___peripheral___registers___bits___definition_ga5f5859fc7b0b2186423484cf79ff9c76}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga5bcd7ffbaa01da2e88a180c32bd4ddcb}{}\label{group___peripheral___registers___bits___definition_ga5bcd7ffbaa01da2e88a180c32bd4ddcb}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga3442ec5aab7509a4e544b3067e7bf749}{}\label{group___peripheral___registers___bits___definition_ga3442ec5aab7509a4e544b3067e7bf749}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga038eee3a0a72e82555c0ed3eae038804}{}\label{group___peripheral___registers___bits___definition_ga038eee3a0a72e82555c0ed3eae038804}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga0a131f1d3567bebcc782f38f5879f5eb}{}\label{group___peripheral___registers___bits___definition_ga0a131f1d3567bebcc782f38f5879f5eb}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+D\+C\+AL}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga0728426e6f0324be8633a6b5a72ec185}{}\label{group___peripheral___registers___bits___definition_ga0728426e6f0324be8633a6b5a72ec185}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+I\+M\+R\+\_\+\+D\+I\+N\+IM}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga74b5495f1d0908e950ef88b8809f5762}{}\label{group___peripheral___registers___bits___definition_ga74b5495f1d0908e950ef88b8809f5762}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+I\+M\+R\+\_\+\+D\+C\+IM}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga2b459bd9c09494f9a5c343b4e0d0476e}{}\label{group___peripheral___registers___bits___definition_ga2b459bd9c09494f9a5c343b4e0d0476e}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+D\+I\+N\+IS}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga8ea8072b709747ddb1a39818cb125d68}{}\label{group___peripheral___registers___bits___definition_ga8ea8072b709747ddb1a39818cb125d68}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+D\+C\+IS}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gab6784f29dbc4cc499725213509d3c453}{}\label{group___peripheral___registers___bits___definition_gab6784f29dbc4cc499725213509d3c453}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+D\+M\+AS}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaf9273a6086423312265eebb04d9c33f6}{}\label{group___peripheral___registers___bits___definition_gaf9273a6086423312265eebb04d9c33f6}

\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+B\+U\+SY}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga593ce96817f5a30039f32960fb82488d}{}\label{group___peripheral___registers___bits___definition_ga593ce96817f5a30039f32960fb82488d}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ}~((uint16\+\_\+t)0x003\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7}~((uint16\+\_\+t)0x00\+F\+E)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2}~((uint8\+\_\+t)0x\+F\+E)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+D\+R\+\_\+\+DR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+S\+R1\+\_\+\+SB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+S\+R1\+\_\+\+AF}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC}~((uint16\+\_\+t)0x\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE}~((uint8\+\_\+t)0x3\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR}~((uint8\+\_\+t)0x07)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5}~((uint16\+\_\+t)0x00\+A0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+M\+O\+DE}~\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS}\hypertarget{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}{}\label{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+R\+E\+G\+R\+DY}~\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}\hypertarget{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}{}\label{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+ON}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{}\label{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+R\+DY}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{}\label{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+IM}~((uint32\+\_\+t)0x000000\+F8)\hypertarget{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{}\label{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+AL}~((uint32\+\_\+t)0x0000\+F\+F00)\hypertarget{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{}\label{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+ON}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{}\label{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+R\+DY}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{}\label{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+B\+YP}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{}\label{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+C\+S\+S\+ON}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{}\label{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+ON}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{}\label{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+R\+DY}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{}\label{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+ON}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{}\label{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+DY}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{}\label{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LM}~((uint32\+\_\+t)0x0000003\+F)\hypertarget{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{}\label{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{}\label{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{}\label{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{}\label{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{}\label{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{}\label{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+5}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{}\label{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LN}~((uint32\+\_\+t)0x00007\+F\+C0)\hypertarget{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{}\label{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+0}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{}\label{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{}\label{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+2}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{}\label{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+3}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{}\label{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+4}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{}\label{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+5}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{}\label{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+6}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{}\label{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+7}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{}\label{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+8}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{}\label{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LP}~((uint32\+\_\+t)0x00030000)\hypertarget{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{}\label{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+P\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{}\label{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+P\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{}\label{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{}\label{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{}\label{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)\hypertarget{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{}\label{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LQ}~((uint32\+\_\+t)0x0\+F000000)\hypertarget{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{}\label{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{}\label{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{}\label{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+2}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{}\label{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+3}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{}\label{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW}~((uint32\+\_\+t)0x00000003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000090)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00001400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00001800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+RE}~((uint32\+\_\+t)0x001\+F0000)\hypertarget{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{}\label{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{}\label{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{}\label{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{}\label{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{}\label{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1}~((uint32\+\_\+t)0x00600000)\hypertarget{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{}\label{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+0}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{}\label{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+1}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{}\label{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+RC}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{}\label{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE}~((uint32\+\_\+t)0x07000000)\hypertarget{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{}\label{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{}\label{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{}\label{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{}\label{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+RE}~((uint32\+\_\+t)0x38000000)\hypertarget{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{}\label{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{}\label{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{}\label{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{}\label{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2}~((uint32\+\_\+t)0x\+C0000000)\hypertarget{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{}\label{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+0}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{}\label{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+1}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{}\label{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+I\+R\+D\+YF}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{}\label{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+E\+R\+D\+YF}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{}\label{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+I\+R\+D\+YF}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{}\label{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+E\+R\+D\+YF}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{}\label{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+R\+D\+YF}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{}\label{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+D\+YF}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}{}\label{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+C\+S\+SF}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{}\label{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+I\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{}\label{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+E\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{}\label{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+I\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{}\label{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+E\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{}\label{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{}\label{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{}\label{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+I\+R\+D\+YC}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{}\label{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+E\+R\+D\+YC}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{}\label{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+I\+R\+D\+YC}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{}\label{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+E\+R\+D\+YC}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{}\label{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+R\+D\+YC}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{}\label{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+D\+YC}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}{}\label{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+C\+S\+SC}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{}\label{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+A\+R\+ST}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{}\label{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+B\+R\+ST}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{}\label{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+C\+R\+ST}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{}\label{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+D\+R\+ST}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337}{}\label{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+E\+R\+ST}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184}{}\label{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+F\+R\+ST}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gab00b21dc4408295d374a4970ea5ae751}{}\label{group___peripheral___registers___bits___definition_gab00b21dc4408295d374a4970ea5ae751}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+G\+R\+ST}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga50322b0db25b2204aa114c4c29847051}{}\label{group___peripheral___registers___bits___definition_ga50322b0db25b2204aa114c4c29847051}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+H\+R\+ST}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{}\label{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+I\+R\+ST}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gab5180658a02a87b501ab3f250593905b}{}\label{group___peripheral___registers___bits___definition_gab5180658a02a87b501ab3f250593905b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+C\+R\+C\+R\+ST}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}{}\label{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+D\+M\+A1\+R\+ST}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{}\label{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+D\+M\+A2\+R\+ST}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{}\label{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+E\+T\+H\+M\+A\+C\+R\+ST}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga1e1dca7f08a971d2c3bf39a928c49586}{}\label{group___peripheral___registers___bits___definition_ga1e1dca7f08a971d2c3bf39a928c49586}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+O\+T\+G\+H\+R\+ST}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga236682929d2641e851f175ab3aa1f520}{}\label{group___peripheral___registers___bits___definition_ga236682929d2641e851f175ab3aa1f520}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+D\+C\+M\+I\+R\+ST}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gae909f90338c129e116b7d49bebfb31c5}{}\label{group___peripheral___registers___bits___definition_gae909f90338c129e116b7d49bebfb31c5}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+C\+R\+Y\+P\+R\+ST}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga0d6e7104329464a06beff679cc6988f8}{}\label{group___peripheral___registers___bits___definition_ga0d6e7104329464a06beff679cc6988f8}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+H\+S\+A\+H\+R\+ST}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga002b712908eb99e0292afe35687773e1}{}\label{group___peripheral___registers___bits___definition_ga002b712908eb99e0292afe35687773e1}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+R\+N\+G\+R\+ST}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gace46c6461c8b4ddd78510bc2c529c91b}{}\label{group___peripheral___registers___bits___definition_gace46c6461c8b4ddd78510bc2c529c91b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+O\+T\+G\+F\+S\+R\+ST}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a}{}\label{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B3\+R\+S\+T\+R\+\_\+\+F\+S\+M\+C\+R\+ST}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga915aa42b819649f5ee7abdf5319d6bb8}{}\label{group___peripheral___registers___bits___definition_ga915aa42b819649f5ee7abdf5319d6bb8}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M2\+R\+ST}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{}\label{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M3\+R\+ST}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{}\label{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M4\+R\+ST}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{}\label{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M5\+R\+ST}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{}\label{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M6\+R\+ST}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}{}\label{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M7\+R\+ST}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga40b1d355ee76ad9a044ad37f1629e760}{}\label{group___peripheral___registers___bits___definition_ga40b1d355ee76ad9a044ad37f1629e760}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M12\+R\+ST}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga067deb756dd4100c901c6b25229678e4}{}\label{group___peripheral___registers___bits___definition_ga067deb756dd4100c901c6b25229678e4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M13\+R\+ST}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gad59f66b35bdc0953428eb8c345397a7f}{}\label{group___peripheral___registers___bits___definition_gad59f66b35bdc0953428eb8c345397a7f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M14\+R\+ST}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga773e6d5b419eb2d4b6291c862e04b002}{}\label{group___peripheral___registers___bits___definition_ga773e6d5b419eb2d4b6291c862e04b002}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+W\+W\+D\+G\+EN}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga9765b3c8c01b329a7acf6a9232970cf4}{}\label{group___peripheral___registers___bits___definition_ga9765b3c8c01b329a7acf6a9232970cf4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+I2\+R\+ST}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{}\label{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+I3\+R\+ST}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}{}\label{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T2\+R\+ST}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{}\label{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T3\+R\+ST}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{}\label{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T4\+R\+ST}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga0802e99fa9eb9388393af3135ca2cb2b}{}\label{group___peripheral___registers___bits___definition_ga0802e99fa9eb9388393af3135ca2cb2b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T5\+R\+ST}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga5e4d54359192c58725e5ece2b539f8ee}{}\label{group___peripheral___registers___bits___definition_ga5e4d54359192c58725e5ece2b539f8ee}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C1\+R\+ST}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{}\label{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C2\+R\+ST}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{}\label{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C3\+R\+ST}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}{}\label{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N1\+R\+ST}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242}{}\label{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N2\+R\+ST}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga86b5d7042e23d54c7ecfcef2fbedad6e}{}\label{group___peripheral___registers___bits___definition_ga86b5d7042e23d54c7ecfcef2fbedad6e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+P\+W\+R\+R\+ST}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{}\label{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+D\+A\+C\+R\+ST}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}{}\label{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M1\+R\+ST}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{}\label{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M8\+R\+ST}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaa129b34dbaf6c5301f751410ab4668ca}{}\label{group___peripheral___registers___bits___definition_gaa129b34dbaf6c5301f751410ab4668ca}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T1\+R\+ST}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{}\label{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T6\+R\+ST}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}{}\label{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+A\+D\+C\+R\+ST}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}{}\label{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+D\+I\+O\+R\+ST}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga754451a96f4c4faf63a29ca1a132c64d}{}\label{group___peripheral___registers___bits___definition_ga754451a96f4c4faf63a29ca1a132c64d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I1\+R\+ST}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{}\label{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+R\+ST}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{}\label{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M9\+R\+ST}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}{}\label{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M10\+R\+ST}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42}{}\label{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M11\+R\+ST}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}{}\label{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I1}~R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I1\+R\+ST\hypertarget{group___peripheral___registers___bits___definition_ga38f676c6c842fc9471d51a50584fbe91}{}\label{group___peripheral___registers___bits___definition_ga38f676c6c842fc9471d51a50584fbe91}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{}\label{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{}\label{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{}\label{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+EN}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{}\label{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{}\label{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{}\label{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+EN}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{}\label{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+EN}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{}\label{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+I\+EN}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{}\label{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}{}\label{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+EN}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{}\label{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+EN}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga29bbdcc191708a9e6a46ef197a3b2c65}{}\label{group___peripheral___registers___bits___definition_ga29bbdcc191708a9e6a46ef197a3b2c65}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{}\label{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A2\+EN}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{}\label{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+EN}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga507020c3c3945dfbf3d628ffa42afdba}{}\label{group___peripheral___registers___bits___definition_ga507020c3c3945dfbf3d628ffa42afdba}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+T\+X\+EN}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga001f617c29d950ee1aa91773331ae6f6}{}\label{group___peripheral___registers___bits___definition_ga001f617c29d950ee1aa91773331ae6f6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+R\+X\+EN}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga8933482a90a769d0cdd332b170132b77}{}\label{group___peripheral___registers___bits___definition_ga8933482a90a769d0cdd332b170132b77}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+P\+T\+P\+EN}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga2bf11a8d105bc59e4f509d91cbf05e0e}{}\label{group___peripheral___registers___bits___definition_ga2bf11a8d105bc59e4f509d91cbf05e0e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+EN}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{}\label{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+EN}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{}\label{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+D\+C\+M\+I\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gafe6b7edde44307072327fcae3c15c8d0}{}\label{group___peripheral___registers___bits___definition_gafe6b7edde44307072327fcae3c15c8d0}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+C\+R\+Y\+P\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga82cbf1146f6135045d8c22db44ff2c12}{}\label{group___peripheral___registers___bits___definition_ga82cbf1146f6135045d8c22db44ff2c12}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+H\+A\+S\+H\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga67062297a8451ac49f18b44c974b4492}{}\label{group___peripheral___registers___bits___definition_ga67062297a8451ac49f18b44c974b4492}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+R\+N\+G\+EN}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{}\label{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+EN}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{}\label{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+F\+S\+M\+C\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga30d723abc39a230a71760dff91bb6d7b}{}\label{group___peripheral___registers___bits___definition_ga30d723abc39a230a71760dff91bb6d7b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M2\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{}\label{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M3\+EN}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{}\label{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M4\+EN}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{}\label{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M5\+EN}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{}\label{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M6\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{}\label{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M7\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{}\label{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M12\+EN}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{}\label{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M13\+EN}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{}\label{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M14\+EN}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{}\label{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{}\label{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I2\+EN}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{}\label{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I3\+EN}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{}\label{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+EN}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{}\label{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+EN}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{}\label{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+EN}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{}\label{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+EN}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{}\label{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{}\label{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C2\+EN}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{}\label{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C3\+EN}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{}\label{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+A\+N1\+EN}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{}\label{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+A\+N2\+EN}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gae64f792b7a3401cff4d95e31d3867422}{}\label{group___peripheral___registers___bits___definition_gae64f792b7a3401cff4d95e31d3867422}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{}\label{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+D\+A\+C\+EN}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{}\label{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{}\label{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M8\+EN}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{}\label{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{}\label{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{}\label{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{}\label{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C2\+EN}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{}\label{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C3\+EN}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{}\label{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+D\+I\+O\+EN}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gabf714bbe5b378910693dbfe824b70de8}{}\label{group___peripheral___registers___bits___definition_gabf714bbe5b378910693dbfe824b70de8}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{}\label{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{}\label{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{}\label{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M10\+EN}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{}\label{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{}\label{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{}\label{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+L\+P\+EN}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{}\label{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+L\+P\+EN}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{}\label{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+L\+P\+EN}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{}\label{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{}\label{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{}\label{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{}\label{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+L\+P\+EN}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{}\label{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+I\+L\+P\+EN}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{}\label{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}{}\label{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{}\label{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M1\+L\+P\+EN}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{}\label{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M2\+L\+P\+EN}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{}\label{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+L\+P\+EN}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{}\label{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A1\+L\+P\+EN}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{}\label{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A2\+L\+P\+EN}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{}\label{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+L\+P\+EN}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga421fd0aec3671e054ef18cd290bc164e}{}\label{group___peripheral___registers___bits___definition_ga421fd0aec3671e054ef18cd290bc164e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+T\+X\+L\+P\+EN}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga09935984b92821f18c3e00f7e4fbeb62}{}\label{group___peripheral___registers___bits___definition_ga09935984b92821f18c3e00f7e4fbeb62}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+R\+X\+L\+P\+EN}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga28dc3cec4693215c0db36dcfd8a55ee8}{}\label{group___peripheral___registers___bits___definition_ga28dc3cec4693215c0db36dcfd8a55ee8}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+P\+T\+P\+L\+P\+EN}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_gaa04c4dfda05aebb5efe66518a28e29de}{}\label{group___peripheral___registers___bits___definition_gaa04c4dfda05aebb5efe66518a28e29de}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+L\+P\+EN}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{}\label{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+L\+P\+EN}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{}\label{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+D\+C\+M\+I\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga51ec4f41dcfdedeedef75a64ec65863a}{}\label{group___peripheral___registers___bits___definition_ga51ec4f41dcfdedeedef75a64ec65863a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+C\+R\+Y\+P\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga36a5b2e07710be6b18bcf11b817a396d}{}\label{group___peripheral___registers___bits___definition_ga36a5b2e07710be6b18bcf11b817a396d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+H\+A\+S\+H\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gae7959241184aefcd08cf78763b38a113}{}\label{group___peripheral___registers___bits___definition_gae7959241184aefcd08cf78763b38a113}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{}\label{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+L\+P\+EN}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{}\label{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+S\+M\+C\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gabf56147909fa8e7f8629c7fd7349ecb3}{}\label{group___peripheral___registers___bits___definition_gabf56147909fa8e7f8629c7fd7349ecb3}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{}\label{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M3\+L\+P\+EN}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{}\label{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M4\+L\+P\+EN}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{}\label{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M5\+L\+P\+EN}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{}\label{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M6\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{}\label{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M7\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{}\label{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M12\+L\+P\+EN}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{}\label{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M13\+L\+P\+EN}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{}\label{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M14\+L\+P\+EN}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{}\label{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{}\label{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I2\+L\+P\+EN}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{}\label{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I3\+L\+P\+EN}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{}\label{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+L\+P\+EN}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{}\label{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+L\+P\+EN}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{}\label{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+L\+P\+EN}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{}\label{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+L\+P\+EN}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{}\label{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C1\+L\+P\+EN}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{}\label{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C2\+L\+P\+EN}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{}\label{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C3\+L\+P\+EN}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{}\label{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N1\+L\+P\+EN}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{}\label{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N2\+L\+P\+EN}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga167ad9fc43674d6993a9550ac3b6e70f}{}\label{group___peripheral___registers___bits___definition_ga167ad9fc43674d6993a9550ac3b6e70f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{}\label{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+A\+C\+L\+P\+EN}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{}\label{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{}\label{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M8\+L\+P\+EN}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{}\label{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{}\label{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{}\label{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C1\+L\+P\+EN}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{}\label{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C2\+P\+EN}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gac216d0b83590cd7db06aa3dd9118a9bf}{}\label{group___peripheral___registers___bits___definition_gac216d0b83590cd7db06aa3dd9118a9bf}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C3\+L\+P\+EN}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{}\label{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+D\+I\+O\+L\+P\+EN}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga7a740fdf8313fbdd00dd97eb73afc4dc}{}\label{group___peripheral___registers___bits___definition_ga7a740fdf8313fbdd00dd97eb73afc4dc}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I1\+L\+P\+EN}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{}\label{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{}\label{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M9\+L\+P\+EN}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{}\label{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M10\+L\+P\+EN}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{}\label{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M11\+L\+P\+EN}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{}\label{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+ON}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{}\label{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+R\+DY}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{}\label{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+B\+YP}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{}\label{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL}~((uint32\+\_\+t)0x00000300)\hypertarget{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{}\label{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{}\label{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{}\label{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+EN}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{}\label{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+ST}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{}\label{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+S\+I\+ON}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{}\label{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+S\+I\+R\+DY}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{}\label{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+R\+M\+VF}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{}\label{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+B\+O\+R\+R\+S\+TF}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{}\label{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+P\+A\+D\+R\+S\+TF}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}{}\label{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+P\+O\+R\+R\+S\+TF}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{}\label{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+S\+F\+T\+R\+S\+TF}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{}\label{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+W\+D\+G\+R\+S\+TF}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}{}\label{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+W\+W\+D\+G\+R\+S\+TF}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{}\label{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+P\+W\+R\+R\+S\+TF}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{}\label{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+M\+O\+D\+P\+ER}~((uint32\+\_\+t)0x00001\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{}\label{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+I\+N\+C\+S\+T\+EP}~((uint32\+\_\+t)0x0\+F\+F\+F\+E000)\hypertarget{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{}\label{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+S\+P\+R\+E\+A\+D\+S\+EL}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{}\label{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+S\+S\+C\+G\+EN}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{}\label{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+L\+L\+I2\+SN}~((uint32\+\_\+t)0x00007\+F\+C0)\hypertarget{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{}\label{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+L\+L\+I2\+SR}~((uint32\+\_\+t)0x70000000)\hypertarget{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{}\label{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}

\item 
\#define {\bfseries R\+N\+G\+\_\+\+C\+R\+\_\+\+R\+N\+G\+EN}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga6ee81827bb1d78e84e78a74449c8d56a}{}\label{group___peripheral___registers___bits___definition_ga6ee81827bb1d78e84e78a74449c8d56a}

\item 
\#define {\bfseries R\+N\+G\+\_\+\+C\+R\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga27424b682bcee7fff22f92a2dbcea57a}{}\label{group___peripheral___registers___bits___definition_ga27424b682bcee7fff22f92a2dbcea57a}

\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+D\+R\+DY}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga54434ed74bdb00fd0f13422d3e85a2fc}{}\label{group___peripheral___registers___bits___definition_ga54434ed74bdb00fd0f13422d3e85a2fc}

\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+C\+E\+CS}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga4bb49d327474c3c61877bb20290f51d0}{}\label{group___peripheral___registers___bits___definition_ga4bb49d327474c3c61877bb20290f51d0}

\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+S\+E\+CS}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga5562bc13afe295893dc3997a4917fee2}{}\label{group___peripheral___registers___bits___definition_ga5562bc13afe295893dc3997a4917fee2}

\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+C\+E\+IS}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}{}\label{group___peripheral___registers___bits___definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}

\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+S\+E\+IS}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gaa6b0e11930f20484f0d0aca79959d9b2}{}\label{group___peripheral___registers___bits___definition_gaa6b0e11930f20484f0d0aca79959d9b2}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{}\label{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)\hypertarget{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{}\label{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{}\label{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{}\label{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)\hypertarget{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{}\label{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{}\label{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{}\label{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{}\label{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{}\label{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)\hypertarget{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{}\label{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{}\label{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{}\label{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{}\label{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)\hypertarget{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{}\label{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{}\label{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{}\label{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{}\label{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{}\label{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)\hypertarget{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{}\label{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{}\label{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{}\label{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{}\label{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)\hypertarget{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{}\label{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{}\label{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{}\label{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{}\label{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{}\label{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+YT}~((uint32\+\_\+t)0x00\+F00000)\hypertarget{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{}\label{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{}\label{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{}\label{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+2}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{}\label{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+3}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{}\label{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+YU}~((uint32\+\_\+t)0x000\+F0000)\hypertarget{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{}\label{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{}\label{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{}\label{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{}\label{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{}\label{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+DU}~((uint32\+\_\+t)0x0000\+E000)\hypertarget{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{}\label{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{}\label{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{}\label{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{}\label{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{}\label{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)\hypertarget{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{}\label{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{}\label{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{}\label{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{}\label{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{}\label{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)\hypertarget{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{}\label{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{}\label{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{}\label{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0000000\+F)\hypertarget{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{}\label{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{}\label{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{}\label{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{}\label{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{}\label{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+OE}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{}\label{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+EL}~((uint32\+\_\+t)0x00600000)\hypertarget{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{}\label{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{}\label{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{}\label{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+P\+OL}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{}\label{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+O\+S\+EL}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{}\label{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+B\+CK}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}{}\label{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+B1H}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{}\label{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+D\+D1H}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{}\label{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+T\+S\+IE}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{}\label{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+T\+IE}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{}\label{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+B\+IE}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{}\label{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+A\+IE}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{}\label{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+T\+SE}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{}\label{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+TE}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{}\label{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+BE}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}{}\label{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+AE}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{}\label{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+D\+CE}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}{}\label{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+F\+MT}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{}\label{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+B\+Y\+P\+S\+H\+AD}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{}\label{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+R\+E\+F\+C\+K\+ON}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{}\label{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+D\+GE}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{}\label{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+EL}~((uint32\+\_\+t)0x00000007)\hypertarget{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{}\label{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{}\label{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{}\label{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{}\label{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+R\+E\+C\+A\+L\+PF}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}{}\label{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+T\+A\+M\+P1F}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}{}\label{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+T\+S\+O\+VF}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}{}\label{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+T\+SF}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}{}\label{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+W\+U\+TF}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}{}\label{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+BF}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}{}\label{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+AF}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}{}\label{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+I\+N\+IT}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}{}\label{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+I\+N\+I\+TF}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}{}\label{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+R\+SF}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}{}\label{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+I\+N\+I\+TS}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}{}\label{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+S\+H\+PF}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}{}\label{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+W\+U\+T\+WF}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}{}\label{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+B\+WF}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}{}\label{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+A\+WF}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}{}\label{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+P\+R\+E\+R\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+A}~((uint32\+\_\+t)0x007\+F0000)\hypertarget{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{}\label{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+P\+R\+E\+R\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+S}~((uint32\+\_\+t)0x00001\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{}\label{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+W\+U\+T\+R\+\_\+\+W\+UT}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{}\label{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+I\+B\+R\+\_\+\+D\+CS}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}{}\label{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+I\+B\+R\+\_\+\+DC}~((uint32\+\_\+t)0x0000001\+F)\hypertarget{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}{}\label{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K4}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{}\label{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+W\+D\+S\+EL}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{}\label{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)\hypertarget{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{}\label{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{}\label{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{}\label{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)\hypertarget{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{}\label{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{}\label{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{}\label{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{}\label{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{}\label{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K3}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{}\label{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{}\label{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)\hypertarget{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{}\label{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{}\label{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{}\label{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)\hypertarget{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{}\label{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{}\label{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{}\label{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{}\label{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{}\label{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K2}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{}\label{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)\hypertarget{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{}\label{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{}\label{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{}\label{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{}\label{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)\hypertarget{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{}\label{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{}\label{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{}\label{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{}\label{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{}\label{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{}\label{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)\hypertarget{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{}\label{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{}\label{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{}\label{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{}\label{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)\hypertarget{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{}\label{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{}\label{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{}\label{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{}\label{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{}\label{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K4}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}{}\label{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+W\+D\+S\+EL}~((uint32\+\_\+t)0x40000000)\hypertarget{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}{}\label{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)\hypertarget{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{}\label{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x10000000)\hypertarget{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{}\label{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x20000000)\hypertarget{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{}\label{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)\hypertarget{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}{}\label{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{}\label{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{}\label{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{}\label{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{}\label{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K3}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}{}\label{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}{}\label{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)\hypertarget{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}{}\label{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{}\label{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{}\label{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)\hypertarget{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{}\label{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{}\label{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{}\label{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{}\label{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{}\label{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K2}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}{}\label{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)\hypertarget{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}{}\label{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{}\label{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{}\label{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{}\label{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)\hypertarget{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{}\label{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{}\label{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{}\label{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{}\label{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{}\label{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K1}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}{}\label{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)\hypertarget{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}{}\label{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{}\label{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{}\label{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{}\label{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)\hypertarget{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{}\label{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{}\label{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{}\label{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{}\label{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{}\label{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+W\+P\+R\+\_\+\+K\+EY}~((uint32\+\_\+t)0x000000\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{}\label{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{}\label{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+S\+H\+I\+F\+T\+R\+\_\+\+S\+U\+B\+FS}~((uint32\+\_\+t)0x00007\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{}\label{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+S\+H\+I\+F\+T\+R\+\_\+\+A\+D\+D1S}~((uint32\+\_\+t)0x80000000)\hypertarget{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{}\label{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{}\label{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)\hypertarget{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{}\label{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)\hypertarget{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{}\label{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{}\label{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)\hypertarget{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{}\label{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{}\label{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{}\label{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{}\label{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)\hypertarget{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{}\label{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)\hypertarget{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{}\label{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{}\label{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{}\label{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{}\label{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)\hypertarget{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{}\label{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{}\label{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{}\label{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{}\label{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{}\label{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)\hypertarget{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{}\label{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{}\label{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{}\label{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{}\label{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)\hypertarget{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{}\label{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{}\label{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{}\label{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{}\label{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{}\label{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+DU}~((uint32\+\_\+t)0x0000\+E000)\hypertarget{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{}\label{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{}\label{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{}\label{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{}\label{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{}\label{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)\hypertarget{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{}\label{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{}\label{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{}\label{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{}\label{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{}\label{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)\hypertarget{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{}\label{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{}\label{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{}\label{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0000000\+F)\hypertarget{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{}\label{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{}\label{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{}\label{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{}\label{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{}\label{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{}\label{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+LP}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{}\label{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+W8}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{}\label{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+W16}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{}\label{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+LM}~((uint32\+\_\+t)0x000001\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{}\label{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{}\label{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{}\label{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+2}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{}\label{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+3}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{}\label{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+4}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{}\label{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+5}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{}\label{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+6}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{}\label{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+7}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{}\label{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+8}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{}\label{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+A\+L\+A\+R\+M\+O\+U\+T\+T\+Y\+PE}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}{}\label{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+S\+I\+N\+S\+EL}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}{}\label{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+I\+N\+S\+EL}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}{}\label{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+U\+D\+IS}~((uint32\+\_\+t)0x00008000)\hypertarget{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}{}\label{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+R\+CH}~((uint32\+\_\+t)0x00006000)\hypertarget{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}{}\label{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+R\+C\+H\+\_\+0}~((uint32\+\_\+t)0x00002000)\hypertarget{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{}\label{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+R\+C\+H\+\_\+1}~((uint32\+\_\+t)0x00004000)\hypertarget{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{}\label{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+LT}~((uint32\+\_\+t)0x00001800)\hypertarget{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}{}\label{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+L\+T\+\_\+0}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{}\label{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+L\+T\+\_\+1}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{}\label{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+EQ}~((uint32\+\_\+t)0x00000700)\hypertarget{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}{}\label{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+E\+Q\+\_\+0}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{}\label{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+E\+Q\+\_\+1}~((uint32\+\_\+t)0x00000200)\hypertarget{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{}\label{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+E\+Q\+\_\+2}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{}\label{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+TS}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}{}\label{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+IE}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}{}\label{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P1\+T\+RG}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}{}\label{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P1E}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}{}\label{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+SS}~((uint32\+\_\+t)0x0\+F000000)\hypertarget{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{}\label{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{}\label{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{}\label{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+2}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{}\label{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+3}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{}\label{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{}\label{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+SS}~((uint32\+\_\+t)0x0\+F000000)\hypertarget{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}{}\label{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+0}~((uint32\+\_\+t)0x01000000)\hypertarget{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{}\label{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+1}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{}\label{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+2}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{}\label{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+3}~((uint32\+\_\+t)0x08000000)\hypertarget{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{}\label{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}{}\label{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P0R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}{}\label{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P1R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}{}\label{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P2R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}{}\label{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P3R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}{}\label{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P4R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}{}\label{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P5R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}{}\label{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P6R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}{}\label{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P7R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}{}\label{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P8R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}{}\label{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P9R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}{}\label{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P10R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}{}\label{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P11R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}{}\label{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P12R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}{}\label{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P13R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}{}\label{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P14R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}{}\label{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P15R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}{}\label{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P16R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}{}\label{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P17R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}{}\label{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P18R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}{}\label{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}

\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P19R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}{}\label{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL}~((uint8\+\_\+t)0x03)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US}~((uint16\+\_\+t)0x1800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX}~((uint16\+\_\+t)0x003\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD}~((uint8\+\_\+t)0x3\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH}~((uint32\+\_\+t)0x01\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT}~((uint32\+\_\+t)0x01\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT}~((uint32\+\_\+t)0x00\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR}~((uint16\+\_\+t)0x0038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{S\+P\+I\+\_\+\+D\+R\+\_\+\+DR}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+D\+E\+\_\+0}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{}\label{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}

\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+D\+E\+\_\+1}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{}\label{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+II}~\hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL}\hypertarget{group___peripheral___registers___bits___definition_gaaf7af9191fbf95433bc0a76454118ce9}{}\label{group___peripheral___registers___bits___definition_gaaf7af9191fbf95433bc0a76454118ce9}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I0 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I1 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I2 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I3 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I4 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I5 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I6 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I7 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I8 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I9 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I10 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I11 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I12 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bacbf87e34c3f3af8ad4adf0599ce81}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I13 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5088d8b62be3faaf7853907f82ba0084}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I14 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga460355223eb849c797abfaa3dc1c717e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I15 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga036482d96f0cabeddf2702777058cfc7}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC}~((uint16\+\_\+t)0x000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC}~((uint16\+\_\+t)0x000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA}~((uint16\+\_\+t)0x001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL}~((uint16\+\_\+t)0x1\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR}~((uint16\+\_\+t)0x01\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa}~((uint16\+\_\+t)0x\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT}~((uint16\+\_\+t)0x\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+T}~((uint8\+\_\+t)0x7\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W}~((uint16\+\_\+t)0x007\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB}~((uint16\+\_\+t)0x0180)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+I\+D\+C\+O\+D\+E\+\_\+\+D\+E\+V\+\_\+\+ID}~((uint32\+\_\+t)0x00000\+F\+F\+F)\hypertarget{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{}\label{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+I\+D\+C\+O\+D\+E\+\_\+\+R\+E\+V\+\_\+\+ID}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)\hypertarget{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{}\label{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+S\+L\+E\+EP}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{}\label{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{}\label{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+S\+T\+A\+N\+D\+BY}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{}\label{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+I\+O\+EN}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{}\label{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+DE}~((uint32\+\_\+t)0x000000\+C0)\hypertarget{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{}\label{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}

\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{}\label{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{}\label{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M4\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000004)\hypertarget{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{}\label{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M5\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000008)\hypertarget{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{}\label{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M6\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000010)\hypertarget{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{}\label{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M7\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000020)\hypertarget{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{}\label{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M12\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000040)\hypertarget{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{}\label{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M13\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000080)\hypertarget{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{}\label{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M14\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000100)\hypertarget{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{}\label{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+R\+T\+C\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000400)\hypertarget{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{}\label{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000800)\hypertarget{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{}\label{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00001000)\hypertarget{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{}\label{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00200000)\hypertarget{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{}\label{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C2\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00400000)\hypertarget{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{}\label{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C3\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00800000)\hypertarget{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{}\label{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x02000000)\hypertarget{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{}\label{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N2\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x04000000)\hypertarget{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}{}\label{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+E\+G\+\_\+\+S\+T\+OP}~D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP\hypertarget{group___peripheral___registers___bits___definition_gabe48f858edb831fbcb8769421df7d8e9}{}\label{group___peripheral___registers___bits___definition_gabe48f858edb831fbcb8769421df7d8e9}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M1\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000001)\hypertarget{group___peripheral___registers___bits___definition_gaf6c8373d4015b8c829bb1fb0d4408901}{}\label{group___peripheral___registers___bits___definition_gaf6c8373d4015b8c829bb1fb0d4408901}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M8\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)\hypertarget{group___peripheral___registers___bits___definition_gafc43d2269e5091f7c257c42f0326ef71}{}\label{group___peripheral___registers___bits___definition_gafc43d2269e5091f7c257c42f0326ef71}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M9\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00010000)\hypertarget{group___peripheral___registers___bits___definition_gadefdf86a77ca00a08696ad867886bdea}{}\label{group___peripheral___registers___bits___definition_gadefdf86a77ca00a08696ad867886bdea}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M10\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00020000)\hypertarget{group___peripheral___registers___bits___definition_gaab5804342d2ec492c99bcd1287bd09c4}{}\label{group___peripheral___registers___bits___definition_gaab5804342d2ec492c99bcd1287bd09c4}

\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M11\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00040000)\hypertarget{group___peripheral___registers___bits___definition_gaf450001985d6dd008bd5753580f06007}{}\label{group___peripheral___registers___bits___definition_gaf450001985d6dd008bd5753580f06007}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+WD}~((uint32\+\_\+t)0x00800000)  /$\ast$ Watchdog disable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6b90fbae827b1368b83cd9b0d9c64cc8}{}\label{group___peripheral___registers___bits___definition_ga6b90fbae827b1368b83cd9b0d9c64cc8}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+JD}~((uint32\+\_\+t)0x00400000)  /$\ast$ Jabber disable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1ef1243e257142caa99c086b07fa5d42}{}\label{group___peripheral___registers___bits___definition_ga1ef1243e257142caa99c086b07fa5d42}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+FG}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Inter-\/frame gap $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga989c71f66d1361519d2b0586f30b148f}{}\label{group___peripheral___registers___bits___definition_ga989c71f66d1361519d2b0586f30b148f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+96\+Bit}~((uint32\+\_\+t)0x00000000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 96\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga004e9dab4a5e1ed4f165facca6fd80aa}{}\label{group___peripheral___registers___bits___definition_ga004e9dab4a5e1ed4f165facca6fd80aa}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+88\+Bit}~((uint32\+\_\+t)0x00020000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 88\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gacf0f2ad0cd583f00dd2739cbb3dbdeea}{}\label{group___peripheral___registers___bits___definition_gacf0f2ad0cd583f00dd2739cbb3dbdeea}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+80\+Bit}~((uint32\+\_\+t)0x00040000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 80\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga56adc3166c71f29d2d30efc6ed3a4369}{}\label{group___peripheral___registers___bits___definition_ga56adc3166c71f29d2d30efc6ed3a4369}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+72\+Bit}~((uint32\+\_\+t)0x00060000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 72\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab2e77bc6fa5effe78706bfda4a51d1e2}{}\label{group___peripheral___registers___bits___definition_gab2e77bc6fa5effe78706bfda4a51d1e2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+64\+Bit}~((uint32\+\_\+t)0x00080000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 64\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga75c191358878ffd90ad6a6af336b935b}{}\label{group___peripheral___registers___bits___definition_ga75c191358878ffd90ad6a6af336b935b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+56\+Bit}~((uint32\+\_\+t)0x000\+A0000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 56\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaebea1ff24623d7ba11f9eea98cd5466b}{}\label{group___peripheral___registers___bits___definition_gaebea1ff24623d7ba11f9eea98cd5466b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+48\+Bit}~((uint32\+\_\+t)0x000\+C0000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 48\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8984fcb3cf6fb85c26878d9341324d77}{}\label{group___peripheral___registers___bits___definition_ga8984fcb3cf6fb85c26878d9341324d77}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+40\+Bit}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 40\+Bit $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1bc414a4c1360538a9ccbea64009d581}{}\label{group___peripheral___registers___bits___definition_ga1bc414a4c1360538a9ccbea64009d581}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+C\+SD}~((uint32\+\_\+t)0x00010000)  /$\ast$ Carrier sense disable (during transmission) $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad298d344663cc1213716b5981c61682c}{}\label{group___peripheral___registers___bits___definition_gad298d344663cc1213716b5981c61682c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+F\+ES}~((uint32\+\_\+t)0x00004000)  /$\ast$ Fast ethernet speed $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gafaa2d12a706f5c166e1ed620ec53177c}{}\label{group___peripheral___registers___bits___definition_gafaa2d12a706f5c166e1ed620ec53177c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+R\+OD}~((uint32\+\_\+t)0x00002000)  /$\ast$ Receive own disable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga13f0065edda127d3f1fb6e88ca6f465b}{}\label{group___peripheral___registers___bits___definition_ga13f0065edda127d3f1fb6e88ca6f465b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+LM}~((uint32\+\_\+t)0x00001000)  /$\ast$ loopback mode $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga38ad823b7d50c85fc620a9a93d250d54}{}\label{group___peripheral___registers___bits___definition_ga38ad823b7d50c85fc620a9a93d250d54}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+DM}~((uint32\+\_\+t)0x00000800)  /$\ast$ Duplex mode $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga83e463b0497de6801773acd7984722b2}{}\label{group___peripheral___registers___bits___definition_ga83e463b0497de6801773acd7984722b2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+P\+CO}~((uint32\+\_\+t)0x00000400)  /$\ast$ I\+P Checksum offload $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gadbd6f6975a04c0ded0e1a9e98035e802}{}\label{group___peripheral___registers___bits___definition_gadbd6f6975a04c0ded0e1a9e98035e802}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+RD}~((uint32\+\_\+t)0x00000200)  /$\ast$ Retry disable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad2771077782e2dcac94367e54353696e}{}\label{group___peripheral___registers___bits___definition_gad2771077782e2dcac94367e54353696e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+A\+P\+CS}~((uint32\+\_\+t)0x00000080)  /$\ast$ Automatic Pad/\+C\+R\+C stripping $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0b5d2fe7260609d8186a7005f925dc28}{}\label{group___peripheral___registers___bits___definition_ga0b5d2fe7260609d8186a7005f925dc28}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL}
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+10}~((uint32\+\_\+t)0x00000000)  /$\ast$ k = min (n, 10) $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9bc0bcf13d6a51de76a67299ba40561f}{}\label{group___peripheral___registers___bits___definition_ga9bc0bcf13d6a51de76a67299ba40561f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+8}~((uint32\+\_\+t)0x00000020)  /$\ast$ k = min (n, 8) $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga135a78ac267e35d598ed17aa776a1505}{}\label{group___peripheral___registers___bits___definition_ga135a78ac267e35d598ed17aa776a1505}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+4}~((uint32\+\_\+t)0x00000040)  /$\ast$ k = min (n, 4) $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6d5f35dc63a68792a4abfaf9d11a2feb}{}\label{group___peripheral___registers___bits___definition_ga6d5f35dc63a68792a4abfaf9d11a2feb}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+1}~((uint32\+\_\+t)0x00000060)  /$\ast$ k = min (n, 1) $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gacf4db303c5f5822875770938f7cfb7c5}{}\label{group___peripheral___registers___bits___definition_gacf4db303c5f5822875770938f7cfb7c5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+DC}~((uint32\+\_\+t)0x00000010)  /$\ast$ Defferal check $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga90347f47e9623d4714e0631b1afbccc9}{}\label{group___peripheral___registers___bits___definition_ga90347f47e9623d4714e0631b1afbccc9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+TE}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmitter enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga87c3818396ef51cad8be1f4c68fff164}{}\label{group___peripheral___registers___bits___definition_ga87c3818396ef51cad8be1f4c68fff164}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+RE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Receiver enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga77984e7a5202bdc300bccc9cc90fad3e}{}\label{group___peripheral___registers___bits___definition_ga77984e7a5202bdc300bccc9cc90fad3e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+RA}~((uint32\+\_\+t)0x80000000)  /$\ast$ Receive all $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7970ce2fd938029f0a58cf668a82a0fb}{}\label{group___peripheral___registers___bits___definition_ga7970ce2fd938029f0a58cf668a82a0fb}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+H\+PF}~((uint32\+\_\+t)0x00000400)  /$\ast$ Hash or perfect filter $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8b902b5561e392e47ce5d66275902e29}{}\label{group___peripheral___registers___bits___definition_ga8b902b5561e392e47ce5d66275902e29}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+S\+AF}~((uint32\+\_\+t)0x00000200)  /$\ast$ Source address filter enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1e710eda13cca42c8da46d5d37f34552}{}\label{group___peripheral___registers___bits___definition_ga1e710eda13cca42c8da46d5d37f34552}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+S\+A\+IF}~((uint32\+\_\+t)0x00000100)  /$\ast$ S\+A inverse filtering $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaaa351de2818df9599ce6b3378ca31f87}{}\label{group___peripheral___registers___bits___definition_gaaa351de2818df9599ce6b3378ca31f87}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+CF}~((uint32\+\_\+t)0x000000\+C0)  /$\ast$ Pass control frames\+: 3 cases $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga25724ed070e5948cb5541d890d2af603}{}\label{group___peripheral___registers___bits___definition_ga25724ed070e5948cb5541d890d2af603}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+C\+F\+\_\+\+Block\+All}~((uint32\+\_\+t)0x00000040)  /$\ast$ M\+A\+C filters all control frames from reaching the application $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9bcec681af42037508574944fe68d6ff}{}\label{group___peripheral___registers___bits___definition_ga9bcec681af42037508574944fe68d6ff}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+C\+F\+\_\+\+Forward\+All}~((uint32\+\_\+t)0x00000080)  /$\ast$ M\+A\+C forwards all control frames to application even if they fail the Address Filter $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf694466716e26c52452e21ce2a76f2fe}{}\label{group___peripheral___registers___bits___definition_gaf694466716e26c52452e21ce2a76f2fe}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+C\+F\+\_\+\+Forward\+Passed\+Addr\+Filter}~((uint32\+\_\+t)0x000000\+C0)  /$\ast$ M\+A\+C forwards control frames that pass the Address Filter. $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa3e83e62d864be50e58455719d6df217}{}\label{group___peripheral___registers___bits___definition_gaa3e83e62d864be50e58455719d6df217}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+B\+FD}~((uint32\+\_\+t)0x00000020)  /$\ast$ Broadcast frame disable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8fea3f3e6b264e362a84675e09f33cbd}{}\label{group___peripheral___registers___bits___definition_ga8fea3f3e6b264e362a84675e09f33cbd}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+AM}~((uint32\+\_\+t)0x00000010)  /$\ast$ Pass all mutlicast $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaafaa7da9e50e9ecf39bdc614c01bc22e}{}\label{group___peripheral___registers___bits___definition_gaafaa7da9e50e9ecf39bdc614c01bc22e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+D\+A\+IF}~((uint32\+\_\+t)0x00000008)  /$\ast$ D\+A Inverse filtering $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7f50c885917d6df63e6250a530a9ce0c}{}\label{group___peripheral___registers___bits___definition_ga7f50c885917d6df63e6250a530a9ce0c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+HM}~((uint32\+\_\+t)0x00000004)  /$\ast$ Hash multicast $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaaab1e7a61949844d578d7580b9d2c143}{}\label{group___peripheral___registers___bits___definition_gaaab1e7a61949844d578d7580b9d2c143}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+HU}~((uint32\+\_\+t)0x00000002)  /$\ast$ Hash unicast $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6d925e8aa55a6b07772f86abce601529}{}\label{group___peripheral___registers___bits___definition_ga6d925e8aa55a6b07772f86abce601529}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00000001)  /$\ast$ Promiscuous mode $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga168f5e4a3eb11474c65396d75c07e086}{}\label{group___peripheral___registers___bits___definition_ga168f5e4a3eb11474c65396d75c07e086}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+H\+T\+H\+R\+\_\+\+H\+TH}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Hash table high $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaee61bc9033449996ae9f8f701b3bae23}{}\label{group___peripheral___registers___bits___definition_gaee61bc9033449996ae9f8f701b3bae23}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+H\+T\+L\+R\+\_\+\+H\+TL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Hash table low $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac90cb3090f29ee9e5e7d935e8a3f2340}{}\label{group___peripheral___registers___bits___definition_gac90cb3090f29ee9e5e7d935e8a3f2340}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+PA}~((uint32\+\_\+t)0x0000\+F800)  /$\ast$ Physical layer address $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga712f44a77db4edfaf961e469153e34a4}{}\label{group___peripheral___registers___bits___definition_ga712f44a77db4edfaf961e469153e34a4}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+MR}~((uint32\+\_\+t)0x000007\+C0)  /$\ast$ M\+I\+I register in the selected P\+H\+Y $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa2ab5db007b55dca29e98ba3b31f7e66}{}\label{group___peripheral___registers___bits___definition_gaa2ab5db007b55dca29e98ba3b31f7e66}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+CR}~((uint32\+\_\+t)0x0000001\+C)  /$\ast$ C\+R clock range\+: 6 cases $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0747e464ca8bb685ee34d28eb2677c40}{}\label{group___peripheral___registers___bits___definition_ga0747e464ca8bb685ee34d28eb2677c40}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div42}~((uint32\+\_\+t)0x00000000)  /$\ast$ H\+C\+L\+K\+:60-\/100 M\+Hz; M\+D\+C clock= H\+C\+L\+K/42 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1fc1c108e8e7faa35839b3f72b5570d7}{}\label{group___peripheral___registers___bits___definition_ga1fc1c108e8e7faa35839b3f72b5570d7}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div62}~((uint32\+\_\+t)0x00000004)  /$\ast$ H\+C\+L\+K\+:100-\/150 M\+Hz; M\+D\+C clock= H\+C\+L\+K/62 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0002142eea07988f854915782bd691c9}{}\label{group___peripheral___registers___bits___definition_ga0002142eea07988f854915782bd691c9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div16}~((uint32\+\_\+t)0x00000008)  /$\ast$ H\+C\+L\+K\+:20-\/35 M\+Hz; M\+D\+C clock= H\+C\+L\+K/16 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga49474ccdc05637adbc870989373c6535}{}\label{group___peripheral___registers___bits___definition_ga49474ccdc05637adbc870989373c6535}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div26}~((uint32\+\_\+t)0x0000000\+C)  /$\ast$ H\+C\+L\+K\+:35-\/60 M\+Hz; M\+D\+C clock= H\+C\+L\+K/26 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga69a9da5dbeb77d96a729afc82d4f246d}{}\label{group___peripheral___registers___bits___definition_ga69a9da5dbeb77d96a729afc82d4f246d}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div102}~((uint32\+\_\+t)0x00000010)  /$\ast$ H\+C\+L\+K\+:150-\/168 M\+Hz; M\+D\+C clock= H\+C\+L\+K/102 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga372d485677cd2e3a995dab470abe66b8}{}\label{group___peripheral___registers___bits___definition_ga372d485677cd2e3a995dab470abe66b8}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+MW}~((uint32\+\_\+t)0x00000002)  /$\ast$ M\+I\+I write $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaffdb940b35822107a5959cdd1ab06482}{}\label{group___peripheral___registers___bits___definition_gaffdb940b35822107a5959cdd1ab06482}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+MB}~((uint32\+\_\+t)0x00000001)  /$\ast$ M\+I\+I busy $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4e3bd36fdbb97a3ec5b541997bf952aa}{}\label{group___peripheral___registers___bits___definition_ga4e3bd36fdbb97a3ec5b541997bf952aa}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+D\+R\+\_\+\+MD}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+I\+I data\+: read/write data from/to P\+H\+Y $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0c1226bcd1fc955b69191cd84c1ffe6e}{}\label{group___peripheral___registers___bits___definition_ga0c1226bcd1fc955b69191cd84c1ffe6e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+PT}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)  /$\ast$ Pause time $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2b3bc8574eee69d1bf01d5ab91644bbc}{}\label{group___peripheral___registers___bits___definition_ga2b3bc8574eee69d1bf01d5ab91644bbc}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+Z\+Q\+PD}~((uint32\+\_\+t)0x00000080)  /$\ast$ Zero-\/quanta pause disable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf34f51c72bc9733694ca11993cc384e1}{}\label{group___peripheral___registers___bits___definition_gaf34f51c72bc9733694ca11993cc384e1}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+LT}~((uint32\+\_\+t)0x00000030)  /$\ast$ Pause low threshold\+: 4 cases $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa299b14f248991ea740c352c2e2ec1e5}{}\label{group___peripheral___registers___bits___definition_gaa299b14f248991ea740c352c2e2ec1e5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus4}~((uint32\+\_\+t)0x00000000)  /$\ast$ Pause time minus 4 slot times $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga23d3e1992eec79fe65413ab67d3a3850}{}\label{group___peripheral___registers___bits___definition_ga23d3e1992eec79fe65413ab67d3a3850}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus28}~((uint32\+\_\+t)0x00000010)  /$\ast$ Pause time minus 28 slot times $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga006139afdeadd79e8ead0233a202b3aa}{}\label{group___peripheral___registers___bits___definition_ga006139afdeadd79e8ead0233a202b3aa}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus144}~((uint32\+\_\+t)0x00000020)  /$\ast$ Pause time minus 144 slot times $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2d71124fba7219f43938d8cc25ba4fad}{}\label{group___peripheral___registers___bits___definition_ga2d71124fba7219f43938d8cc25ba4fad}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus256}~((uint32\+\_\+t)0x00000030)  /$\ast$ Pause time minus 256 slot times $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf55b57c1a06e060afd934e7883a6ebca}{}\label{group___peripheral___registers___bits___definition_gaf55b57c1a06e060afd934e7883a6ebca}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+U\+P\+FD}~((uint32\+\_\+t)0x00000008)  /$\ast$ Unicast pause frame detect $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga50539e6dcdc828a70c91ab0cb0c1c27c}{}\label{group___peripheral___registers___bits___definition_ga50539e6dcdc828a70c91ab0cb0c1c27c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+R\+F\+CE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Receive flow control enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf2eec52cb081cdba237e1195fe8c324b}{}\label{group___peripheral___registers___bits___definition_gaf2eec52cb081cdba237e1195fe8c324b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+T\+F\+CE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit flow control enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa5cd88b7b637bef7a8022270ee02c64a}{}\label{group___peripheral___registers___bits___definition_gaa5cd88b7b637bef7a8022270ee02c64a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+F\+C\+B\+B\+PA}~((uint32\+\_\+t)0x00000001)  /$\ast$ Flow control busy/backpressure activate $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7dccd98a15d90caf17bcaa6ae13d60a3}{}\label{group___peripheral___registers___bits___definition_ga7dccd98a15d90caf17bcaa6ae13d60a3}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+V\+L\+A\+N\+T\+R\+\_\+\+V\+L\+A\+N\+TC}~((uint32\+\_\+t)0x00010000)  /$\ast$ 12-\/bit V\+L\+A\+N tag comparison $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gabd45480752cd22efecf0d7465bf49500}{}\label{group___peripheral___registers___bits___definition_gabd45480752cd22efecf0d7465bf49500}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+V\+L\+A\+N\+T\+R\+\_\+\+V\+L\+A\+N\+TI}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ V\+L\+A\+N tag identifier (for receive frames) $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga50874dc921fd523d84621a337aebc53d}{}\label{group___peripheral___registers___bits___definition_ga50874dc921fd523d84621a337aebc53d}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+R\+W\+U\+F\+F\+R\+\_\+D}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Wake-\/up frame filter register data $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaae49a607f4dc4ba71c695b3aa2fc0968}{}\label{group___peripheral___registers___bits___definition_gaae49a607f4dc4ba71c695b3aa2fc0968}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+W\+F\+F\+R\+PR}~((uint32\+\_\+t)0x80000000)  /$\ast$ Wake-\/\+Up Frame Filter Register Pointer Reset $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaeaa7046c581aa1b663c819352930cdd8}{}\label{group___peripheral___registers___bits___definition_gaeaa7046c581aa1b663c819352930cdd8}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+GU}~((uint32\+\_\+t)0x00000200)  /$\ast$ Global Unicast $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3c2d01faf67db27fb0b2cfeaf94242b4}{}\label{group___peripheral___registers___bits___definition_ga3c2d01faf67db27fb0b2cfeaf94242b4}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+W\+FR}~((uint32\+\_\+t)0x00000040)  /$\ast$ Wake-\/\+Up Frame Received $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga597abfcc1408cb51980fa7a594a6cf30}{}\label{group___peripheral___registers___bits___definition_ga597abfcc1408cb51980fa7a594a6cf30}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+M\+PR}~((uint32\+\_\+t)0x00000020)  /$\ast$ Magic Packet Received $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab855f00737fb7f828752e1353c3a1031}{}\label{group___peripheral___registers___bits___definition_gab855f00737fb7f828752e1353c3a1031}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+W\+FE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Wake-\/\+Up Frame Enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga998f1f5665f94008e39dfabb489faf8e}{}\label{group___peripheral___registers___bits___definition_ga998f1f5665f94008e39dfabb489faf8e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+M\+PE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Magic Packet Enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga81540e67436a755a7692b32a33871f63}{}\label{group___peripheral___registers___bits___definition_ga81540e67436a755a7692b32a33871f63}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+PD}~((uint32\+\_\+t)0x00000001)  /$\ast$ Power Down $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab454be372dc141b6e515c4389cd18a12}{}\label{group___peripheral___registers___bits___definition_gab454be372dc141b6e515c4389cd18a12}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+T\+S\+TS}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp trigger status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac5e4af1a52a19f5b2d8f3ce74dd5c85e}{}\label{group___peripheral___registers___bits___definition_gac5e4af1a52a19f5b2d8f3ce74dd5c85e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+M\+M\+C\+TS}~((uint32\+\_\+t)0x00000040)  /$\ast$ M\+M\+C transmit status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0f628abfb1f1076cd89ac76a373d48d6}{}\label{group___peripheral___registers___bits___definition_ga0f628abfb1f1076cd89ac76a373d48d6}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+M\+M\+M\+C\+RS}~((uint32\+\_\+t)0x00000020)  /$\ast$ M\+M\+C receive status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf9faeaa8069b56260ffc8ed2daa06fcd}{}\label{group___peripheral___registers___bits___definition_gaf9faeaa8069b56260ffc8ed2daa06fcd}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+M\+M\+CS}~((uint32\+\_\+t)0x00000010)  /$\ast$ M\+M\+C status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga764dd9b736867f6c5b590c7ca49017c2}{}\label{group___peripheral___registers___bits___definition_ga764dd9b736867f6c5b590c7ca49017c2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+P\+M\+TS}~((uint32\+\_\+t)0x00000008)  /$\ast$ P\+M\+T status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaee99dd08ad3581436f53b7f22452dcb9}{}\label{group___peripheral___registers___bits___definition_gaee99dd08ad3581436f53b7f22452dcb9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+I\+M\+R\+\_\+\+T\+S\+T\+IM}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp trigger interrupt mask $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8f17c13903c30bc301c7897b93a16a24}{}\label{group___peripheral___registers___bits___definition_ga8f17c13903c30bc301c7897b93a16a24}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+I\+M\+R\+\_\+\+P\+M\+T\+IM}~((uint32\+\_\+t)0x00000008)  /$\ast$ P\+M\+T interrupt mask $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf2cdb4ba6c97aba3e82e8192ebddcb5f}{}\label{group___peripheral___registers___bits___definition_gaf2cdb4ba6c97aba3e82e8192ebddcb5f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A0\+H\+R\+\_\+\+M\+A\+C\+A0H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address0 high $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga142dbcbb7da81e8549dde3c239ed8251}{}\label{group___peripheral___registers___bits___definition_ga142dbcbb7da81e8549dde3c239ed8251}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A0\+L\+R\+\_\+\+M\+A\+C\+A0L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address0 low $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf3ed9dbd9711ee9c19f40c73d8f33be3}{}\label{group___peripheral___registers___bits___definition_gaf3ed9dbd9711ee9c19f40c73d8f33be3}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9f88c5ead1109f1e0abac07bcb2e44ea}{}\label{group___peripheral___registers___bits___definition_ga9f88c5ead1109f1e0abac07bcb2e44ea}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac3840a96465b73115d34360abf3704c5}{}\label{group___peripheral___registers___bits___definition_gac3840a96465b73115d34360abf3704c5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+BC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control\+: bits to mask for comparison of the M\+A\+C Address bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7bf2fe1242cce62c3fe1cc49ce513b6a}{}\label{group___peripheral___registers___bits___definition_ga7bf2fe1242cce62c3fe1cc49ce513b6a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf3e731440906539ecb1c52a84df889c5}{}\label{group___peripheral___registers___bits___definition_gaf3e731440906539ecb1c52a84df889c5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac8ebf87cc6584613fea5a49a382b2d67}{}\label{group___peripheral___registers___bits___definition_gac8ebf87cc6584613fea5a49a382b2d67}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7fa211fa742d34dd8e8d2ca2ea5e865a}{}\label{group___peripheral___registers___bits___definition_ga7fa211fa742d34dd8e8d2ca2ea5e865a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6d3767ea17fd333409e63262ab5f6878}{}\label{group___peripheral___registers___bits___definition_ga6d3767ea17fd333409e63262ab5f6878}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab3520a54e7e68617539b51885b7bb918}{}\label{group___peripheral___registers___bits___definition_gab3520a54e7e68617539b51885b7bb918}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}7\+:0\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3894de2dc133fd5e03e4d4817852adfd}{}\label{group___peripheral___registers___bits___definition_ga3894de2dc133fd5e03e4d4817852adfd}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+A\+C\+A1H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address1 high $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaddd4d059d3d4734c2528ef12cadbd769}{}\label{group___peripheral___registers___bits___definition_gaddd4d059d3d4734c2528ef12cadbd769}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+L\+R\+\_\+\+M\+A\+C\+A1L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address1 low $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gacce742aa0eabc2a8b23ba4f79f18409a}{}\label{group___peripheral___registers___bits___definition_gacce742aa0eabc2a8b23ba4f79f18409a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5713abb4f70f5514d2d44c44ea17254e}{}\label{group___peripheral___registers___bits___definition_ga5713abb4f70f5514d2d44c44ea17254e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8c3f0a2b08321c5441a87b385bfe0c41}{}\label{group___peripheral___registers___bits___definition_ga8c3f0a2b08321c5441a87b385bfe0c41}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+BC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga270c0bb939fd71e02a8d221caada1071}{}\label{group___peripheral___registers___bits___definition_ga270c0bb939fd71e02a8d221caada1071}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga656070d9cc36501e927908e2f3903332}{}\label{group___peripheral___registers___bits___definition_ga656070d9cc36501e927908e2f3903332}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga322aa03bccdcb0b2e85119629e95be57}{}\label{group___peripheral___registers___bits___definition_ga322aa03bccdcb0b2e85119629e95be57}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9519b002d1e0c04b1d5989bf410d24cb}{}\label{group___peripheral___registers___bits___definition_ga9519b002d1e0c04b1d5989bf410d24cb}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8cc71bd0499aaa5a76247a6bd6e5e79a}{}\label{group___peripheral___registers___bits___definition_ga8cc71bd0499aaa5a76247a6bd6e5e79a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga394acdc62df68dadb1190d4f83f6dbaa}{}\label{group___peripheral___registers___bits___definition_ga394acdc62df68dadb1190d4f83f6dbaa}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}70\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa87b47b25381694fdcc397cc63ea8810}{}\label{group___peripheral___registers___bits___definition_gaa87b47b25381694fdcc397cc63ea8810}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+A\+C\+A2H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address1 high $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5c73a460038c40e28b27fe0cfcd17cef}{}\label{group___peripheral___registers___bits___definition_ga5c73a460038c40e28b27fe0cfcd17cef}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+L\+R\+\_\+\+M\+A\+C\+A2L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address2 low $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga757e0ceef1c6d529f28c7875ff3e88e7}{}\label{group___peripheral___registers___bits___definition_ga757e0ceef1c6d529f28c7875ff3e88e7}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf3bb6d5c1237b2c573f22876a62dcaa9}{}\label{group___peripheral___registers___bits___definition_gaf3bb6d5c1237b2c573f22876a62dcaa9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga54c41346fd61170b413812a19fcac8db}{}\label{group___peripheral___registers___bits___definition_ga54c41346fd61170b413812a19fcac8db}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+BC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga64ec855ed04aea21b400ae947b54a353}{}\label{group___peripheral___registers___bits___definition_ga64ec855ed04aea21b400ae947b54a353}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga019fe5bc7d94ee1ee4a605e06e777bb5}{}\label{group___peripheral___registers___bits___definition_ga019fe5bc7d94ee1ee4a605e06e777bb5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga33587cdbe844563e853e3815b63c7c47}{}\label{group___peripheral___registers___bits___definition_ga33587cdbe844563e853e3815b63c7c47}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae147613a45eb3d13b84b66158217bb89}{}\label{group___peripheral___registers___bits___definition_gae147613a45eb3d13b84b66158217bb89}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6b47f3fddf3dcd39b3af7785c1e5cced}{}\label{group___peripheral___registers___bits___definition_ga6b47f3fddf3dcd39b3af7785c1e5cced}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4744ba01934291f07b1b132b82cb1bd4}{}\label{group___peripheral___registers___bits___definition_ga4744ba01934291f07b1b132b82cb1bd4}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}70\mbox{]} $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga60f2f1ab81a02837ed96e5f92fe96181}{}\label{group___peripheral___registers___bits___definition_ga60f2f1ab81a02837ed96e5f92fe96181}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+A\+C\+A3H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address3 high $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0b5d9faa67c4cc6d1c42ec26ad99d57b}{}\label{group___peripheral___registers___bits___definition_ga0b5d9faa67c4cc6d1c42ec26ad99d57b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+L\+R\+\_\+\+M\+A\+C\+A3L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address3 low $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa08b4ccde1b7251ba6317e744b09a95f}{}\label{group___peripheral___registers___bits___definition_gaa08b4ccde1b7251ba6317e744b09a95f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+M\+C\+F\+HP}~((uint32\+\_\+t)0x00000020)  /$\ast$ M\+M\+C counter Full-\/\+Half preset $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0eb309947d400951235c17953254fbf8}{}\label{group___peripheral___registers___bits___definition_ga0eb309947d400951235c17953254fbf8}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+M\+CP}~((uint32\+\_\+t)0x00000010)  /$\ast$ M\+M\+C counter preset $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2a6eeda6ffcafe7d8ba531ccaa3abf90}{}\label{group___peripheral___registers___bits___definition_ga2a6eeda6ffcafe7d8ba531ccaa3abf90}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+M\+CF}~((uint32\+\_\+t)0x00000008)  /$\ast$ M\+M\+C Counter Freeze $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga17ab5fbe6c5189b3f98095f9adb1eeeb}{}\label{group___peripheral___registers___bits___definition_ga17ab5fbe6c5189b3f98095f9adb1eeeb}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+R\+OR}~((uint32\+\_\+t)0x00000004)  /$\ast$ Reset on Read $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga243ae6b3acbbd295be6f76a84657a48d}{}\label{group___peripheral___registers___bits___definition_ga243ae6b3acbbd295be6f76a84657a48d}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+C\+SR}~((uint32\+\_\+t)0x00000002)  /$\ast$ Counter Stop Rollover $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga948b685211ced94ef5d4b8d2c94df78a}{}\label{group___peripheral___registers___bits___definition_ga948b685211ced94ef5d4b8d2c94df78a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+CR}~((uint32\+\_\+t)0x00000001)  /$\ast$ Counters Reset $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7cb520c80fc0b2f00304bb7f8f7c5d4e}{}\label{group___peripheral___registers___bits___definition_ga7cb520c80fc0b2f00304bb7f8f7c5d4e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+R\+\_\+\+R\+G\+U\+FS}~((uint32\+\_\+t)0x00020000)  /$\ast$ Set when Rx good unicast frames counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa4b78bde6602ca062513389b8bf43e17}{}\label{group___peripheral___registers___bits___definition_gaa4b78bde6602ca062513389b8bf43e17}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+R\+\_\+\+R\+F\+A\+ES}~((uint32\+\_\+t)0x00000040)  /$\ast$ Set when Rx alignment error counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7d3859ff0eb6fff48fb98919fe72da15}{}\label{group___peripheral___registers___bits___definition_ga7d3859ff0eb6fff48fb98919fe72da15}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+R\+\_\+\+R\+F\+C\+ES}~((uint32\+\_\+t)0x00000020)  /$\ast$ Set when Rx crc error counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac74e35d76820f3c2b0eb743f26023792}{}\label{group___peripheral___registers___bits___definition_gac74e35d76820f3c2b0eb743f26023792}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+R\+\_\+\+T\+G\+FS}~((uint32\+\_\+t)0x00200000)  /$\ast$ Set when Tx good frame count counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab5d5dcc69902946befc317ea5719a34c}{}\label{group___peripheral___registers___bits___definition_gab5d5dcc69902946befc317ea5719a34c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+R\+\_\+\+T\+G\+F\+M\+S\+CS}~((uint32\+\_\+t)0x00008000)  /$\ast$ Set when Tx good multi col counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga796d834a29d0fc6fdc1908ba6db487c3}{}\label{group___peripheral___registers___bits___definition_ga796d834a29d0fc6fdc1908ba6db487c3}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+R\+\_\+\+T\+G\+F\+S\+CS}~((uint32\+\_\+t)0x00004000)  /$\ast$ Set when Tx good single col counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gabe8e920b9e135d3e3ba61e0db758ff19}{}\label{group___peripheral___registers___bits___definition_gabe8e920b9e135d3e3ba61e0db758ff19}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+M\+R\+\_\+\+R\+G\+U\+FM}~((uint32\+\_\+t)0x00020000)  /$\ast$ Mask the interrupt when Rx good unicast frames counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga873a3b1c0a7756647be8455ea6bea8df}{}\label{group___peripheral___registers___bits___definition_ga873a3b1c0a7756647be8455ea6bea8df}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+M\+R\+\_\+\+R\+F\+A\+EM}~((uint32\+\_\+t)0x00000040)  /$\ast$ Mask the interrupt when when Rx alignment error counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3c763ea4da19192ab30828971579400c}{}\label{group___peripheral___registers___bits___definition_ga3c763ea4da19192ab30828971579400c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+M\+R\+\_\+\+R\+F\+C\+EM}~((uint32\+\_\+t)0x00000020)  /$\ast$ Mask the interrupt when Rx crc error counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad3eb72a19c5a4bd34a9ec2c624bd8a8c}{}\label{group___peripheral___registers___bits___definition_gad3eb72a19c5a4bd34a9ec2c624bd8a8c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+M\+R\+\_\+\+T\+G\+FM}~((uint32\+\_\+t)0x00200000)  /$\ast$ Mask the interrupt when Tx good frame count counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae67e69315d2e64d3f4c9b7e65aacf8be}{}\label{group___peripheral___registers___bits___definition_gae67e69315d2e64d3f4c9b7e65aacf8be}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+M\+R\+\_\+\+T\+G\+F\+M\+S\+CM}~((uint32\+\_\+t)0x00008000)  /$\ast$ Mask the interrupt when Tx good multi col counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga20b6f12c07d34bcc014eaa31c6719486}{}\label{group___peripheral___registers___bits___definition_ga20b6f12c07d34bcc014eaa31c6719486}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+M\+R\+\_\+\+T\+G\+F\+S\+CM}~((uint32\+\_\+t)0x00004000)  /$\ast$ Mask the interrupt when Tx good single col counter reaches half the maximum value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2f41666a525c61be9c88f3d54632ce34}{}\label{group___peripheral___registers___bits___definition_ga2f41666a525c61be9c88f3d54632ce34}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+G\+F\+S\+C\+C\+R\+\_\+\+T\+G\+F\+S\+CC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of successfully transmitted frames after a single collision in Half-\/duplex mode. $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga784008b2facbc9cab1982e0382057d1c}{}\label{group___peripheral___registers___bits___definition_ga784008b2facbc9cab1982e0382057d1c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+G\+F\+M\+S\+C\+C\+R\+\_\+\+T\+G\+F\+M\+S\+CC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad4a8b771ec947fe2b944108f72e64fbf}{}\label{group___peripheral___registers___bits___definition_gad4a8b771ec947fe2b944108f72e64fbf}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+G\+F\+C\+R\+\_\+\+T\+G\+FC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of good frames transmitted. $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga68b659b400b12fd5c539e24bc115dff2}{}\label{group___peripheral___registers___bits___definition_ga68b659b400b12fd5c539e24bc115dff2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+F\+C\+E\+C\+R\+\_\+\+R\+F\+C\+EC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of frames received with C\+R\+C error. $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8ed4e2c7449a522ecbc811252ba1f12b}{}\label{group___peripheral___registers___bits___definition_ga8ed4e2c7449a522ecbc811252ba1f12b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+F\+A\+E\+C\+R\+\_\+\+R\+F\+A\+EC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of frames received with alignment (dribble) error $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac52a70effea67d543da0842e323d2123}{}\label{group___peripheral___registers___bits___definition_gac52a70effea67d543da0842e323d2123}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+G\+U\+F\+C\+R\+\_\+\+R\+G\+U\+FC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of good unicast frames received. $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2dd42857738b46f748bc6a9109ab0f9e}{}\label{group___peripheral___registers___bits___definition_ga2dd42857738b46f748bc6a9109ab0f9e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+C\+NT}~((uint32\+\_\+t)0x00030000)  /$\ast$ Time stamp clock node type $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf9d47a61f30e11b514ef0840f3a0fb91}{}\label{group___peripheral___registers___bits___definition_gaf9d47a61f30e11b514ef0840f3a0fb91}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+M\+R\+ME}~((uint32\+\_\+t)0x00008000)  /$\ast$ Time stamp snapshot for message relevant to master enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac4fc513069f3282a3eb0882aed3bbfd1}{}\label{group___peripheral___registers___bits___definition_gac4fc513069f3282a3eb0882aed3bbfd1}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+E\+ME}~((uint32\+\_\+t)0x00004000)  /$\ast$ Time stamp snapshot for event message enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0eaf5fc7cc8783ac1ca9ace803bb0160}{}\label{group___peripheral___registers___bits___definition_ga0eaf5fc7cc8783ac1ca9ace803bb0160}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+I\+P\+V4\+FE}~((uint32\+\_\+t)0x00002000)  /$\ast$ Time stamp snapshot for I\+Pv4 frames enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa2f42e1b4f3b0a00d0dce8d5bd59dee3}{}\label{group___peripheral___registers___bits___definition_gaa2f42e1b4f3b0a00d0dce8d5bd59dee3}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+I\+P\+V6\+FE}~((uint32\+\_\+t)0x00001000)  /$\ast$ Time stamp snapshot for I\+Pv6 frames enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga428ee209868452ee95f36fe45d0a4b4f}{}\label{group___peripheral___registers___bits___definition_ga428ee209868452ee95f36fe45d0a4b4f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+P\+T\+P\+O\+E\+FE}~((uint32\+\_\+t)0x00000800)  /$\ast$ Time stamp snapshot for P\+T\+P over ethernet frames enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga69cfe467495afe0d32ec28b909b3eb9b}{}\label{group___peripheral___registers___bits___definition_ga69cfe467495afe0d32ec28b909b3eb9b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+P\+T\+P\+P\+S\+V2E}~((uint32\+\_\+t)0x00000400)  /$\ast$ Time stamp P\+T\+P packet snooping for version2 format enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga335a3940df21b9ee09ba00c46e2b161a}{}\label{group___peripheral___registers___bits___definition_ga335a3940df21b9ee09ba00c46e2b161a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+SR}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp Sub-\/seconds rollover $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2037dd72baca0b1c16a560b8488d92c5}{}\label{group___peripheral___registers___bits___definition_ga2037dd72baca0b1c16a560b8488d92c5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+A\+R\+FE}~((uint32\+\_\+t)0x00000100)  /$\ast$ Time stamp snapshot for all received frames enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae3b00141a354c03c06e49046cde7a7e5}{}\label{group___peripheral___registers___bits___definition_gae3b00141a354c03c06e49046cde7a7e5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+A\+RU}~((uint32\+\_\+t)0x00000020)  /$\ast$ Addend register update $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga19406b465c944a3e465a8077cbfbf39e}{}\label{group___peripheral___registers___bits___definition_ga19406b465c944a3e465a8077cbfbf39e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+I\+TE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Time stamp interrupt trigger enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga44670d6793da45549fb7ea38c3523783}{}\label{group___peripheral___registers___bits___definition_ga44670d6793da45549fb7ea38c3523783}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+S\+TU}~((uint32\+\_\+t)0x00000008)  /$\ast$ Time stamp update $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga589a3a200c3f68543f556432cdb98075}{}\label{group___peripheral___registers___bits___definition_ga589a3a200c3f68543f556432cdb98075}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+S\+TI}~((uint32\+\_\+t)0x00000004)  /$\ast$ Time stamp initialize $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad484f7a6e6df6b3f2131d3bfb3dba856}{}\label{group___peripheral___registers___bits___definition_gad484f7a6e6df6b3f2131d3bfb3dba856}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+F\+CU}~((uint32\+\_\+t)0x00000002)  /$\ast$ Time stamp fine or coarse update $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9e58e22d5668ebf118f67df5eb13e834}{}\label{group___peripheral___registers___bits___definition_ga9e58e22d5668ebf118f67df5eb13e834}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+SE}~((uint32\+\_\+t)0x00000001)  /$\ast$ Time stamp enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9c1129b1d368bdef0c5c07d9acf8edd7}{}\label{group___peripheral___registers___bits___definition_ga9c1129b1d368bdef0c5c07d9acf8edd7}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+S\+S\+I\+R\+\_\+\+S\+T\+S\+SI}~((uint32\+\_\+t)0x000000\+F\+F)  /$\ast$ System time Sub-\/second increment value $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab51d59cd679f65a179fe5e271b63a22c}{}\label{group___peripheral___registers___bits___definition_gab51d59cd679f65a179fe5e271b63a22c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+H\+R\+\_\+\+S\+TS}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ System Time second $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad4e066e9342e4f16955c1506d64b26d5}{}\label{group___peripheral___registers___bits___definition_gad4e066e9342e4f16955c1506d64b26d5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+R\+\_\+\+S\+T\+P\+NS}~((uint32\+\_\+t)0x80000000)  /$\ast$ System Time Positive or negative time $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5db7e66364e5d2022b53561fc6fcbfc6}{}\label{group___peripheral___registers___bits___definition_ga5db7e66364e5d2022b53561fc6fcbfc6}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+R\+\_\+\+S\+T\+SS}~((uint32\+\_\+t)0x7\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ System Time sub-\/seconds $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga56d984d62fb4bfdc0677734863135ade}{}\label{group___peripheral___registers___bits___definition_ga56d984d62fb4bfdc0677734863135ade}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+H\+U\+R\+\_\+\+T\+S\+US}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Time stamp update seconds $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga790cfc8e9a003b703e25d158e3490066}{}\label{group___peripheral___registers___bits___definition_ga790cfc8e9a003b703e25d158e3490066}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+U\+R\+\_\+\+T\+S\+U\+P\+NS}~((uint32\+\_\+t)0x80000000)  /$\ast$ Time stamp update Positive or negative time $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae03c675fcd71d14198665cb8c5956086}{}\label{group___peripheral___registers___bits___definition_gae03c675fcd71d14198665cb8c5956086}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+U\+R\+\_\+\+T\+S\+U\+SS}~((uint32\+\_\+t)0x7\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Time stamp update sub-\/seconds $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga17fdf1f11b40e68b24a27eb2c60f50b1}{}\label{group___peripheral___registers___bits___definition_ga17fdf1f11b40e68b24a27eb2c60f50b1}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+A\+R\+\_\+\+T\+SA}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Time stamp addend $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab944b9f1ceff57bb31beb689a19537c4}{}\label{group___peripheral___registers___bits___definition_gab944b9f1ceff57bb31beb689a19537c4}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+T\+H\+R\+\_\+\+T\+T\+SH}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Target time stamp high $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga21db9a6b88a17aef32ccce70f017329e}{}\label{group___peripheral___registers___bits___definition_ga21db9a6b88a17aef32ccce70f017329e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+T\+L\+R\+\_\+\+T\+T\+SL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Target time stamp low $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga61e7a9592215e36a8db010374f57d210}{}\label{group___peripheral___registers___bits___definition_ga61e7a9592215e36a8db010374f57d210}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+T\+TR}~((uint32\+\_\+t)0x00000020)  /$\ast$ Time stamp target time reached $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga491e96ebf2d049900f049cead51f320a}{}\label{group___peripheral___registers___bits___definition_ga491e96ebf2d049900f049cead51f320a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+SO}~((uint32\+\_\+t)0x00000010)  /$\ast$ Time stamp seconds overflow $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa245035f820779346591bee91d96b473}{}\label{group___peripheral___registers___bits___definition_gaa245035f820779346591bee91d96b473}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+A\+AB}~((uint32\+\_\+t)0x02000000)  /$\ast$ Address-\/\+Aligned beats $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gacec4fa12c34dc8fcacc2271f09ed0cbd}{}\label{group___peripheral___registers___bits___definition_gacec4fa12c34dc8fcacc2271f09ed0cbd}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+F\+PM}~((uint32\+\_\+t)0x01000000)  /$\ast$ 4x\+P\+B\+L mode $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gafcb4414b6567f8b131712e0dc5c62beb}{}\label{group___peripheral___registers___bits___definition_gafcb4414b6567f8b131712e0dc5c62beb}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+U\+SP}~((uint32\+\_\+t)0x00800000)  /$\ast$ Use separate P\+B\+L $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga91e71c4054613222a8610bde0b191d00}{}\label{group___peripheral___registers___bits___definition_ga91e71c4054613222a8610bde0b191d00}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+DP}~((uint32\+\_\+t)0x007\+E0000)  /$\ast$ Rx\+D\+M\+A P\+B\+L $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4f8be5fad8f704e418e3d799d4c6d3d1}{}\label{group___peripheral___registers___bits___definition_ga4f8be5fad8f704e418e3d799d4c6d3d1}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+1\+Beat}~((uint32\+\_\+t)0x00020000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 1 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac56caa9d3b3a4300bd1aa0405131d7b9}{}\label{group___peripheral___registers___bits___definition_gac56caa9d3b3a4300bd1aa0405131d7b9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+2\+Beat}~((uint32\+\_\+t)0x00040000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 2 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaaf9bcd9870547bd6f454db6667ccdecb}{}\label{group___peripheral___registers___bits___definition_gaaf9bcd9870547bd6f454db6667ccdecb}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4\+Beat}~((uint32\+\_\+t)0x00080000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 4 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf514499cdf6581fdcff5eaad5e6ab12f}{}\label{group___peripheral___registers___bits___definition_gaf514499cdf6581fdcff5eaad5e6ab12f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+8\+Beat}~((uint32\+\_\+t)0x00100000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 8 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad5b0089dafe1c8c2410127e93ea40681}{}\label{group___peripheral___registers___bits___definition_gad5b0089dafe1c8c2410127e93ea40681}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+16\+Beat}~((uint32\+\_\+t)0x00200000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 16 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2ed1d26d7d55828eadcea86f774c5dd3}{}\label{group___peripheral___registers___bits___definition_ga2ed1d26d7d55828eadcea86f774c5dd3}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+32\+Beat}~((uint32\+\_\+t)0x00400000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 32 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3636f50cc2841e5a945f7e908420cbd5}{}\label{group___peripheral___registers___bits___definition_ga3636f50cc2841e5a945f7e908420cbd5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+4\+Beat}~((uint32\+\_\+t)0x01020000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 4 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2a8ea3f877aaa74f8ea2d1a788ae3180}{}\label{group___peripheral___registers___bits___definition_ga2a8ea3f877aaa74f8ea2d1a788ae3180}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+8\+Beat}~((uint32\+\_\+t)0x01040000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 8 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7f0258c404d957601ae069a77c82d39b}{}\label{group___peripheral___registers___bits___definition_ga7f0258c404d957601ae069a77c82d39b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+16\+Beat}~((uint32\+\_\+t)0x01080000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 16 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3ebf97fad14c750a087ed09210e42a1b}{}\label{group___peripheral___registers___bits___definition_ga3ebf97fad14c750a087ed09210e42a1b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+32\+Beat}~((uint32\+\_\+t)0x01100000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 32 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf5e2d5606e920b57f303f032b0bad32b}{}\label{group___peripheral___registers___bits___definition_gaf5e2d5606e920b57f303f032b0bad32b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+64\+Beat}~((uint32\+\_\+t)0x01200000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 64 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad1eab5835a2d15d943d5a8fbed274478}{}\label{group___peripheral___registers___bits___definition_gad1eab5835a2d15d943d5a8fbed274478}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+128\+Beat}~((uint32\+\_\+t)0x01400000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 128 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5ea2c20d00d2428c5f6a8fe4d7ebb392}{}\label{group___peripheral___registers___bits___definition_ga5ea2c20d00d2428c5f6a8fe4d7ebb392}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+FB}~((uint32\+\_\+t)0x00010000)  /$\ast$ Fixed Burst $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga717f163fe72c7e1c999123160dde4143}{}\label{group___peripheral___registers___bits___definition_ga717f163fe72c7e1c999123160dde4143}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+PR}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ Rx Tx priority ratio $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae06b7c29931b088e66f13b055aaddcd6}{}\label{group___peripheral___registers___bits___definition_gae06b7c29931b088e66f13b055aaddcd6}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+1\+\_\+1}~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx Tx priority ratio $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga478e7d5ec02db7237be51fa5b83b9e25}{}\label{group___peripheral___registers___bits___definition_ga478e7d5ec02db7237be51fa5b83b9e25}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+2\+\_\+1}~((uint32\+\_\+t)0x00004000)  /$\ast$ Rx Tx priority ratio $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1d9e5dda525076cc163bdc29f18e4055}{}\label{group___peripheral___registers___bits___definition_ga1d9e5dda525076cc163bdc29f18e4055}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+3\+\_\+1}~((uint32\+\_\+t)0x00008000)  /$\ast$ Rx Tx priority ratio $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf9e4fd353c5a9ecee3feb428eb54ce2b}{}\label{group___peripheral___registers___bits___definition_gaf9e4fd353c5a9ecee3feb428eb54ce2b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+4\+\_\+1}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ Rx Tx priority ratio $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaad6d57a1f21bc958fa0cfab0cfed02b1}{}\label{group___peripheral___registers___bits___definition_gaad6d57a1f21bc958fa0cfab0cfed02b1}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+BL}~((uint32\+\_\+t)0x00003\+F00)  /$\ast$ Programmable burst length $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0e3daa2867b6d01e8eda765e77648599}{}\label{group___peripheral___registers___bits___definition_ga0e3daa2867b6d01e8eda765e77648599}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+1\+Beat}~((uint32\+\_\+t)0x00000100)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 1 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaefeb5f1c9376d0a0bc956aba567c7cb9}{}\label{group___peripheral___registers___bits___definition_gaefeb5f1c9376d0a0bc956aba567c7cb9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+2\+Beat}~((uint32\+\_\+t)0x00000200)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 2 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3a034f8cf671cba686e882172ad93949}{}\label{group___peripheral___registers___bits___definition_ga3a034f8cf671cba686e882172ad93949}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4\+Beat}~((uint32\+\_\+t)0x00000400)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 4 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga55ff9b7cebc3489fcaab886a065d372c}{}\label{group___peripheral___registers___bits___definition_ga55ff9b7cebc3489fcaab886a065d372c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+8\+Beat}~((uint32\+\_\+t)0x00000800)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 8 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae920200ec813649824a20b434c1eecb5}{}\label{group___peripheral___registers___bits___definition_gae920200ec813649824a20b434c1eecb5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+16\+Beat}~((uint32\+\_\+t)0x00001000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 16 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6351d1d02e94053527b8e18f393b1e82}{}\label{group___peripheral___registers___bits___definition_ga6351d1d02e94053527b8e18f393b1e82}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+32\+Beat}~((uint32\+\_\+t)0x00002000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 32 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga82d8ee65c1583f4ec9092bc45563d720}{}\label{group___peripheral___registers___bits___definition_ga82d8ee65c1583f4ec9092bc45563d720}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+4\+Beat}~((uint32\+\_\+t)0x01000100)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 4 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga89566024f4f6772d59592f5bacc7828d}{}\label{group___peripheral___registers___bits___definition_ga89566024f4f6772d59592f5bacc7828d}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+8\+Beat}~((uint32\+\_\+t)0x01000200)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 8 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga33acf850c7d6f97899f69d76d87a3dd6}{}\label{group___peripheral___registers___bits___definition_ga33acf850c7d6f97899f69d76d87a3dd6}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+16\+Beat}~((uint32\+\_\+t)0x01000400)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 16 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae5c68f3a0a692fbd81bac47bfe2340bb}{}\label{group___peripheral___registers___bits___definition_gae5c68f3a0a692fbd81bac47bfe2340bb}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+32\+Beat}~((uint32\+\_\+t)0x01000800)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 32 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga21298fccc783e5c6d65b9d64960b4ca2}{}\label{group___peripheral___registers___bits___definition_ga21298fccc783e5c6d65b9d64960b4ca2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+64\+Beat}~((uint32\+\_\+t)0x01001000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 64 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga40a789fc58356a8084c5f1eeba366de2}{}\label{group___peripheral___registers___bits___definition_ga40a789fc58356a8084c5f1eeba366de2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+128\+Beat}~((uint32\+\_\+t)0x01002000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 128 $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4c90887a852a858c630ac388bec0b392}{}\label{group___peripheral___registers___bits___definition_ga4c90887a852a858c630ac388bec0b392}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+E\+DE}~((uint32\+\_\+t)0x00000080)  /$\ast$ Enhanced Descriptor Enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf04f1ef51af153093743c190d25ea21b}{}\label{group___peripheral___registers___bits___definition_gaf04f1ef51af153093743c190d25ea21b}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+D\+SL}~((uint32\+\_\+t)0x0000007\+C)  /$\ast$ Descriptor Skip Length $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab1931fd959cb78283ab0cf0bd9804387}{}\label{group___peripheral___registers___bits___definition_gab1931fd959cb78283ab0cf0bd9804387}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+DA}~((uint32\+\_\+t)0x00000002)  /$\ast$ D\+M\+A arbitration scheme $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gafd126734c36f2db46c51e73cef07afce}{}\label{group___peripheral___registers___bits___definition_gafd126734c36f2db46c51e73cef07afce}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+SR}~((uint32\+\_\+t)0x00000001)  /$\ast$ Software reset $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2e8dfe321aeaecaa87e290f4d6e710dc}{}\label{group___peripheral___registers___bits___definition_ga2e8dfe321aeaecaa87e290f4d6e710dc}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+T\+P\+D\+R\+\_\+\+T\+PD}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Transmit poll demand $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaef2d9dbefaa6940adf6422092fae2da6}{}\label{group___peripheral___registers___bits___definition_gaef2d9dbefaa6940adf6422092fae2da6}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+R\+P\+D\+R\+\_\+\+R\+PD}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Receive poll demand  $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga83f1c5a5628c6e7dcd853e511eac49e8}{}\label{group___peripheral___registers___bits___definition_ga83f1c5a5628c6e7dcd853e511eac49e8}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+R\+D\+L\+A\+R\+\_\+\+S\+RL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Start of receive list $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga34e60ae1c7b80cf199c372b5e701b46e}{}\label{group___peripheral___registers___bits___definition_ga34e60ae1c7b80cf199c372b5e701b46e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+T\+D\+L\+A\+R\+\_\+\+S\+TL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Start of transmit list $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8f9f12964bc4e019afface14df2dc87c}{}\label{group___peripheral___registers___bits___definition_ga8f9f12964bc4e019afface14df2dc87c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+S\+TS}~((uint32\+\_\+t)0x20000000)  /$\ast$ Time-\/stamp trigger status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac55027d33ea49f5498f5c9a0dab629d7}{}\label{group___peripheral___registers___bits___definition_gac55027d33ea49f5498f5c9a0dab629d7}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+P\+M\+TS}~((uint32\+\_\+t)0x10000000)  /$\ast$ P\+M\+T status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4792ff5cd86cdea1edf34ea90448b34a}{}\label{group___peripheral___registers___bits___definition_ga4792ff5cd86cdea1edf34ea90448b34a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+M\+M\+CS}~((uint32\+\_\+t)0x08000000)  /$\ast$ M\+M\+C status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga2d6207fe0c8383456188e9bb1e2fb9fe}{}\label{group___peripheral___registers___bits___definition_ga2d6207fe0c8383456188e9bb1e2fb9fe}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+BS}~((uint32\+\_\+t)0x03800000)  /$\ast$ Error bits status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga098b5395babfd8474a75a5a2034c94f2}{}\label{group___peripheral___registers___bits___definition_ga098b5395babfd8474a75a5a2034c94f2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+B\+S\+\_\+\+Desc\+Access}~((uint32\+\_\+t)0x02000000)  /$\ast$ Error bits 0-\/data buffer, 1-\/desc. access $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga42e1dfda0e23a1ae10c0c05c405e5c73}{}\label{group___peripheral___registers___bits___definition_ga42e1dfda0e23a1ae10c0c05c405e5c73}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+B\+S\+\_\+\+Read\+Transf}~((uint32\+\_\+t)0x01000000)  /$\ast$ Error bits 0-\/write trnsf, 1-\/read transfr $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga315c68184fd0f0e510539dc8cd986393}{}\label{group___peripheral___registers___bits___definition_ga315c68184fd0f0e510539dc8cd986393}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+B\+S\+\_\+\+Data\+Transf\+Tx}~((uint32\+\_\+t)0x00800000)  /$\ast$ Error bits 0-\/\+Rx D\+M\+A, 1-\/\+Tx D\+M\+A $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gacd56804ed872078d962ef5f01dc295e1}{}\label{group___peripheral___registers___bits___definition_gacd56804ed872078d962ef5f01dc295e1}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+PS}~((uint32\+\_\+t)0x00700000)  /$\ast$ Transmit process state $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga806073adcecb9139b1c1d7ed35a4f37c}{}\label{group___peripheral___registers___bits___definition_ga806073adcecb9139b1c1d7ed35a4f37c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /$\ast$ Stopped -\/ Reset or Stop Tx Command issued  $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0c0d4830c8196127e9b26178b23b6f3e}{}\label{group___peripheral___registers___bits___definition_ga0c0d4830c8196127e9b26178b23b6f3e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Fetching}~((uint32\+\_\+t)0x00100000)  /$\ast$ Running -\/ fetching the Tx descriptor $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gadd9af883f17d4bbbdde6866ecf67afe2}{}\label{group___peripheral___registers___bits___definition_gadd9af883f17d4bbbdde6866ecf67afe2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Waiting}~((uint32\+\_\+t)0x00200000)  /$\ast$ Running -\/ waiting for status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga351ab7003c342ab1b43f9fd158fdc00d}{}\label{group___peripheral___registers___bits___definition_ga351ab7003c342ab1b43f9fd158fdc00d}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Reading}~((uint32\+\_\+t)0x00300000)  /$\ast$ Running -\/ reading the data from host memory $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga72af54920faf4b54e760c3784dccaf65}{}\label{group___peripheral___registers___bits___definition_ga72af54920faf4b54e760c3784dccaf65}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Suspended}~((uint32\+\_\+t)0x00600000)  /$\ast$ Suspended -\/ Tx Descriptor unavailabe $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga80b3558db79b5903dd3966ceed7bb1e8}{}\label{group___peripheral___registers___bits___definition_ga80b3558db79b5903dd3966ceed7bb1e8}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Closing}~((uint32\+\_\+t)0x00700000)  /$\ast$ Running -\/ closing Rx descriptor $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf6e95d2a805ec4d8e50de467825c86e0}{}\label{group___peripheral___registers___bits___definition_gaf6e95d2a805ec4d8e50de467825c86e0}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+PS}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Receive process state $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae773175991a44530bcd26057a7b3819e}{}\label{group___peripheral___registers___bits___definition_gae773175991a44530bcd26057a7b3819e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /$\ast$ Stopped -\/ Reset or Stop Rx Command issued $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6a2dfc943902722a1bce1d0a24125e45}{}\label{group___peripheral___registers___bits___definition_ga6a2dfc943902722a1bce1d0a24125e45}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Fetching}~((uint32\+\_\+t)0x00020000)  /$\ast$ Running -\/ fetching the Rx descriptor $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga92a04f8a6f4c047967d38e4fd3f4bbb9}{}\label{group___peripheral___registers___bits___definition_ga92a04f8a6f4c047967d38e4fd3f4bbb9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Waiting}~((uint32\+\_\+t)0x00060000)  /$\ast$ Running -\/ waiting for packet $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5440bd06e487e3ca5d64afebc8b48bac}{}\label{group___peripheral___registers___bits___definition_ga5440bd06e487e3ca5d64afebc8b48bac}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Suspended}~((uint32\+\_\+t)0x00080000)  /$\ast$ Suspended -\/ Rx Descriptor unavailable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad5e1406af058b582a7f60f8415edde15}{}\label{group___peripheral___registers___bits___definition_gad5e1406af058b582a7f60f8415edde15}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Closing}~((uint32\+\_\+t)0x000\+A0000)  /$\ast$ Running -\/ closing descriptor $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0976a4ba0b8dcbe42fdef38a8589fda8}{}\label{group___peripheral___registers___bits___definition_ga0976a4ba0b8dcbe42fdef38a8589fda8}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Queuing}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Running -\/ queuing the recieve frame into host memory $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae6aaf0193e4f15e2937cb18586567e43}{}\label{group___peripheral___registers___bits___definition_gae6aaf0193e4f15e2937cb18586567e43}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+N\+IS}~((uint32\+\_\+t)0x00010000)  /$\ast$ Normal interrupt summary $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad8585a6af3197e49831882373410d94c}{}\label{group___peripheral___registers___bits___definition_gad8585a6af3197e49831882373410d94c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+A\+IS}~((uint32\+\_\+t)0x00008000)  /$\ast$ Abnormal interrupt summary $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1cb15b33a997bec75b9c8750231ee411}{}\label{group___peripheral___registers___bits___definition_ga1cb15b33a997bec75b9c8750231ee411}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+RS}~((uint32\+\_\+t)0x00004000)  /$\ast$ Early receive status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga899d94d62f011fc56aa5814e528055f7}{}\label{group___peripheral___registers___bits___definition_ga899d94d62f011fc56aa5814e528055f7}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+F\+B\+ES}~((uint32\+\_\+t)0x00002000)  /$\ast$ Fatal bus error status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab28c0a99d8d2ff948096d06b6dfdab9c}{}\label{group___peripheral___registers___bits___definition_gab28c0a99d8d2ff948096d06b6dfdab9c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+TS}~((uint32\+\_\+t)0x00000400)  /$\ast$ Early transmit status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gacb828d827c627f704a53dc486cec821c}{}\label{group___peripheral___registers___bits___definition_gacb828d827c627f704a53dc486cec821c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+W\+TS}~((uint32\+\_\+t)0x00000200)  /$\ast$ Receive watchdog timeout status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3ce8d0c087f96b2b5c3e1db45cd1ecf5}{}\label{group___peripheral___registers___bits___definition_ga3ce8d0c087f96b2b5c3e1db45cd1ecf5}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+SS}~((uint32\+\_\+t)0x00000100)  /$\ast$ Receive process stopped status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga70de31c814e36b7bb2b752e7b62bf840}{}\label{group___peripheral___registers___bits___definition_ga70de31c814e36b7bb2b752e7b62bf840}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+B\+US}~((uint32\+\_\+t)0x00000080)  /$\ast$ Receive buffer unavailable status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5569311c70d6ededf186d9a8af19d884}{}\label{group___peripheral___registers___bits___definition_ga5569311c70d6ededf186d9a8af19d884}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+RS}~((uint32\+\_\+t)0x00000040)  /$\ast$ Receive status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga40f33df77007eab0110e1ffef365a2df}{}\label{group___peripheral___registers___bits___definition_ga40f33df77007eab0110e1ffef365a2df}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+US}~((uint32\+\_\+t)0x00000020)  /$\ast$ Transmit underflow status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf2597865c464586829cec4f8d26fb1f1}{}\label{group___peripheral___registers___bits___definition_gaf2597865c464586829cec4f8d26fb1f1}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+OS}~((uint32\+\_\+t)0x00000010)  /$\ast$ Receive overflow status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0c2f1e3cb729230b1099026b6a53b867}{}\label{group___peripheral___registers___bits___definition_ga0c2f1e3cb729230b1099026b6a53b867}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+J\+TS}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmit jabber timeout status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8c543637a7e9669b8bdb12265b5ff448}{}\label{group___peripheral___registers___bits___definition_ga8c543637a7e9669b8bdb12265b5ff448}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+B\+US}~((uint32\+\_\+t)0x00000004)  /$\ast$ Transmit buffer unavailable status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga26668ea80a2d794d72c0a441aa73d0d7}{}\label{group___peripheral___registers___bits___definition_ga26668ea80a2d794d72c0a441aa73d0d7}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+SS}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit process stopped status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad48c871e98a7794ce6cd8294baee114a}{}\label{group___peripheral___registers___bits___definition_gad48c871e98a7794ce6cd8294baee114a}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+TS}~((uint32\+\_\+t)0x00000001)  /$\ast$ Transmit status $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9aa47191609cba66df647cb7e8e10974}{}\label{group___peripheral___registers___bits___definition_ga9aa47191609cba66df647cb7e8e10974}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+D\+T\+C\+E\+FD}~((uint32\+\_\+t)0x04000000)  /$\ast$ Disable Dropping of T\+C\+P/\+I\+P checksum error frames $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gade93bfc37c0b1fc371b2fa1278ee7dfd}{}\label{group___peripheral___registers___bits___definition_gade93bfc37c0b1fc371b2fa1278ee7dfd}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+SF}~((uint32\+\_\+t)0x02000000)  /$\ast$ Receive store and forward $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7132ff722841d431f9c6d3fc7e0c8912}{}\label{group___peripheral___registers___bits___definition_ga7132ff722841d431f9c6d3fc7e0c8912}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+D\+F\+RF}~((uint32\+\_\+t)0x01000000)  /$\ast$ Disable flushing of received frames $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga61cfaa51bb7973e7e3c4fd6d549c88b2}{}\label{group___peripheral___registers___bits___definition_ga61cfaa51bb7973e7e3c4fd6d549c88b2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+SF}~((uint32\+\_\+t)0x00200000)  /$\ast$ Transmit store and forward $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga600b35b875335358746524e5f6760613}{}\label{group___peripheral___registers___bits___definition_ga600b35b875335358746524e5f6760613}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+F\+TF}~((uint32\+\_\+t)0x00100000)  /$\ast$ Flush transmit F\+I\+F\+O $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6ba6031456a00e99638005b7af823a49}{}\label{group___peripheral___registers___bits___definition_ga6ba6031456a00e99638005b7af823a49}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+TC}~((uint32\+\_\+t)0x0001\+C000)  /$\ast$ Transmit threshold control $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga8af2f55493df254efed28cad7fb72651}{}\label{group___peripheral___registers___bits___definition_ga8af2f55493df254efed28cad7fb72651}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 64 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaca0372554b5b8c2b816071ced929b30f}{}\label{group___peripheral___registers___bits___definition_gaca0372554b5b8c2b816071ced929b30f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00004000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 128 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0a0af7e5f2074a30e33e4845b1c72155}{}\label{group___peripheral___registers___bits___definition_ga0a0af7e5f2074a30e33e4845b1c72155}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+192\+Bytes}~((uint32\+\_\+t)0x00008000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 192 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4a29aa54f61418b0086bef0d8c9a4868}{}\label{group___peripheral___registers___bits___definition_ga4a29aa54f61418b0086bef0d8c9a4868}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+256\+Bytes}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 256 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae9d703eb56388097660839c0dbb2dcf4}{}\label{group___peripheral___registers___bits___definition_gae9d703eb56388097660839c0dbb2dcf4}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+40\+Bytes}~((uint32\+\_\+t)0x00010000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 40 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac6c6cd2f59e4f784ef22ca7873bcafe6}{}\label{group___peripheral___registers___bits___definition_gac6c6cd2f59e4f784ef22ca7873bcafe6}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00014000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 32 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3e74522b40a38dbc62dca1cc87f7b13f}{}\label{group___peripheral___registers___bits___definition_ga3e74522b40a38dbc62dca1cc87f7b13f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+24\+Bytes}~((uint32\+\_\+t)0x00018000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 24 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gac2e990a61fd2ca6d1f5d9e0fddfc1a76}{}\label{group___peripheral___registers___bits___definition_gac2e990a61fd2ca6d1f5d9e0fddfc1a76}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+16\+Bytes}~((uint32\+\_\+t)0x0001\+C000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 16 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6c21df36ca8ecb3c2d016cd4c683aded}{}\label{group___peripheral___registers___bits___definition_ga6c21df36ca8ecb3c2d016cd4c683aded}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00002000)  /$\ast$ Start/stop transmission command $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5f15d70215b151c4c151b7b8475939ce}{}\label{group___peripheral___registers___bits___definition_ga5f15d70215b151c4c151b7b8475939ce}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+F\+EF}~((uint32\+\_\+t)0x00000080)  /$\ast$ Forward error frames $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9ff2d7be55ac4e29a18d8490012d8d8f}{}\label{group___peripheral___registers___bits___definition_ga9ff2d7be55ac4e29a18d8490012d8d8f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+F\+U\+GF}~((uint32\+\_\+t)0x00000040)  /$\ast$ Forward undersized good frames $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad7fb0b48ffa17fb3c37e730e63790b95}{}\label{group___peripheral___registers___bits___definition_gad7fb0b48ffa17fb3c37e730e63790b95}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+TC}~((uint32\+\_\+t)0x00000018)  /$\ast$ receive threshold control $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga00653932f863ff8c73752e4dea63283d}{}\label{group___peripheral___registers___bits___definition_ga00653932f863ff8c73752e4dea63283d}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 64 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga29ec3c609bf796437bb50879be53974e}{}\label{group___peripheral___registers___bits___definition_ga29ec3c609bf796437bb50879be53974e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00000008)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 32 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6f4f5e1950abb65d6ed23e30994b7a26}{}\label{group___peripheral___registers___bits___definition_ga6f4f5e1950abb65d6ed23e30994b7a26}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+96\+Bytes}~((uint32\+\_\+t)0x00000010)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 96 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf73706fb0cf9a03909a55e3bcd19c75c}{}\label{group___peripheral___registers___bits___definition_gaf73706fb0cf9a03909a55e3bcd19c75c}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00000018)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 128 Bytes $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab7099f07f7c61fdc118cebe38db796e9}{}\label{group___peripheral___registers___bits___definition_gab7099f07f7c61fdc118cebe38db796e9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+O\+SF}~((uint32\+\_\+t)0x00000004)  /$\ast$ operate on second frame $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga6a9e1270eefa558420deba526b7cd2c2}{}\label{group___peripheral___registers___bits___definition_ga6a9e1270eefa558420deba526b7cd2c2}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+SR}~((uint32\+\_\+t)0x00000002)  /$\ast$ Start/stop receive $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaf08aaa0c916bb56d2e4e71fdf0f034da}{}\label{group___peripheral___registers___bits___definition_gaf08aaa0c916bb56d2e4e71fdf0f034da}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+N\+I\+SE}~((uint32\+\_\+t)0x00010000)  /$\ast$ Normal interrupt summary enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3c12b833cb206d8bafa7d60faebea805}{}\label{group___peripheral___registers___bits___definition_ga3c12b833cb206d8bafa7d60faebea805}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+A\+I\+SE}~((uint32\+\_\+t)0x00008000)  /$\ast$ Abnormal interrupt summary enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7ae9340fa928abb4664efbb5c8478756}{}\label{group___peripheral___registers___bits___definition_ga7ae9340fa928abb4664efbb5c8478756}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+E\+R\+IE}~((uint32\+\_\+t)0x00004000)  /$\ast$ Early receive interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4fe43c4432e0505a5509424665692807}{}\label{group___peripheral___registers___bits___definition_ga4fe43c4432e0505a5509424665692807}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+F\+B\+E\+IE}~((uint32\+\_\+t)0x00002000)  /$\ast$ Fatal bus error interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga92e94d1d37660b7cca9306ac020b4110}{}\label{group___peripheral___registers___bits___definition_ga92e94d1d37660b7cca9306ac020b4110}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+E\+T\+IE}~((uint32\+\_\+t)0x00000400)  /$\ast$ Early transmit interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga5b1c57b5102ca78372420b45a707b43e}{}\label{group___peripheral___registers___bits___definition_ga5b1c57b5102ca78372420b45a707b43e}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+W\+T\+IE}~((uint32\+\_\+t)0x00000200)  /$\ast$ Receive watchdog timeout interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gaa28e115ada97b2e6d793f9d542f93e35}{}\label{group___peripheral___registers___bits___definition_gaa28e115ada97b2e6d793f9d542f93e35}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+P\+S\+IE}~((uint32\+\_\+t)0x00000100)  /$\ast$ Receive process stopped interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gafcfba49acf14e8a0194e1fef8b1837f7}{}\label{group___peripheral___registers___bits___definition_gafcfba49acf14e8a0194e1fef8b1837f7}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+B\+U\+IE}~((uint32\+\_\+t)0x00000080)  /$\ast$ Receive buffer unavailable interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga0c349d0b4aa329d39fcfd10d59de7b26}{}\label{group___peripheral___registers___bits___definition_ga0c349d0b4aa329d39fcfd10d59de7b26}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+IE}~((uint32\+\_\+t)0x00000040)  /$\ast$ Receive interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga4bce67fd8ee3363c1ab95b9f5324f745}{}\label{group___peripheral___registers___bits___definition_ga4bce67fd8ee3363c1ab95b9f5324f745}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+U\+IE}~((uint32\+\_\+t)0x00000020)  /$\ast$ Transmit Underflow interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga91a59aa3adff595051bdda2da948ec71}{}\label{group___peripheral___registers___bits___definition_ga91a59aa3adff595051bdda2da948ec71}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+O\+IE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Receive Overflow interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gab3cdf8611ab9a0a7f4fc0e0090a33ba6}{}\label{group___peripheral___registers___bits___definition_gab3cdf8611ab9a0a7f4fc0e0090a33ba6}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+J\+T\+IE}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmit jabber timeout interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga7a9cd48115f0b32941ee3087e9c60ec9}{}\label{group___peripheral___registers___bits___definition_ga7a9cd48115f0b32941ee3087e9c60ec9}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+B\+U\+IE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Transmit buffer unavailable interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga37fc5c9c473407d77a379d7032147b59}{}\label{group___peripheral___registers___bits___definition_ga37fc5c9c473407d77a379d7032147b59}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+P\+S\+IE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit process stopped interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3d4b2c3e0d50326adf0e8b3955aa9972}{}\label{group___peripheral___registers___bits___definition_ga3d4b2c3e0d50326adf0e8b3955aa9972}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+IE}~((uint32\+\_\+t)0x00000001)  /$\ast$ Transmit interrupt enable $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1a19f069ddf349de788130cefdbc4149}{}\label{group___peripheral___registers___bits___definition_ga1a19f069ddf349de788130cefdbc4149}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+O\+F\+OC}~((uint32\+\_\+t)0x10000000)  /$\ast$ Overflow bit for F\+I\+F\+O overflow counter $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga3793f0a194ff3a19a1559824a821fe61}{}\label{group___peripheral___registers___bits___definition_ga3793f0a194ff3a19a1559824a821fe61}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+M\+FA}~((uint32\+\_\+t)0x0\+F\+F\+E0000)  /$\ast$ Number of frames missed by the application $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9595307f4b9d38f6e0991fa54c4bae8f}{}\label{group___peripheral___registers___bits___definition_ga9595307f4b9d38f6e0991fa54c4bae8f}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+O\+M\+FC}~((uint32\+\_\+t)0x00010000)  /$\ast$ Overflow bit for missed frame counter $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga9ffc962868d2b5ed265e7bffd6881aab}{}\label{group___peripheral___registers___bits___definition_ga9ffc962868d2b5ed265e7bffd6881aab}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+M\+FC}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ Number of frames missed by the controller $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga81aa193a52d5b3757a008b84eb0c6182}{}\label{group___peripheral___registers___bits___definition_ga81aa193a52d5b3757a008b84eb0c6182}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+T\+D\+R\+\_\+\+H\+T\+D\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host transmit descriptor address pointer $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gae013d158ee1e13f61069722eff4d52ac}{}\label{group___peripheral___registers___bits___definition_gae013d158ee1e13f61069722eff4d52ac}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+R\+D\+R\+\_\+\+H\+R\+D\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host receive descriptor address pointer $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gacb91f0f377b2bb0bfffe7df0ad46c7d3}{}\label{group___peripheral___registers___bits___definition_gacb91f0f377b2bb0bfffe7df0ad46c7d3}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+T\+B\+A\+R\+\_\+\+H\+T\+B\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host transmit buffer address pointer $\ast$/\hypertarget{group___peripheral___registers___bits___definition_gad3524cdddc8525fe50c6754029011e12}{}\label{group___peripheral___registers___bits___definition_gad3524cdddc8525fe50c6754029011e12}

\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+R\+B\+A\+R\+\_\+\+H\+R\+B\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host receive buffer address pointer $\ast$/\hypertarget{group___peripheral___registers___bits___definition_ga1cf1a9ed443f3498b67c658d26468212}{}\label{group___peripheral___registers___bits___definition_ga1cf1a9ed443f3498b67c658d26468212}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}{ADC_CCR_ADCPRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE~((uint32\+\_\+t)0x00030000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{}\label{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}
A\+D\+C\+P\+RE\mbox{[}1\+:0\mbox{]} bits (A\+DC prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}{ADC_CCR_ADCPRE_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{}\label{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}{ADC_CCR_ADCPRE_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{}\label{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS}{ADC_CCR_DDS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{}\label{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}
D\+MA disable selection (Multi-\/\+A\+DC mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY}{ADC_CCR_DELAY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY~((uint32\+\_\+t)0x00000\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{}\label{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}
D\+E\+L\+AY\mbox{[}3\+:0\mbox{]} bits (Delay between 2 sampling phases) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}{ADC_CCR_DELAY_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{}\label{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}{ADC_CCR_DELAY_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{}\label{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}{ADC_CCR_DELAY_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{}\label{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}{ADC_CCR_DELAY_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{}\label{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA}{ADC_CCR_DMA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA~((uint32\+\_\+t)0x0000\+C000)}\hypertarget{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{}\label{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}
D\+MA\mbox{[}1\+:0\mbox{]} bits (Direct Memory Access mode for multimode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0}{ADC_CCR_DMA_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{}\label{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1}{ADC_CCR_DMA_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{}\label{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI}{ADC_CCR_MULTI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI~((uint32\+\_\+t)0x0000001\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{}\label{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}
M\+U\+L\+TI\mbox{[}4\+:0\mbox{]} bits (Multi-\/\+A\+DC mode selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0}{ADC_CCR_MULTI_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{}\label{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1}{ADC_CCR_MULTI_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{}\label{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2}{ADC_CCR_MULTI_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{}\label{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3}{ADC_CCR_MULTI_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{}\label{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4}{ADC_CCR_MULTI_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{}\label{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE}{ADC_CCR_TSVREFE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{}\label{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}
Temperature Sensor and V\+R\+E\+F\+I\+NT Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE}}
\index{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE@{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE}{ADC_CCR_VBATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{}\label{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}
V\+B\+AT Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1@{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1}}
\index{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1@{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1}{ADC_CDR_DATA1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{}\label{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}
1st data of a pair of regular conversions \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2@{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2}}
\index{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2@{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2}{ADC_CDR_DATA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{}\label{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}
2nd data of a pair of regular conversions \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH}{ADC_CR1_AWDCH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH~((uint32\+\_\+t)0x0000001\+F)}\hypertarget{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{}\label{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}
A\+W\+D\+CH\mbox{[}4\+:0\mbox{]} bits (Analog watchdog channel select bits) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}{ADC_CR1_AWDCH_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{}\label{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}{ADC_CR1_AWDCH_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{}\label{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}{ADC_CR1_AWDCH_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{}\label{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}{ADC_CR1_AWDCH_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{}\label{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}{ADC_CR1_AWDCH_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{}\label{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}{ADC_CR1_AWDEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{}\label{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}
Analog watchdog enable on regular channels \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE}{ADC_CR1_AWDIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{}\label{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}
A\+Analog Watchdog interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}{ADC_CR1_AWDSGL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{}\label{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}
Enable the watchdog on a single channel in scan mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN}{ADC_CR1_DISCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{}\label{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}
Discontinuous mode on regular channels \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM}{ADC_CR1_DISCNUM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM~((uint32\+\_\+t)0x0000\+E000)}\hypertarget{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{}\label{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}
D\+I\+S\+C\+N\+UM\mbox{[}2\+:0\mbox{]} bits (Discontinuous mode channel count) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0}{ADC_CR1_DISCNUM_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{}\label{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1}{ADC_CR1_DISCNUM_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{}\label{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2}{ADC_CR1_DISCNUM_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{}\label{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE}{ADC_CR1_EOCIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{}\label{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}
Interrupt enable for E\+OC \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO}{ADC_CR1_JAUTO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{}\label{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}
Automatic injected group conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}{ADC_CR1_JAWDEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{}\label{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}
Analog watchdog enable on injected channels \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN}{ADC_CR1_JDISCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{}\label{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}
Discontinuous mode on injected channels \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE}{ADC_CR1_JEOCIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{}\label{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}
Interrupt enable for injected channels \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE}{ADC_CR1_OVRIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{}\label{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}
overrun interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES}{ADC_CR1_RES}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES~((uint32\+\_\+t)0x03000000)}\hypertarget{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{}\label{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}
R\+ES\mbox{[}2\+:0\mbox{]} bits (Resolution) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0}{ADC_CR1_RES_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{}\label{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1}{ADC_CR1_RES_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{}\label{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN}}
\index{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN@{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN}{ADC_CR1_SCAN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{}\label{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}
Scan mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON}{ADC_CR2_ADON}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{}\label{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}
A/D Converter ON / O\+FF \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN}{ADC_CR2_ALIGN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{}\label{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}
Data Alignment \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT}{ADC_CR2_CONT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{}\label{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}
Continuous Conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS}{ADC_CR2_DDS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{}\label{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}
D\+MA disable selection (Single A\+DC) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA}{ADC_CR2_DMA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{}\label{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}
Direct Memory access mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS}{ADC_CR2_EOCS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{}\label{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}
End of conversion selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN}{ADC_CR2_EXTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{}\label{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}
E\+X\+T\+EN\mbox{[}1\+:0\mbox{]} bits (External Trigger Conversion mode for regular channelsp) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0}{ADC_CR2_EXTEN_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{}\label{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1}{ADC_CR2_EXTEN_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{}\label{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}{ADC_CR2_EXTSEL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{}\label{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}
E\+X\+T\+S\+EL\mbox{[}3\+:0\mbox{]} bits (External Event Select for regular group) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}{ADC_CR2_EXTSEL_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{}\label{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}{ADC_CR2_EXTSEL_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{}\label{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}{ADC_CR2_EXTSEL_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{}\label{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}{ADC_CR2_EXTSEL_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{}\label{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN}{ADC_CR2_JEXTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN~((uint32\+\_\+t)0x00300000)}\hypertarget{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{}\label{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}
J\+E\+X\+T\+EN\mbox{[}1\+:0\mbox{]} bits (External Trigger Conversion mode for injected channelsp) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0}{ADC_CR2_JEXTEN_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{}\label{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1}{ADC_CR2_JEXTEN_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{}\label{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL}{ADC_CR2_JEXTSEL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL~((uint32\+\_\+t)0x000\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{}\label{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}
J\+E\+X\+T\+S\+EL\mbox{[}3\+:0\mbox{]} bits (External event select for injected group) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0}{ADC_CR2_JEXTSEL_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{}\label{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1}{ADC_CR2_JEXTSEL_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{}\label{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2}{ADC_CR2_JEXTSEL_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{}\label{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3}{ADC_CR2_JEXTSEL_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{}\label{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT}{ADC_CR2_JSWSTART}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{}\label{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}
Start Conversion of injected channels \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT}}
\index{A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT}{ADC_CR2_SWSTART}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{}\label{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}
Start Conversion of regular channels \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1}{ADC_CSR_AWD1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{}\label{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}
A\+D\+C1 Analog watchdog flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2}{ADC_CSR_AWD2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{}\label{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}
A\+D\+C2 Analog watchdog flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3}{ADC_CSR_AWD3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{}\label{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}
A\+D\+C3 Analog watchdog flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1}{ADC_CSR_DOVR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{}\label{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}
A\+D\+C1 D\+MA overrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2}{ADC_CSR_DOVR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}{}\label{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}
A\+D\+C2 D\+MA overrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3}{ADC_CSR_DOVR3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}{}\label{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}
A\+D\+C3 D\+MA overrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1}{ADC_CSR_EOC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{}\label{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}
A\+D\+C1 End of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2}{ADC_CSR_EOC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{}\label{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}
A\+D\+C2 End of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3}{ADC_CSR_EOC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{}\label{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}
A\+D\+C3 End of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1}{ADC_CSR_JEOC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{}\label{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}
A\+D\+C1 Injected channel end of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2}{ADC_CSR_JEOC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{}\label{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}
A\+D\+C2 Injected channel end of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3}{ADC_CSR_JEOC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{}\label{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}
A\+D\+C3 Injected channel end of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1}{ADC_CSR_JSTRT1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{}\label{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}
A\+D\+C1 Injected channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2}{ADC_CSR_JSTRT2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{}\label{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}
A\+D\+C2 Injected channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3}{ADC_CSR_JSTRT3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{}\label{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}
A\+D\+C3 Injected channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1}{ADC_CSR_STRT1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{}\label{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}
A\+D\+C1 Regular channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2}{ADC_CSR_STRT2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{}\label{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}
A\+D\+C2 Regular channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3}}
\index{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3@{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3}{ADC_CSR_STRT3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{}\label{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}
A\+D\+C3 Regular channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA@{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA@{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA}{ADC_DR_ADC2DATA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{}\label{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}
A\+D\+C2 data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA}{ADC_DR_DATA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{}\label{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}
Regular data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT@{A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT}}
\index{A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT@{A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT}{ADC_HTR_HT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{}\label{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}
Analog watchdog high threshold \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA}}
\index{A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA}{ADC_JDR1_JDATA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{}\label{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}
Injected data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA}}
\index{A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA}{ADC_JDR2_JDATA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{}\label{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}
Injected data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA}}
\index{A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA}{ADC_JDR3_JDATA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{}\label{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}
Injected data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA}}
\index{A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA@{A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA}{ADC_JDR4_JDATA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{}\label{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}
Injected data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1@{A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1}}
\index{A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1@{A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1}{ADC_JOFR1_JOFFSET1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{}\label{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}
Data offset for injected channel 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2@{A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2}}
\index{A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2@{A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2}{ADC_JOFR2_JOFFSET2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{}\label{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}
Data offset for injected channel 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3@{A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3}}
\index{A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3@{A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3}{ADC_JOFR3_JOFFSET3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{}\label{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}
Data offset for injected channel 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4@{A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4}}
\index{A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4@{A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4}{ADC_JOFR4_JOFFSET4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{}\label{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}
Data offset for injected channel 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL}{ADC_JSQR_JL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL~((uint32\+\_\+t)0x00300000)}\hypertarget{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{}\label{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}
JL\mbox{[}1\+:0\mbox{]} bits (Injected Sequence length) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0}{ADC_JSQR_JL_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{}\label{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1}{ADC_JSQR_JL_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{}\label{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1}{ADC_JSQR_JSQ1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1~((uint32\+\_\+t)0x0000001\+F)}\hypertarget{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{}\label{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}
J\+S\+Q1\mbox{[}4\+:0\mbox{]} bits (1st conversion in injected sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0}{ADC_JSQR_JSQ1_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{}\label{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1}{ADC_JSQR_JSQ1_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{}\label{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2}{ADC_JSQR_JSQ1_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{}\label{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3}{ADC_JSQR_JSQ1_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{}\label{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4}{ADC_JSQR_JSQ1_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{}\label{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2}{ADC_JSQR_JSQ2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2~((uint32\+\_\+t)0x000003\+E0)}\hypertarget{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{}\label{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}
J\+S\+Q2\mbox{[}4\+:0\mbox{]} bits (2nd conversion in injected sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0}{ADC_JSQR_JSQ2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{}\label{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1}{ADC_JSQR_JSQ2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{}\label{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2}{ADC_JSQR_JSQ2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{}\label{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3}{ADC_JSQR_JSQ2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{}\label{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4}{ADC_JSQR_JSQ2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{}\label{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3}{ADC_JSQR_JSQ3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3~((uint32\+\_\+t)0x00007\+C00)}\hypertarget{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{}\label{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}
J\+S\+Q3\mbox{[}4\+:0\mbox{]} bits (3rd conversion in injected sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0}{ADC_JSQR_JSQ3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{}\label{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1}{ADC_JSQR_JSQ3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{}\label{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2}{ADC_JSQR_JSQ3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{}\label{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3}{ADC_JSQR_JSQ3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{}\label{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4}{ADC_JSQR_JSQ3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{}\label{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4}{ADC_JSQR_JSQ4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4~((uint32\+\_\+t)0x000\+F8000)}\hypertarget{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{}\label{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}
J\+S\+Q4\mbox{[}4\+:0\mbox{]} bits (4th conversion in injected sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0}{ADC_JSQR_JSQ4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{}\label{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1}{ADC_JSQR_JSQ4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{}\label{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2}{ADC_JSQR_JSQ4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{}\label{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3}{ADC_JSQR_JSQ4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{}\label{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4}}
\index{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4@{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4}{ADC_JSQR_JSQ4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{}\label{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT@{A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT}}
\index{A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT@{A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT}{ADC_LTR_LT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{}\label{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}
Analog watchdog low threshold \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10}{ADC_SMPR1_SMP10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10~((uint32\+\_\+t)0x00000007)}\hypertarget{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{}\label{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}
S\+M\+P10\mbox{[}2\+:0\mbox{]} bits (Channel 10 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}{ADC_SMPR1_SMP10_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{}\label{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}{ADC_SMPR1_SMP10_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{}\label{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}{ADC_SMPR1_SMP10_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{}\label{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11}{ADC_SMPR1_SMP11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11~((uint32\+\_\+t)0x00000038)}\hypertarget{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{}\label{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}
S\+M\+P11\mbox{[}2\+:0\mbox{]} bits (Channel 11 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0}{ADC_SMPR1_SMP11_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{}\label{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1}{ADC_SMPR1_SMP11_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{}\label{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2}{ADC_SMPR1_SMP11_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{}\label{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12}{ADC_SMPR1_SMP12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12~((uint32\+\_\+t)0x000001\+C0)}\hypertarget{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{}\label{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}
S\+M\+P12\mbox{[}2\+:0\mbox{]} bits (Channel 12 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0}{ADC_SMPR1_SMP12_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{}\label{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1}{ADC_SMPR1_SMP12_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{}\label{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2}{ADC_SMPR1_SMP12_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{}\label{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13}{ADC_SMPR1_SMP13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13~((uint32\+\_\+t)0x00000\+E00)}\hypertarget{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{}\label{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}
S\+M\+P13\mbox{[}2\+:0\mbox{]} bits (Channel 13 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0}{ADC_SMPR1_SMP13_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{}\label{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1}{ADC_SMPR1_SMP13_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{}\label{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2}{ADC_SMPR1_SMP13_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{}\label{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14}{ADC_SMPR1_SMP14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14~((uint32\+\_\+t)0x00007000)}\hypertarget{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{}\label{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}
S\+M\+P14\mbox{[}2\+:0\mbox{]} bits (Channel 14 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0}{ADC_SMPR1_SMP14_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{}\label{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1}{ADC_SMPR1_SMP14_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{}\label{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2}{ADC_SMPR1_SMP14_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{}\label{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15}{ADC_SMPR1_SMP15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15~((uint32\+\_\+t)0x00038000)}\hypertarget{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{}\label{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}
S\+M\+P15\mbox{[}2\+:0\mbox{]} bits (Channel 15 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0}{ADC_SMPR1_SMP15_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{}\label{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1}{ADC_SMPR1_SMP15_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{}\label{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2}{ADC_SMPR1_SMP15_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{}\label{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16}{ADC_SMPR1_SMP16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16~((uint32\+\_\+t)0x001\+C0000)}\hypertarget{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{}\label{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}
S\+M\+P16\mbox{[}2\+:0\mbox{]} bits (Channel 16 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0}{ADC_SMPR1_SMP16_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{}\label{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1}{ADC_SMPR1_SMP16_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{}\label{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2}{ADC_SMPR1_SMP16_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{}\label{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17}{ADC_SMPR1_SMP17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17~((uint32\+\_\+t)0x00\+E00000)}\hypertarget{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{}\label{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}
S\+M\+P17\mbox{[}2\+:0\mbox{]} bits (Channel 17 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0}{ADC_SMPR1_SMP17_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{}\label{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1}{ADC_SMPR1_SMP17_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{}\label{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2}{ADC_SMPR1_SMP17_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{}\label{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18}{ADC_SMPR1_SMP18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18~((uint32\+\_\+t)0x07000000)}\hypertarget{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{}\label{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}
S\+M\+P18\mbox{[}2\+:0\mbox{]} bits (Channel 18 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0}{ADC_SMPR1_SMP18_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{}\label{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1}{ADC_SMPR1_SMP18_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{}\label{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2}{ADC_SMPR1_SMP18_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{}\label{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0}{ADC_SMPR2_SMP0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0~((uint32\+\_\+t)0x00000007)}\hypertarget{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{}\label{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}
S\+M\+P0\mbox{[}2\+:0\mbox{]} bits (Channel 0 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0}{ADC_SMPR2_SMP0_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{}\label{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1}{ADC_SMPR2_SMP0_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{}\label{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2}{ADC_SMPR2_SMP0_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{}\label{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1}{ADC_SMPR2_SMP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1~((uint32\+\_\+t)0x00000038)}\hypertarget{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{}\label{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}
S\+M\+P1\mbox{[}2\+:0\mbox{]} bits (Channel 1 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0}{ADC_SMPR2_SMP1_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{}\label{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1}{ADC_SMPR2_SMP1_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{}\label{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2}{ADC_SMPR2_SMP1_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{}\label{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2}{ADC_SMPR2_SMP2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2~((uint32\+\_\+t)0x000001\+C0)}\hypertarget{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{}\label{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}
S\+M\+P2\mbox{[}2\+:0\mbox{]} bits (Channel 2 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0}{ADC_SMPR2_SMP2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{}\label{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1}{ADC_SMPR2_SMP2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{}\label{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2}{ADC_SMPR2_SMP2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{}\label{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3}{ADC_SMPR2_SMP3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3~((uint32\+\_\+t)0x00000\+E00)}\hypertarget{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{}\label{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}
S\+M\+P3\mbox{[}2\+:0\mbox{]} bits (Channel 3 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0}{ADC_SMPR2_SMP3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{}\label{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1}{ADC_SMPR2_SMP3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{}\label{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2}{ADC_SMPR2_SMP3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{}\label{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4}{ADC_SMPR2_SMP4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4~((uint32\+\_\+t)0x00007000)}\hypertarget{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{}\label{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}
S\+M\+P4\mbox{[}2\+:0\mbox{]} bits (Channel 4 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0}{ADC_SMPR2_SMP4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{}\label{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1}{ADC_SMPR2_SMP4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{}\label{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2}{ADC_SMPR2_SMP4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{}\label{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5}{ADC_SMPR2_SMP5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5~((uint32\+\_\+t)0x00038000)}\hypertarget{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{}\label{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}
S\+M\+P5\mbox{[}2\+:0\mbox{]} bits (Channel 5 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0}{ADC_SMPR2_SMP5_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{}\label{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1}{ADC_SMPR2_SMP5_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{}\label{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2}{ADC_SMPR2_SMP5_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{}\label{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6}{ADC_SMPR2_SMP6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6~((uint32\+\_\+t)0x001\+C0000)}\hypertarget{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{}\label{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}
S\+M\+P6\mbox{[}2\+:0\mbox{]} bits (Channel 6 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0}{ADC_SMPR2_SMP6_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{}\label{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1}{ADC_SMPR2_SMP6_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{}\label{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2}{ADC_SMPR2_SMP6_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{}\label{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7}{ADC_SMPR2_SMP7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7~((uint32\+\_\+t)0x00\+E00000)}\hypertarget{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{}\label{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}
S\+M\+P7\mbox{[}2\+:0\mbox{]} bits (Channel 7 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0}{ADC_SMPR2_SMP7_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{}\label{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1}{ADC_SMPR2_SMP7_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{}\label{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2}{ADC_SMPR2_SMP7_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{}\label{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8}{ADC_SMPR2_SMP8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8~((uint32\+\_\+t)0x07000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{}\label{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}
S\+M\+P8\mbox{[}2\+:0\mbox{]} bits (Channel 8 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0}{ADC_SMPR2_SMP8_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{}\label{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1}{ADC_SMPR2_SMP8_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{}\label{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2}{ADC_SMPR2_SMP8_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{}\label{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9}{ADC_SMPR2_SMP9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9~((uint32\+\_\+t)0x38000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{}\label{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}
S\+M\+P9\mbox{[}2\+:0\mbox{]} bits (Channel 9 Sample time selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0}{ADC_SMPR2_SMP9_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{}\label{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1}{ADC_SMPR2_SMP9_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{}\label{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2@{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2}{ADC_SMPR2_SMP9_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{}\label{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L}{ADC_SQR1_L}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{}\label{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}
L\mbox{[}3\+:0\mbox{]} bits (Regular channel sequence length) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0}{ADC_SQR1_L_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{}\label{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1}{ADC_SQR1_L_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{}\label{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2}{ADC_SQR1_L_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{}\label{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3}{ADC_SQR1_L_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{}\label{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13}{ADC_SQR1_SQ13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13~((uint32\+\_\+t)0x0000001\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{}\label{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}
S\+Q13\mbox{[}4\+:0\mbox{]} bits (13th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0}{ADC_SQR1_SQ13_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{}\label{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1}{ADC_SQR1_SQ13_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{}\label{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2}{ADC_SQR1_SQ13_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{}\label{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3}{ADC_SQR1_SQ13_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{}\label{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4}{ADC_SQR1_SQ13_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{}\label{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14}{ADC_SQR1_SQ14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14~((uint32\+\_\+t)0x000003\+E0)}\hypertarget{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{}\label{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}
S\+Q14\mbox{[}4\+:0\mbox{]} bits (14th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0}{ADC_SQR1_SQ14_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{}\label{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1}{ADC_SQR1_SQ14_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{}\label{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2}{ADC_SQR1_SQ14_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{}\label{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3}{ADC_SQR1_SQ14_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{}\label{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4}{ADC_SQR1_SQ14_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{}\label{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15}{ADC_SQR1_SQ15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15~((uint32\+\_\+t)0x00007\+C00)}\hypertarget{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{}\label{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}
S\+Q15\mbox{[}4\+:0\mbox{]} bits (15th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0}{ADC_SQR1_SQ15_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{}\label{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1}{ADC_SQR1_SQ15_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{}\label{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2}{ADC_SQR1_SQ15_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{}\label{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3}{ADC_SQR1_SQ15_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{}\label{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4}{ADC_SQR1_SQ15_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{}\label{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16}{ADC_SQR1_SQ16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16~((uint32\+\_\+t)0x000\+F8000)}\hypertarget{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{}\label{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}
S\+Q16\mbox{[}4\+:0\mbox{]} bits (16th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0}{ADC_SQR1_SQ16_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{}\label{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1}{ADC_SQR1_SQ16_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{}\label{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2}{ADC_SQR1_SQ16_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{}\label{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3}{ADC_SQR1_SQ16_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{}\label{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4}{ADC_SQR1_SQ16_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{}\label{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10}{ADC_SQR2_SQ10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10~((uint32\+\_\+t)0x000\+F8000)}\hypertarget{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{}\label{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}
S\+Q10\mbox{[}4\+:0\mbox{]} bits (10th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0}{ADC_SQR2_SQ10_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{}\label{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1}{ADC_SQR2_SQ10_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{}\label{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2}{ADC_SQR2_SQ10_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{}\label{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3}{ADC_SQR2_SQ10_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{}\label{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4}{ADC_SQR2_SQ10_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{}\label{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11}{ADC_SQR2_SQ11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11~((uint32\+\_\+t)0x01\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{}\label{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}
S\+Q11\mbox{[}4\+:0\mbox{]} bits (11th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0}{ADC_SQR2_SQ11_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{}\label{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1}{ADC_SQR2_SQ11_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{}\label{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2}{ADC_SQR2_SQ11_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{}\label{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3}{ADC_SQR2_SQ11_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{}\label{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4}{ADC_SQR2_SQ11_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{}\label{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12}{ADC_SQR2_SQ12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12~((uint32\+\_\+t)0x3\+E000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{}\label{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}
S\+Q12\mbox{[}4\+:0\mbox{]} bits (12th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0}{ADC_SQR2_SQ12_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{}\label{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1}{ADC_SQR2_SQ12_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{}\label{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2}{ADC_SQR2_SQ12_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{}\label{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3}{ADC_SQR2_SQ12_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{}\label{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4}{ADC_SQR2_SQ12_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{}\label{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7}{ADC_SQR2_SQ7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7~((uint32\+\_\+t)0x0000001\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{}\label{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}
S\+Q7\mbox{[}4\+:0\mbox{]} bits (7th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0}{ADC_SQR2_SQ7_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{}\label{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1}{ADC_SQR2_SQ7_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{}\label{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2}{ADC_SQR2_SQ7_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{}\label{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3}{ADC_SQR2_SQ7_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{}\label{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4}{ADC_SQR2_SQ7_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{}\label{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8}{ADC_SQR2_SQ8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8~((uint32\+\_\+t)0x000003\+E0)}\hypertarget{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{}\label{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}
S\+Q8\mbox{[}4\+:0\mbox{]} bits (8th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0}{ADC_SQR2_SQ8_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{}\label{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1}{ADC_SQR2_SQ8_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{}\label{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2}{ADC_SQR2_SQ8_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{}\label{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3}{ADC_SQR2_SQ8_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{}\label{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4}{ADC_SQR2_SQ8_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{}\label{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9}{ADC_SQR2_SQ9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9~((uint32\+\_\+t)0x00007\+C00)}\hypertarget{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{}\label{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}
S\+Q9\mbox{[}4\+:0\mbox{]} bits (9th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0}{ADC_SQR2_SQ9_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{}\label{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1}{ADC_SQR2_SQ9_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{}\label{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2}{ADC_SQR2_SQ9_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{}\label{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3}{ADC_SQR2_SQ9_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{}\label{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4}{ADC_SQR2_SQ9_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{}\label{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1}{ADC_SQR3_SQ1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1~((uint32\+\_\+t)0x0000001\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{}\label{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}
S\+Q1\mbox{[}4\+:0\mbox{]} bits (1st conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0}{ADC_SQR3_SQ1_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{}\label{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1}{ADC_SQR3_SQ1_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{}\label{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2}{ADC_SQR3_SQ1_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{}\label{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3}{ADC_SQR3_SQ1_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{}\label{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4}{ADC_SQR3_SQ1_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{}\label{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2}{ADC_SQR3_SQ2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2~((uint32\+\_\+t)0x000003\+E0)}\hypertarget{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{}\label{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}
S\+Q2\mbox{[}4\+:0\mbox{]} bits (2nd conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0}{ADC_SQR3_SQ2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{}\label{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1}{ADC_SQR3_SQ2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{}\label{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2}{ADC_SQR3_SQ2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{}\label{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3}{ADC_SQR3_SQ2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{}\label{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4}{ADC_SQR3_SQ2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{}\label{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3}{ADC_SQR3_SQ3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3~((uint32\+\_\+t)0x00007\+C00)}\hypertarget{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{}\label{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}
S\+Q3\mbox{[}4\+:0\mbox{]} bits (3rd conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0}{ADC_SQR3_SQ3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{}\label{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1}{ADC_SQR3_SQ3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{}\label{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2}{ADC_SQR3_SQ3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{}\label{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3}{ADC_SQR3_SQ3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{}\label{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4}{ADC_SQR3_SQ3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{}\label{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4}{ADC_SQR3_SQ4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4~((uint32\+\_\+t)0x000\+F8000)}\hypertarget{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{}\label{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}
S\+Q4\mbox{[}4\+:0\mbox{]} bits (4th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0}{ADC_SQR3_SQ4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{}\label{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1}{ADC_SQR3_SQ4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{}\label{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2}{ADC_SQR3_SQ4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{}\label{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3}{ADC_SQR3_SQ4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{}\label{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4}{ADC_SQR3_SQ4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{}\label{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5}{ADC_SQR3_SQ5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5~((uint32\+\_\+t)0x01\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{}\label{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}
S\+Q5\mbox{[}4\+:0\mbox{]} bits (5th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0}{ADC_SQR3_SQ5_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{}\label{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1}{ADC_SQR3_SQ5_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{}\label{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2}{ADC_SQR3_SQ5_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{}\label{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3}{ADC_SQR3_SQ5_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{}\label{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4}{ADC_SQR3_SQ5_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{}\label{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6}{ADC_SQR3_SQ6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6~((uint32\+\_\+t)0x3\+E000000)}\hypertarget{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{}\label{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}
S\+Q6\mbox{[}4\+:0\mbox{]} bits (6th conversion in regular sequence) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0}{ADC_SQR3_SQ6_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{}\label{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1}{ADC_SQR3_SQ6_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{}\label{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2}{ADC_SQR3_SQ6_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{}\label{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3}{ADC_SQR3_SQ6_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{}\label{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4}}
\index{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4@{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4}{ADC_SQR3_SQ6_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{}\label{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD@{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD}}
\index{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD@{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD}{ADC_SR_AWD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{}\label{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}
Analog watchdog flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC@{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC}}
\index{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC@{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC}{ADC_SR_EOC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{}\label{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}
End of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC@{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC}}
\index{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC@{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC}{ADC_SR_JEOC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{}\label{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}
Injected channel end of conversion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT@{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT}}
\index{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT@{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT}{ADC_SR_JSTRT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{}\label{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}
Injected channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR@{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR}}
\index{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR@{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR}{ADC_SR_OVR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{}\label{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}
Overrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT@{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT}}
\index{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT@{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT}{ADC_SR_STRT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{}\label{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}
Regular channel Start flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP}}
\index{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP}{CAN_BTR_BRP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP~((uint32\+\_\+t)0x000003\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{}\label{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}
Baud Rate Prescaler \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM}}
\index{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM}{CAN_BTR_LBKM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{}\label{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}
Loop Back Mode (Debug) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM}}
\index{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM}{CAN_BTR_SILM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{}\label{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}
Silent Mode Mailbox registers \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW}}
\index{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW}{CAN_BTR_SJW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW~((uint32\+\_\+t)0x03000000)}\hypertarget{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{}\label{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}
Resynchronization Jump Width \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1}}
\index{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1}{CAN_BTR_TS1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1~((uint32\+\_\+t)0x000\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{}\label{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}
Time Segment 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2}}
\index{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2@{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2}{CAN_BTR_TS2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2~((uint32\+\_\+t)0x00700000)}\hypertarget{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{}\label{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}
Time Segment 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF}{CAN_ESR_BOFF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{}\label{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}
Bus-\/\+Off Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF}{CAN_ESR_EPVF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{}\label{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}
Error Passive Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF}{CAN_ESR_EWGF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{}\label{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}
Error Warning Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC}{CAN_ESR_LEC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC~((uint32\+\_\+t)0x00000070)}\hypertarget{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{}\label{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}
L\+EC\mbox{[}2\+:0\mbox{]} bits (Last Error Code) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0}{CAN_ESR_LEC_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{}\label{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1}{CAN_ESR_LEC_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{}\label{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2}{CAN_ESR_LEC_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{}\label{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC}{CAN_ESR_REC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{}\label{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}
Receive Error Counter \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC}}
\index{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC@{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC}{CAN_ESR_TEC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{}\label{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}
Least significant byte of the 9-\/bit Transmit Error Counter \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0}{CAN_F0R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{}\label{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1}{CAN_F0R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{}\label{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10}{CAN_F0R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{}\label{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11}{CAN_F0R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{}\label{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12}{CAN_F0R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{}\label{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13}{CAN_F0R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{}\label{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14}{CAN_F0R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{}\label{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15}{CAN_F0R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{}\label{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16}{CAN_F0R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{}\label{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17}{CAN_F0R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{}\label{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18}{CAN_F0R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{}\label{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19}{CAN_F0R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{}\label{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2}{CAN_F0R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{}\label{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20}{CAN_F0R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{}\label{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21}{CAN_F0R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{}\label{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22}{CAN_F0R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{}\label{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23}{CAN_F0R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{}\label{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24}{CAN_F0R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{}\label{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25}{CAN_F0R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{}\label{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26}{CAN_F0R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{}\label{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27}{CAN_F0R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{}\label{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28}{CAN_F0R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{}\label{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29}{CAN_F0R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{}\label{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3}{CAN_F0R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{}\label{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30}{CAN_F0R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{}\label{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31}{CAN_F0R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{}\label{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4}{CAN_F0R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{}\label{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5}{CAN_F0R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{}\label{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6}{CAN_F0R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{}\label{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7}{CAN_F0R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{}\label{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8}{CAN_F0R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{}\label{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9}{CAN_F0R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{}\label{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0}{CAN_F0R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{}\label{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1}{CAN_F0R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{}\label{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10}{CAN_F0R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{}\label{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11}{CAN_F0R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{}\label{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12}{CAN_F0R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{}\label{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13}{CAN_F0R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{}\label{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14}{CAN_F0R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{}\label{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15}{CAN_F0R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{}\label{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16}{CAN_F0R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{}\label{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17}{CAN_F0R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{}\label{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18}{CAN_F0R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{}\label{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19}{CAN_F0R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{}\label{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2}{CAN_F0R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{}\label{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20}{CAN_F0R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{}\label{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21}{CAN_F0R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{}\label{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22}{CAN_F0R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{}\label{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23}{CAN_F0R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{}\label{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24}{CAN_F0R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{}\label{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25}{CAN_F0R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{}\label{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26}{CAN_F0R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{}\label{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27}{CAN_F0R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{}\label{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28}{CAN_F0R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{}\label{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29}{CAN_F0R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{}\label{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3}{CAN_F0R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{}\label{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30}{CAN_F0R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{}\label{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31}{CAN_F0R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{}\label{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4}{CAN_F0R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{}\label{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5}{CAN_F0R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{}\label{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6}{CAN_F0R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{}\label{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7}{CAN_F0R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{}\label{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8}{CAN_F0R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{}\label{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9}{CAN_F0R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{}\label{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0}{CAN_F10R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{}\label{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1}{CAN_F10R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{}\label{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10}{CAN_F10R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{}\label{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11}{CAN_F10R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{}\label{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12}{CAN_F10R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{}\label{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13}{CAN_F10R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{}\label{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14}{CAN_F10R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{}\label{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15}{CAN_F10R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{}\label{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16}{CAN_F10R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{}\label{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17}{CAN_F10R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{}\label{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18}{CAN_F10R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{}\label{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19}{CAN_F10R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{}\label{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2}{CAN_F10R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{}\label{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20}{CAN_F10R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{}\label{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21}{CAN_F10R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{}\label{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22}{CAN_F10R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{}\label{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23}{CAN_F10R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{}\label{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24}{CAN_F10R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{}\label{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25}{CAN_F10R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{}\label{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26}{CAN_F10R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{}\label{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27}{CAN_F10R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{}\label{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28}{CAN_F10R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{}\label{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29}{CAN_F10R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{}\label{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3}{CAN_F10R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{}\label{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30}{CAN_F10R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{}\label{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31}{CAN_F10R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{}\label{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4}{CAN_F10R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{}\label{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5}{CAN_F10R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{}\label{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6}{CAN_F10R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{}\label{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7}{CAN_F10R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{}\label{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8}{CAN_F10R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{}\label{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9}{CAN_F10R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{}\label{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0}{CAN_F10R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{}\label{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1}{CAN_F10R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{}\label{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10}{CAN_F10R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{}\label{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11}{CAN_F10R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{}\label{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12}{CAN_F10R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{}\label{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13}{CAN_F10R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{}\label{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14}{CAN_F10R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{}\label{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15}{CAN_F10R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{}\label{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16}{CAN_F10R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{}\label{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17}{CAN_F10R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{}\label{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18}{CAN_F10R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{}\label{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19}{CAN_F10R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{}\label{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2}{CAN_F10R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{}\label{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20}{CAN_F10R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{}\label{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21}{CAN_F10R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{}\label{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22}{CAN_F10R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{}\label{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23}{CAN_F10R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{}\label{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24}{CAN_F10R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{}\label{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25}{CAN_F10R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{}\label{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26}{CAN_F10R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{}\label{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27}{CAN_F10R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{}\label{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28}{CAN_F10R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{}\label{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29}{CAN_F10R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{}\label{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3}{CAN_F10R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{}\label{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30}{CAN_F10R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{}\label{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31}{CAN_F10R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{}\label{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4}{CAN_F10R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{}\label{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5}{CAN_F10R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{}\label{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6}{CAN_F10R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{}\label{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7}{CAN_F10R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{}\label{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8}{CAN_F10R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{}\label{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9}{CAN_F10R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{}\label{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0}{CAN_F11R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{}\label{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1}{CAN_F11R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{}\label{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10}{CAN_F11R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{}\label{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11}{CAN_F11R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{}\label{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12}{CAN_F11R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{}\label{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13}{CAN_F11R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{}\label{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14}{CAN_F11R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{}\label{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15}{CAN_F11R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{}\label{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16}{CAN_F11R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{}\label{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17}{CAN_F11R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{}\label{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18}{CAN_F11R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{}\label{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19}{CAN_F11R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{}\label{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2}{CAN_F11R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{}\label{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20}{CAN_F11R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{}\label{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21}{CAN_F11R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{}\label{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22}{CAN_F11R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{}\label{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23}{CAN_F11R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{}\label{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24}{CAN_F11R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{}\label{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25}{CAN_F11R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{}\label{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26}{CAN_F11R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{}\label{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27}{CAN_F11R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{}\label{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28}{CAN_F11R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{}\label{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29}{CAN_F11R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{}\label{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3}{CAN_F11R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{}\label{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30}{CAN_F11R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{}\label{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31}{CAN_F11R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{}\label{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4}{CAN_F11R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{}\label{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5}{CAN_F11R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{}\label{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6}{CAN_F11R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{}\label{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7}{CAN_F11R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{}\label{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8}{CAN_F11R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{}\label{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9}{CAN_F11R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{}\label{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0}{CAN_F11R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{}\label{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1}{CAN_F11R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{}\label{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10}{CAN_F11R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{}\label{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11}{CAN_F11R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{}\label{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12}{CAN_F11R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{}\label{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13}{CAN_F11R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{}\label{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14}{CAN_F11R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{}\label{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15}{CAN_F11R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{}\label{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16}{CAN_F11R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{}\label{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17}{CAN_F11R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{}\label{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18}{CAN_F11R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{}\label{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19}{CAN_F11R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{}\label{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2}{CAN_F11R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{}\label{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20}{CAN_F11R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{}\label{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21}{CAN_F11R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{}\label{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22}{CAN_F11R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{}\label{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23}{CAN_F11R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{}\label{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24}{CAN_F11R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{}\label{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25}{CAN_F11R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{}\label{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26}{CAN_F11R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{}\label{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27}{CAN_F11R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{}\label{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28}{CAN_F11R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{}\label{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29}{CAN_F11R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{}\label{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3}{CAN_F11R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{}\label{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30}{CAN_F11R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{}\label{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31}{CAN_F11R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{}\label{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4}{CAN_F11R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{}\label{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5}{CAN_F11R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{}\label{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6}{CAN_F11R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{}\label{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7}{CAN_F11R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{}\label{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8}{CAN_F11R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{}\label{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9}{CAN_F11R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{}\label{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0}{CAN_F12R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{}\label{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1}{CAN_F12R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{}\label{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10}{CAN_F12R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{}\label{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11}{CAN_F12R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{}\label{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12}{CAN_F12R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{}\label{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13}{CAN_F12R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{}\label{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14}{CAN_F12R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{}\label{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15}{CAN_F12R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{}\label{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16}{CAN_F12R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{}\label{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17}{CAN_F12R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{}\label{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18}{CAN_F12R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{}\label{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19}{CAN_F12R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{}\label{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2}{CAN_F12R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{}\label{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20}{CAN_F12R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{}\label{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21}{CAN_F12R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{}\label{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22}{CAN_F12R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{}\label{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23}{CAN_F12R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{}\label{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24}{CAN_F12R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{}\label{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25}{CAN_F12R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{}\label{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26}{CAN_F12R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{}\label{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27}{CAN_F12R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{}\label{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28}{CAN_F12R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{}\label{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29}{CAN_F12R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{}\label{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3}{CAN_F12R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{}\label{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30}{CAN_F12R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{}\label{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31}{CAN_F12R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{}\label{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4}{CAN_F12R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{}\label{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5}{CAN_F12R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{}\label{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6}{CAN_F12R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{}\label{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7}{CAN_F12R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{}\label{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8}{CAN_F12R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{}\label{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9}{CAN_F12R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{}\label{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0}{CAN_F12R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{}\label{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1}{CAN_F12R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{}\label{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10}{CAN_F12R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{}\label{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11}{CAN_F12R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{}\label{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12}{CAN_F12R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{}\label{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13}{CAN_F12R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{}\label{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14}{CAN_F12R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{}\label{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15}{CAN_F12R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{}\label{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16}{CAN_F12R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{}\label{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17}{CAN_F12R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{}\label{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18}{CAN_F12R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{}\label{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19}{CAN_F12R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{}\label{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2}{CAN_F12R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{}\label{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20}{CAN_F12R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{}\label{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21}{CAN_F12R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{}\label{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22}{CAN_F12R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{}\label{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23}{CAN_F12R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{}\label{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24}{CAN_F12R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{}\label{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25}{CAN_F12R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{}\label{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26}{CAN_F12R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{}\label{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27}{CAN_F12R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{}\label{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28}{CAN_F12R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{}\label{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29}{CAN_F12R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{}\label{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3}{CAN_F12R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{}\label{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30}{CAN_F12R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{}\label{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31}{CAN_F12R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{}\label{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4}{CAN_F12R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{}\label{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5}{CAN_F12R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{}\label{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6}{CAN_F12R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{}\label{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7}{CAN_F12R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{}\label{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8}{CAN_F12R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{}\label{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9}{CAN_F12R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{}\label{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0}{CAN_F13R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{}\label{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1}{CAN_F13R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{}\label{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10}{CAN_F13R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{}\label{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11}{CAN_F13R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{}\label{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12}{CAN_F13R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{}\label{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13}{CAN_F13R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{}\label{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14}{CAN_F13R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{}\label{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15}{CAN_F13R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{}\label{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16}{CAN_F13R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{}\label{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17}{CAN_F13R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{}\label{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18}{CAN_F13R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{}\label{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19}{CAN_F13R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{}\label{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2}{CAN_F13R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{}\label{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20}{CAN_F13R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{}\label{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21}{CAN_F13R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{}\label{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22}{CAN_F13R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{}\label{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23}{CAN_F13R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{}\label{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24}{CAN_F13R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{}\label{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25}{CAN_F13R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{}\label{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26}{CAN_F13R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{}\label{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27}{CAN_F13R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{}\label{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28}{CAN_F13R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{}\label{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29}{CAN_F13R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{}\label{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3}{CAN_F13R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{}\label{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30}{CAN_F13R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{}\label{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31}{CAN_F13R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{}\label{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4}{CAN_F13R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{}\label{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5}{CAN_F13R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{}\label{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6}{CAN_F13R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{}\label{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7}{CAN_F13R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{}\label{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8}{CAN_F13R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{}\label{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9}{CAN_F13R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{}\label{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0}{CAN_F13R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{}\label{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1}{CAN_F13R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{}\label{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10}{CAN_F13R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{}\label{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11}{CAN_F13R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{}\label{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12}{CAN_F13R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{}\label{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13}{CAN_F13R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{}\label{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14}{CAN_F13R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{}\label{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15}{CAN_F13R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{}\label{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16}{CAN_F13R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{}\label{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17}{CAN_F13R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{}\label{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18}{CAN_F13R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{}\label{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19}{CAN_F13R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{}\label{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2}{CAN_F13R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{}\label{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20}{CAN_F13R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{}\label{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21}{CAN_F13R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{}\label{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22}{CAN_F13R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{}\label{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23}{CAN_F13R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{}\label{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24}{CAN_F13R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{}\label{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25}{CAN_F13R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{}\label{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26}{CAN_F13R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{}\label{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27}{CAN_F13R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{}\label{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28}{CAN_F13R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{}\label{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29}{CAN_F13R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{}\label{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3}{CAN_F13R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{}\label{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30}{CAN_F13R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{}\label{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31}{CAN_F13R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{}\label{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4}{CAN_F13R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{}\label{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5}{CAN_F13R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{}\label{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6}{CAN_F13R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{}\label{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7}{CAN_F13R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{}\label{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8}{CAN_F13R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{}\label{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9}{CAN_F13R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{}\label{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0}{CAN_F1R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{}\label{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1}{CAN_F1R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{}\label{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10}{CAN_F1R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{}\label{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11}{CAN_F1R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{}\label{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12}{CAN_F1R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{}\label{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13}{CAN_F1R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{}\label{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14}{CAN_F1R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{}\label{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15}{CAN_F1R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{}\label{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16}{CAN_F1R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{}\label{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17}{CAN_F1R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{}\label{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18}{CAN_F1R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{}\label{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19}{CAN_F1R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{}\label{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2}{CAN_F1R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{}\label{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20}{CAN_F1R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{}\label{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21}{CAN_F1R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{}\label{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22}{CAN_F1R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{}\label{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23}{CAN_F1R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{}\label{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24}{CAN_F1R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{}\label{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25}{CAN_F1R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{}\label{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26}{CAN_F1R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{}\label{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27}{CAN_F1R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{}\label{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28}{CAN_F1R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{}\label{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29}{CAN_F1R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{}\label{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3}{CAN_F1R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{}\label{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30}{CAN_F1R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{}\label{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31}{CAN_F1R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{}\label{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4}{CAN_F1R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{}\label{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5}{CAN_F1R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{}\label{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6}{CAN_F1R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{}\label{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7}{CAN_F1R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{}\label{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8}{CAN_F1R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{}\label{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9}{CAN_F1R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{}\label{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0}{CAN_F1R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{}\label{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1}{CAN_F1R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{}\label{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10}{CAN_F1R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{}\label{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11}{CAN_F1R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{}\label{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12}{CAN_F1R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{}\label{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13}{CAN_F1R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{}\label{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14}{CAN_F1R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{}\label{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15}{CAN_F1R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{}\label{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16}{CAN_F1R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{}\label{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17}{CAN_F1R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{}\label{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18}{CAN_F1R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{}\label{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19}{CAN_F1R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{}\label{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2}{CAN_F1R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{}\label{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20}{CAN_F1R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{}\label{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21}{CAN_F1R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{}\label{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22}{CAN_F1R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{}\label{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23}{CAN_F1R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{}\label{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24}{CAN_F1R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{}\label{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25}{CAN_F1R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{}\label{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26}{CAN_F1R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{}\label{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27}{CAN_F1R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{}\label{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28}{CAN_F1R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{}\label{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29}{CAN_F1R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{}\label{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3}{CAN_F1R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{}\label{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30}{CAN_F1R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{}\label{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31}{CAN_F1R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{}\label{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4}{CAN_F1R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{}\label{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5}{CAN_F1R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{}\label{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6}{CAN_F1R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{}\label{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7}{CAN_F1R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{}\label{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8}{CAN_F1R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{}\label{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9}{CAN_F1R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{}\label{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0}{CAN_F2R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{}\label{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1}{CAN_F2R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{}\label{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10}{CAN_F2R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{}\label{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11}{CAN_F2R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{}\label{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12}{CAN_F2R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{}\label{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13}{CAN_F2R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{}\label{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14}{CAN_F2R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{}\label{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15}{CAN_F2R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{}\label{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16}{CAN_F2R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{}\label{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17}{CAN_F2R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{}\label{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18}{CAN_F2R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{}\label{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19}{CAN_F2R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{}\label{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2}{CAN_F2R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{}\label{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20}{CAN_F2R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{}\label{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21}{CAN_F2R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{}\label{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22}{CAN_F2R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{}\label{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23}{CAN_F2R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{}\label{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24}{CAN_F2R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{}\label{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25}{CAN_F2R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{}\label{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26}{CAN_F2R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{}\label{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27}{CAN_F2R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{}\label{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28}{CAN_F2R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{}\label{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29}{CAN_F2R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{}\label{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3}{CAN_F2R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{}\label{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30}{CAN_F2R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{}\label{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31}{CAN_F2R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{}\label{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4}{CAN_F2R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{}\label{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5}{CAN_F2R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{}\label{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6}{CAN_F2R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{}\label{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7}{CAN_F2R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{}\label{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8}{CAN_F2R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{}\label{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9}{CAN_F2R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{}\label{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0}{CAN_F2R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{}\label{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1}{CAN_F2R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{}\label{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10}{CAN_F2R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{}\label{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11}{CAN_F2R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{}\label{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12}{CAN_F2R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{}\label{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13}{CAN_F2R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{}\label{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14}{CAN_F2R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{}\label{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15}{CAN_F2R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{}\label{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16}{CAN_F2R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{}\label{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17}{CAN_F2R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{}\label{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18}{CAN_F2R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{}\label{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19}{CAN_F2R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{}\label{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2}{CAN_F2R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{}\label{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20}{CAN_F2R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{}\label{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21}{CAN_F2R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{}\label{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22}{CAN_F2R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{}\label{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23}{CAN_F2R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{}\label{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24}{CAN_F2R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{}\label{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25}{CAN_F2R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{}\label{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26}{CAN_F2R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{}\label{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27}{CAN_F2R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{}\label{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28}{CAN_F2R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{}\label{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29}{CAN_F2R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{}\label{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3}{CAN_F2R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{}\label{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30}{CAN_F2R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{}\label{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31}{CAN_F2R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{}\label{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4}{CAN_F2R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{}\label{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5}{CAN_F2R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{}\label{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6}{CAN_F2R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{}\label{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7}{CAN_F2R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{}\label{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8}{CAN_F2R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{}\label{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9}{CAN_F2R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{}\label{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0}{CAN_F3R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{}\label{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1}{CAN_F3R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{}\label{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10}{CAN_F3R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{}\label{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11}{CAN_F3R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{}\label{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12}{CAN_F3R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{}\label{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13}{CAN_F3R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{}\label{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14}{CAN_F3R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{}\label{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15}{CAN_F3R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{}\label{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16}{CAN_F3R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{}\label{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17}{CAN_F3R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{}\label{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18}{CAN_F3R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{}\label{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19}{CAN_F3R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{}\label{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2}{CAN_F3R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{}\label{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20}{CAN_F3R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{}\label{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21}{CAN_F3R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{}\label{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22}{CAN_F3R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{}\label{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23}{CAN_F3R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{}\label{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24}{CAN_F3R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{}\label{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25}{CAN_F3R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{}\label{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26}{CAN_F3R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{}\label{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27}{CAN_F3R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{}\label{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28}{CAN_F3R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{}\label{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29}{CAN_F3R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{}\label{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3}{CAN_F3R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{}\label{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30}{CAN_F3R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{}\label{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31}{CAN_F3R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{}\label{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4}{CAN_F3R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{}\label{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5}{CAN_F3R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{}\label{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6}{CAN_F3R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{}\label{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7}{CAN_F3R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{}\label{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8}{CAN_F3R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{}\label{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9}{CAN_F3R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{}\label{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0}{CAN_F3R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{}\label{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1}{CAN_F3R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{}\label{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10}{CAN_F3R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{}\label{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11}{CAN_F3R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{}\label{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12}{CAN_F3R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{}\label{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13}{CAN_F3R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{}\label{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14}{CAN_F3R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{}\label{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15}{CAN_F3R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{}\label{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16}{CAN_F3R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{}\label{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17}{CAN_F3R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{}\label{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18}{CAN_F3R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{}\label{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19}{CAN_F3R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{}\label{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2}{CAN_F3R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{}\label{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20}{CAN_F3R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{}\label{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21}{CAN_F3R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{}\label{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22}{CAN_F3R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{}\label{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23}{CAN_F3R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{}\label{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24}{CAN_F3R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{}\label{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25}{CAN_F3R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{}\label{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26}{CAN_F3R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{}\label{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27}{CAN_F3R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{}\label{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28}{CAN_F3R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{}\label{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29}{CAN_F3R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{}\label{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3}{CAN_F3R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{}\label{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30}{CAN_F3R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{}\label{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31}{CAN_F3R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{}\label{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4}{CAN_F3R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{}\label{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5}{CAN_F3R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{}\label{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6}{CAN_F3R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{}\label{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7}{CAN_F3R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{}\label{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8}{CAN_F3R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{}\label{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9}{CAN_F3R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{}\label{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0}{CAN_F4R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{}\label{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1}{CAN_F4R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{}\label{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10}{CAN_F4R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{}\label{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11}{CAN_F4R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{}\label{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12}{CAN_F4R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{}\label{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13}{CAN_F4R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{}\label{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14}{CAN_F4R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{}\label{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15}{CAN_F4R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{}\label{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16}{CAN_F4R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{}\label{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17}{CAN_F4R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{}\label{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18}{CAN_F4R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{}\label{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19}{CAN_F4R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{}\label{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2}{CAN_F4R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{}\label{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20}{CAN_F4R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{}\label{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21}{CAN_F4R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{}\label{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22}{CAN_F4R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{}\label{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23}{CAN_F4R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{}\label{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24}{CAN_F4R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{}\label{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25}{CAN_F4R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{}\label{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26}{CAN_F4R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{}\label{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27}{CAN_F4R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{}\label{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28}{CAN_F4R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{}\label{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29}{CAN_F4R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{}\label{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3}{CAN_F4R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{}\label{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30}{CAN_F4R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{}\label{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31}{CAN_F4R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{}\label{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4}{CAN_F4R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{}\label{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5}{CAN_F4R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{}\label{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6}{CAN_F4R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{}\label{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7}{CAN_F4R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{}\label{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8}{CAN_F4R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{}\label{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9}{CAN_F4R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{}\label{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0}{CAN_F4R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{}\label{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1}{CAN_F4R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{}\label{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10}{CAN_F4R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{}\label{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11}{CAN_F4R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{}\label{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12}{CAN_F4R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{}\label{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13}{CAN_F4R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{}\label{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14}{CAN_F4R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{}\label{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15}{CAN_F4R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{}\label{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16}{CAN_F4R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{}\label{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17}{CAN_F4R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{}\label{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18}{CAN_F4R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{}\label{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19}{CAN_F4R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{}\label{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2}{CAN_F4R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{}\label{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20}{CAN_F4R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{}\label{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21}{CAN_F4R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{}\label{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22}{CAN_F4R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{}\label{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23}{CAN_F4R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{}\label{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24}{CAN_F4R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{}\label{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25}{CAN_F4R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{}\label{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26}{CAN_F4R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{}\label{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27}{CAN_F4R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{}\label{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28}{CAN_F4R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{}\label{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29}{CAN_F4R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{}\label{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3}{CAN_F4R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{}\label{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30}{CAN_F4R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{}\label{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31}{CAN_F4R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{}\label{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4}{CAN_F4R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{}\label{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5}{CAN_F4R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{}\label{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6}{CAN_F4R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{}\label{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7}{CAN_F4R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{}\label{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8}{CAN_F4R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{}\label{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9}{CAN_F4R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{}\label{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0}{CAN_F5R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{}\label{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1}{CAN_F5R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{}\label{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10}{CAN_F5R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{}\label{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11}{CAN_F5R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{}\label{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12}{CAN_F5R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{}\label{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13}{CAN_F5R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{}\label{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14}{CAN_F5R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{}\label{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15}{CAN_F5R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{}\label{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16}{CAN_F5R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{}\label{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17}{CAN_F5R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{}\label{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18}{CAN_F5R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{}\label{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19}{CAN_F5R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{}\label{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2}{CAN_F5R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{}\label{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20}{CAN_F5R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{}\label{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21}{CAN_F5R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{}\label{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22}{CAN_F5R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{}\label{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23}{CAN_F5R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{}\label{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24}{CAN_F5R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{}\label{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25}{CAN_F5R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{}\label{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26}{CAN_F5R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{}\label{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27}{CAN_F5R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{}\label{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28}{CAN_F5R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{}\label{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29}{CAN_F5R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{}\label{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3}{CAN_F5R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{}\label{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30}{CAN_F5R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{}\label{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31}{CAN_F5R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{}\label{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4}{CAN_F5R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{}\label{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5}{CAN_F5R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{}\label{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6}{CAN_F5R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{}\label{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7}{CAN_F5R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{}\label{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8}{CAN_F5R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{}\label{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9}{CAN_F5R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{}\label{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0}{CAN_F5R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{}\label{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1}{CAN_F5R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{}\label{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10}{CAN_F5R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{}\label{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11}{CAN_F5R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{}\label{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12}{CAN_F5R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{}\label{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13}{CAN_F5R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{}\label{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14}{CAN_F5R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{}\label{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15}{CAN_F5R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{}\label{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16}{CAN_F5R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{}\label{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17}{CAN_F5R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{}\label{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18}{CAN_F5R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{}\label{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19}{CAN_F5R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{}\label{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2}{CAN_F5R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{}\label{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20}{CAN_F5R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{}\label{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21}{CAN_F5R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{}\label{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22}{CAN_F5R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{}\label{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23}{CAN_F5R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{}\label{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24}{CAN_F5R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{}\label{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25}{CAN_F5R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{}\label{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26}{CAN_F5R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{}\label{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27}{CAN_F5R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{}\label{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28}{CAN_F5R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{}\label{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29}{CAN_F5R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{}\label{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3}{CAN_F5R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{}\label{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30}{CAN_F5R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{}\label{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31}{CAN_F5R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{}\label{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4}{CAN_F5R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{}\label{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5}{CAN_F5R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{}\label{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6}{CAN_F5R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{}\label{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7}{CAN_F5R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{}\label{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8}{CAN_F5R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{}\label{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9}{CAN_F5R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{}\label{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0}{CAN_F6R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{}\label{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1}{CAN_F6R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{}\label{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10}{CAN_F6R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{}\label{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11}{CAN_F6R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{}\label{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12}{CAN_F6R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{}\label{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13}{CAN_F6R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{}\label{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14}{CAN_F6R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{}\label{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15}{CAN_F6R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{}\label{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16}{CAN_F6R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{}\label{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17}{CAN_F6R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{}\label{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18}{CAN_F6R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{}\label{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19}{CAN_F6R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{}\label{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2}{CAN_F6R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{}\label{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20}{CAN_F6R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{}\label{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21}{CAN_F6R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{}\label{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22}{CAN_F6R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{}\label{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23}{CAN_F6R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{}\label{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24}{CAN_F6R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{}\label{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25}{CAN_F6R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{}\label{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26}{CAN_F6R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{}\label{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27}{CAN_F6R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{}\label{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28}{CAN_F6R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{}\label{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29}{CAN_F6R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{}\label{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3}{CAN_F6R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{}\label{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30}{CAN_F6R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{}\label{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31}{CAN_F6R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{}\label{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4}{CAN_F6R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{}\label{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5}{CAN_F6R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{}\label{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6}{CAN_F6R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{}\label{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7}{CAN_F6R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{}\label{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8}{CAN_F6R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{}\label{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9}{CAN_F6R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{}\label{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0}{CAN_F6R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{}\label{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1}{CAN_F6R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{}\label{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10}{CAN_F6R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{}\label{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11}{CAN_F6R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{}\label{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12}{CAN_F6R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{}\label{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13}{CAN_F6R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{}\label{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14}{CAN_F6R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{}\label{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15}{CAN_F6R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{}\label{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16}{CAN_F6R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{}\label{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17}{CAN_F6R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{}\label{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18}{CAN_F6R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{}\label{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19}{CAN_F6R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{}\label{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2}{CAN_F6R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{}\label{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20}{CAN_F6R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{}\label{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21}{CAN_F6R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{}\label{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22}{CAN_F6R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{}\label{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23}{CAN_F6R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{}\label{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24}{CAN_F6R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{}\label{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25}{CAN_F6R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{}\label{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26}{CAN_F6R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{}\label{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27}{CAN_F6R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{}\label{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28}{CAN_F6R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{}\label{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29}{CAN_F6R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{}\label{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3}{CAN_F6R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{}\label{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30}{CAN_F6R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{}\label{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31}{CAN_F6R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{}\label{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4}{CAN_F6R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{}\label{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5}{CAN_F6R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{}\label{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6}{CAN_F6R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{}\label{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7}{CAN_F6R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{}\label{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8}{CAN_F6R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{}\label{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9}{CAN_F6R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{}\label{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0}{CAN_F7R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{}\label{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1}{CAN_F7R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{}\label{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10}{CAN_F7R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{}\label{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11}{CAN_F7R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{}\label{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12}{CAN_F7R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{}\label{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13}{CAN_F7R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{}\label{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14}{CAN_F7R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{}\label{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15}{CAN_F7R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{}\label{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16}{CAN_F7R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{}\label{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17}{CAN_F7R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{}\label{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18}{CAN_F7R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{}\label{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19}{CAN_F7R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{}\label{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2}{CAN_F7R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{}\label{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20}{CAN_F7R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{}\label{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21}{CAN_F7R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{}\label{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22}{CAN_F7R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{}\label{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23}{CAN_F7R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{}\label{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24}{CAN_F7R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{}\label{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25}{CAN_F7R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{}\label{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26}{CAN_F7R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{}\label{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27}{CAN_F7R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{}\label{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28}{CAN_F7R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{}\label{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29}{CAN_F7R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{}\label{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3}{CAN_F7R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{}\label{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30}{CAN_F7R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{}\label{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31}{CAN_F7R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{}\label{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4}{CAN_F7R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{}\label{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5}{CAN_F7R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{}\label{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6}{CAN_F7R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{}\label{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7}{CAN_F7R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{}\label{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8}{CAN_F7R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{}\label{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9}{CAN_F7R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{}\label{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0}{CAN_F7R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{}\label{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1}{CAN_F7R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{}\label{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10}{CAN_F7R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{}\label{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11}{CAN_F7R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{}\label{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12}{CAN_F7R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{}\label{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13}{CAN_F7R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{}\label{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14}{CAN_F7R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{}\label{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15}{CAN_F7R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{}\label{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16}{CAN_F7R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{}\label{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17}{CAN_F7R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{}\label{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18}{CAN_F7R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{}\label{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19}{CAN_F7R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{}\label{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2}{CAN_F7R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{}\label{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20}{CAN_F7R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{}\label{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21}{CAN_F7R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{}\label{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22}{CAN_F7R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{}\label{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23}{CAN_F7R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{}\label{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24}{CAN_F7R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{}\label{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25}{CAN_F7R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{}\label{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26}{CAN_F7R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{}\label{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27}{CAN_F7R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{}\label{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28}{CAN_F7R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{}\label{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29}{CAN_F7R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{}\label{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3}{CAN_F7R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{}\label{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30}{CAN_F7R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{}\label{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31}{CAN_F7R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{}\label{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4}{CAN_F7R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{}\label{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5}{CAN_F7R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{}\label{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6}{CAN_F7R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{}\label{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7}{CAN_F7R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{}\label{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8}{CAN_F7R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{}\label{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9}{CAN_F7R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{}\label{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0}{CAN_F8R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{}\label{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1}{CAN_F8R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{}\label{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10}{CAN_F8R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{}\label{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11}{CAN_F8R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{}\label{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12}{CAN_F8R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{}\label{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13}{CAN_F8R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{}\label{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14}{CAN_F8R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{}\label{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15}{CAN_F8R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{}\label{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16}{CAN_F8R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{}\label{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17}{CAN_F8R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{}\label{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18}{CAN_F8R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{}\label{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19}{CAN_F8R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{}\label{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2}{CAN_F8R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{}\label{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20}{CAN_F8R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{}\label{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21}{CAN_F8R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{}\label{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22}{CAN_F8R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{}\label{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23}{CAN_F8R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{}\label{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24}{CAN_F8R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{}\label{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25}{CAN_F8R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{}\label{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26}{CAN_F8R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{}\label{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27}{CAN_F8R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{}\label{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28}{CAN_F8R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{}\label{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29}{CAN_F8R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{}\label{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3}{CAN_F8R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{}\label{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30}{CAN_F8R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{}\label{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31}{CAN_F8R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{}\label{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4}{CAN_F8R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{}\label{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5}{CAN_F8R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{}\label{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6}{CAN_F8R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{}\label{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7}{CAN_F8R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{}\label{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8}{CAN_F8R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{}\label{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9}{CAN_F8R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{}\label{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0}{CAN_F8R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{}\label{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1}{CAN_F8R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{}\label{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10}{CAN_F8R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{}\label{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11}{CAN_F8R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{}\label{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12}{CAN_F8R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{}\label{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13}{CAN_F8R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{}\label{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14}{CAN_F8R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{}\label{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15}{CAN_F8R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{}\label{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16}{CAN_F8R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{}\label{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17}{CAN_F8R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{}\label{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18}{CAN_F8R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{}\label{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19}{CAN_F8R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{}\label{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2}{CAN_F8R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{}\label{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20}{CAN_F8R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{}\label{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21}{CAN_F8R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{}\label{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22}{CAN_F8R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{}\label{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23}{CAN_F8R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{}\label{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24}{CAN_F8R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{}\label{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25}{CAN_F8R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{}\label{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26}{CAN_F8R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{}\label{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27}{CAN_F8R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{}\label{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28}{CAN_F8R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{}\label{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29}{CAN_F8R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{}\label{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3}{CAN_F8R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{}\label{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30}{CAN_F8R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{}\label{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31}{CAN_F8R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{}\label{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4}{CAN_F8R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{}\label{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5}{CAN_F8R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{}\label{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6}{CAN_F8R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{}\label{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7}{CAN_F8R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{}\label{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8}{CAN_F8R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{}\label{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9}{CAN_F8R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{}\label{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0}{CAN_F9R1_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{}\label{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1}{CAN_F9R1_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{}\label{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10}{CAN_F9R1_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{}\label{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11}{CAN_F9R1_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{}\label{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12}{CAN_F9R1_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{}\label{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13}{CAN_F9R1_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{}\label{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14}{CAN_F9R1_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{}\label{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15}{CAN_F9R1_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{}\label{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16}{CAN_F9R1_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{}\label{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17}{CAN_F9R1_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{}\label{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18}{CAN_F9R1_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{}\label{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19}{CAN_F9R1_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{}\label{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2}{CAN_F9R1_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{}\label{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20}{CAN_F9R1_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{}\label{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21}{CAN_F9R1_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{}\label{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22}{CAN_F9R1_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{}\label{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23}{CAN_F9R1_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{}\label{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24}{CAN_F9R1_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{}\label{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25}{CAN_F9R1_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{}\label{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26}{CAN_F9R1_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{}\label{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27}{CAN_F9R1_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{}\label{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28}{CAN_F9R1_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{}\label{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29}{CAN_F9R1_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{}\label{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3}{CAN_F9R1_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{}\label{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30}{CAN_F9R1_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{}\label{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31}{CAN_F9R1_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{}\label{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4}{CAN_F9R1_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{}\label{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5}{CAN_F9R1_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{}\label{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6}{CAN_F9R1_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{}\label{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7}{CAN_F9R1_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{}\label{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8}{CAN_F9R1_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{}\label{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9}{CAN_F9R1_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{}\label{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0}{CAN_F9R2_FB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{}\label{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}
Filter bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1}{CAN_F9R2_FB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{}\label{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}
Filter bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10}{CAN_F9R2_FB10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{}\label{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}
Filter bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11}{CAN_F9R2_FB11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{}\label{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}
Filter bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12}{CAN_F9R2_FB12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{}\label{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}
Filter bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13}{CAN_F9R2_FB13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{}\label{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}
Filter bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14}{CAN_F9R2_FB14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{}\label{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}
Filter bit 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15}{CAN_F9R2_FB15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{}\label{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}
Filter bit 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16}{CAN_F9R2_FB16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{}\label{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}
Filter bit 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17}{CAN_F9R2_FB17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{}\label{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}
Filter bit 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18}{CAN_F9R2_FB18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{}\label{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}
Filter bit 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19}{CAN_F9R2_FB19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{}\label{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}
Filter bit 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2}{CAN_F9R2_FB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{}\label{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}
Filter bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20}{CAN_F9R2_FB20}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{}\label{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}
Filter bit 20 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21}{CAN_F9R2_FB21}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{}\label{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}
Filter bit 21 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22}{CAN_F9R2_FB22}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{}\label{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}
Filter bit 22 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23}{CAN_F9R2_FB23}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{}\label{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}
Filter bit 23 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24}{CAN_F9R2_FB24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{}\label{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}
Filter bit 24 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25}{CAN_F9R2_FB25}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{}\label{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}
Filter bit 25 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26}{CAN_F9R2_FB26}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{}\label{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}
Filter bit 26 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27}{CAN_F9R2_FB27}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{}\label{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}
Filter bit 27 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28}{CAN_F9R2_FB28}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{}\label{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}
Filter bit 28 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29}{CAN_F9R2_FB29}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{}\label{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}
Filter bit 29 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3}{CAN_F9R2_FB3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{}\label{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}
Filter bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30}{CAN_F9R2_FB30}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{}\label{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}
Filter bit 30 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31}{CAN_F9R2_FB31}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{}\label{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}
Filter bit 31 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4}{CAN_F9R2_FB4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{}\label{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}
Filter bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5}{CAN_F9R2_FB5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{}\label{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}
Filter bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6}{CAN_F9R2_FB6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{}\label{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}
Filter bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7}{CAN_F9R2_FB7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{}\label{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}
Filter bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8}{CAN_F9R2_FB8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{}\label{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}
Filter bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9}}
\index{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9@{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9}{CAN_F9R2_FB9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{}\label{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}
Filter bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT}{CAN_FA1R_FACT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT~((uint16\+\_\+t)0x3\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{}\label{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}
Filter Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0}{CAN_FA1R_FACT0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{}\label{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}
Filter 0 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1}{CAN_FA1R_FACT1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{}\label{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}
Filter 1 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10}{CAN_FA1R_FACT10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{}\label{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}
Filter 10 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11}{CAN_FA1R_FACT11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{}\label{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}
Filter 11 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12}{CAN_FA1R_FACT12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{}\label{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}
Filter 12 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13}{CAN_FA1R_FACT13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{}\label{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}
Filter 13 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2}{CAN_FA1R_FACT2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{}\label{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}
Filter 2 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3}{CAN_FA1R_FACT3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{}\label{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}
Filter 3 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4}{CAN_FA1R_FACT4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{}\label{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}
Filter 4 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5}{CAN_FA1R_FACT5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{}\label{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}
Filter 5 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6}{CAN_FA1R_FACT6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{}\label{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}
Filter 6 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7}{CAN_FA1R_FACT7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{}\label{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}
Filter 7 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8}{CAN_FA1R_FACT8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{}\label{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}
Filter 8 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9}}
\index{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9@{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9}{CAN_FA1R_FACT9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{}\label{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}
Filter 9 Active \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA}{CAN_FFA1R_FFA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA~((uint16\+\_\+t)0x3\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{}\label{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}
Filter F\+I\+FO Assignment \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0}{CAN_FFA1R_FFA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{}\label{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}
Filter F\+I\+FO Assignment for Filter 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1}{CAN_FFA1R_FFA1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{}\label{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}
Filter F\+I\+FO Assignment for Filter 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10}{CAN_FFA1R_FFA10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{}\label{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}
Filter F\+I\+FO Assignment for Filter 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11}{CAN_FFA1R_FFA11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{}\label{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}
Filter F\+I\+FO Assignment for Filter 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12}{CAN_FFA1R_FFA12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{}\label{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}
Filter F\+I\+FO Assignment for Filter 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13}{CAN_FFA1R_FFA13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{}\label{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}
Filter F\+I\+FO Assignment for Filter 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2}{CAN_FFA1R_FFA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{}\label{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}
Filter F\+I\+FO Assignment for Filter 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3}{CAN_FFA1R_FFA3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{}\label{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}
Filter F\+I\+FO Assignment for Filter 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4}{CAN_FFA1R_FFA4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{}\label{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}
Filter F\+I\+FO Assignment for Filter 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5}{CAN_FFA1R_FFA5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{}\label{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}
Filter F\+I\+FO Assignment for Filter 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6}{CAN_FFA1R_FFA6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{}\label{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}
Filter F\+I\+FO Assignment for Filter 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7}{CAN_FFA1R_FFA7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{}\label{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}
Filter F\+I\+FO Assignment for Filter 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8}{CAN_FFA1R_FFA8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{}\label{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}
Filter F\+I\+FO Assignment for Filter 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9}}
\index{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9@{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9}{CAN_FFA1R_FFA9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{}\label{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}
Filter F\+I\+FO Assignment for Filter 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM}{CAN_FM1R_FBM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM~((uint16\+\_\+t)0x3\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{}\label{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}
Filter Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0}{CAN_FM1R_FBM0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{}\label{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}
Filter Init Mode bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1}{CAN_FM1R_FBM1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{}\label{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}
Filter Init Mode bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10}{CAN_FM1R_FBM10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{}\label{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}
Filter Init Mode bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11}{CAN_FM1R_FBM11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{}\label{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}
Filter Init Mode bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12}{CAN_FM1R_FBM12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{}\label{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}
Filter Init Mode bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13}{CAN_FM1R_FBM13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{}\label{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}
Filter Init Mode bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2}{CAN_FM1R_FBM2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{}\label{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}
Filter Init Mode bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3}{CAN_FM1R_FBM3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{}\label{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}
Filter Init Mode bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4}{CAN_FM1R_FBM4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{}\label{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}
Filter Init Mode bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5}{CAN_FM1R_FBM5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{}\label{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}
Filter Init Mode bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6}{CAN_FM1R_FBM6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{}\label{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}
Filter Init Mode bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7}{CAN_FM1R_FBM7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{}\label{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}
Filter Init Mode bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8}{CAN_FM1R_FBM8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{}\label{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}
Filter Init Mode bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9}}
\index{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9@{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9}{CAN_FM1R_FBM9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{}\label{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}
Filter Init Mode bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT@{C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT}}
\index{C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT@{C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT}{CAN_FMR_FINIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{}\label{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}
Filter Init Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC}{CAN_FS1R_FSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC~((uint16\+\_\+t)0x3\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{}\label{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}
Filter Scale Configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0}{CAN_FS1R_FSC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{}\label{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}
Filter Scale Configuration bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1}{CAN_FS1R_FSC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{}\label{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}
Filter Scale Configuration bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10}{CAN_FS1R_FSC10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{}\label{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}
Filter Scale Configuration bit 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11}{CAN_FS1R_FSC11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{}\label{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}
Filter Scale Configuration bit 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12}{CAN_FS1R_FSC12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{}\label{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}
Filter Scale Configuration bit 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13}{CAN_FS1R_FSC13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{}\label{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}
Filter Scale Configuration bit 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2}{CAN_FS1R_FSC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{}\label{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}
Filter Scale Configuration bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3}{CAN_FS1R_FSC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{}\label{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}
Filter Scale Configuration bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4}{CAN_FS1R_FSC4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{}\label{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}
Filter Scale Configuration bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5}{CAN_FS1R_FSC5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{}\label{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}
Filter Scale Configuration bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6}{CAN_FS1R_FSC6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{}\label{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}
Filter Scale Configuration bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7}{CAN_FS1R_FSC7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{}\label{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}
Filter Scale Configuration bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8}{CAN_FS1R_FSC8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{}\label{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}
Filter Scale Configuration bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9}}
\index{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9@{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9}{CAN_FS1R_FSC9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{}\label{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}
Filter Scale Configuration bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE}{CAN_IER_BOFIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{}\label{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}
Bus-\/\+Off Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE}{CAN_IER_EPVIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{}\label{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}
Error Passive Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE}{CAN_IER_ERRIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{}\label{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}
Error Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE}{CAN_IER_EWGIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{}\label{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}
Error Warning Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0}{CAN_IER_FFIE0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{}\label{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}
F\+I\+FO Full Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1}{CAN_IER_FFIE1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{}\label{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}
F\+I\+FO Full Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0}{CAN_IER_FMPIE0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{}\label{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}
F\+I\+FO Message Pending Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1}{CAN_IER_FMPIE1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{}\label{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}
F\+I\+FO Message Pending Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0}{CAN_IER_FOVIE0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{}\label{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}
F\+I\+FO Overrun Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1}{CAN_IER_FOVIE1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{}\label{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}
F\+I\+FO Overrun Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE}{CAN_IER_LECIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{}\label{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}
Last Error Code Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE}{CAN_IER_SLKIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{}\label{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}
Sleep Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE}{CAN_IER_TMEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{}\label{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}
Transmit Mailbox Empty Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE}}
\index{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE@{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE}{CAN_IER_WKUIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{}\label{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}
Wakeup Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM}{CAN_MCR_ABOM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{}\label{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}
Automatic Bus-\/\+Off Management \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM}{CAN_MCR_AWUM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{}\label{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}
Automatic Wakeup Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ}{CAN_MCR_INRQ}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{}\label{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}
$<$C\+AN control and status registers Initialization Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT}{CAN_MCR_NART}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{}\label{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}
No Automatic Retransmission \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET}{CAN_MCR_RESET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{}\label{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}
bx\+C\+AN software master reset \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM}{CAN_MCR_RFLM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{}\label{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}
Receive F\+I\+FO Locked Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP}{CAN_MCR_SLEEP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{}\label{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}
Sleep Mode Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM}{CAN_MCR_TTCM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{}\label{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}
Time Triggered Communication Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP}}
\index{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP@{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP}{CAN_MCR_TXFP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{}\label{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}
Transmit F\+I\+FO Priority \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI}{CAN_MSR_ERRI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{}\label{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}
Error Interrupt \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK}{CAN_MSR_INAK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{}\label{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}
Initialization Acknowledge \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX}{CAN_MSR_RX}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{}\label{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}
C\+AN Rx Signal \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM}{CAN_MSR_RXM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{}\label{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}
Receive Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP}{CAN_MSR_SAMP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{}\label{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}
Last Sample Point \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK}{CAN_MSR_SLAK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{}\label{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}
Sleep Acknowledge \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI}{CAN_MSR_SLAKI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{}\label{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}
Sleep Acknowledge Interrupt \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM}{CAN_MSR_TXM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{}\label{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}
Transmit Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI}}
\index{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI@{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI}{CAN_MSR_WKUI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{}\label{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}
Wakeup Interrupt \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}}
\index{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}{CAN_RDH0R_DATA4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{}\label{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}
Data byte 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}}
\index{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}{CAN_RDH0R_DATA5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{}\label{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}
Data byte 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}}
\index{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}{CAN_RDH0R_DATA6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{}\label{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}
Data byte 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}}
\index{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}{CAN_RDH0R_DATA7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{}\label{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}
Data byte 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}}
\index{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}{CAN_RDH1R_DATA4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{}\label{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}
Data byte 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}}
\index{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}{CAN_RDH1R_DATA5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{}\label{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}
Data byte 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}}
\index{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}{CAN_RDH1R_DATA6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{}\label{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}
Data byte 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}}
\index{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}{CAN_RDH1R_DATA7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{}\label{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}
Data byte 7 C\+AN filter registers \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}}
\index{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}{CAN_RDL0R_DATA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{}\label{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}
Data byte 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}}
\index{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}{CAN_RDL0R_DATA1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{}\label{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}
Data byte 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}}
\index{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}{CAN_RDL0R_DATA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{}\label{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}
Data byte 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}}
\index{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}{CAN_RDL0R_DATA3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{}\label{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}
Data byte 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}}
\index{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}{CAN_RDL1R_DATA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{}\label{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}
Data byte 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}}
\index{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}{CAN_RDL1R_DATA1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{}\label{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}
Data byte 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}}
\index{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}{CAN_RDL1R_DATA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{}\label{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}
Data byte 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}}
\index{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}{CAN_RDL1R_DATA3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{}\label{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}
Data byte 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC}}
\index{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC}{CAN_RDT0R_DLC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{}\label{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}
Data Length Code \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI@{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI}}
\index{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI@{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI}{CAN_RDT0R_FMI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{}\label{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}
Filter Match Index \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME}}
\index{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME}{CAN_RDT0R_TIME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{}\label{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}
Message Time Stamp \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC}}
\index{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC}{CAN_RDT1R_DLC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{}\label{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}
Data Length Code \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI@{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI}}
\index{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI@{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI}{CAN_RDT1R_FMI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{}\label{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}
Filter Match Index \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME}}
\index{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME}{CAN_RDT1R_TIME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{}\label{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}
Message Time Stamp \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0}}
\index{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0}{CAN_RF0R_FMP0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0~((uint8\+\_\+t)0x03)}\hypertarget{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{}\label{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}
F\+I\+FO 0 Message Pending \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0}}
\index{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0}{CAN_RF0R_FOVR0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{}\label{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}
F\+I\+FO 0 Overrun \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0}}
\index{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0}{CAN_RF0R_FULL0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{}\label{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}
F\+I\+FO 0 Full \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0}}
\index{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0@{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0}{CAN_RF0R_RFOM0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{}\label{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}
Release F\+I\+FO 0 Output Mailbox \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1}}
\index{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1}{CAN_RF1R_FMP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1~((uint8\+\_\+t)0x03)}\hypertarget{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{}\label{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}
F\+I\+FO 1 Message Pending \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1}}
\index{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1}{CAN_RF1R_FOVR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{}\label{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}
F\+I\+FO 1 Overrun \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1}}
\index{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1}{CAN_RF1R_FULL1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{}\label{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}
F\+I\+FO 1 Full \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1}}
\index{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1@{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1}{CAN_RF1R_RFOM1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{}\label{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}
Release F\+I\+FO 1 Output Mailbox \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID}}
\index{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID}{CAN_RI0R_EXID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)}\hypertarget{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{}\label{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}
Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE}}
\index{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE}{CAN_RI0R_IDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{}\label{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}
Identifier Extension \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR}}
\index{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR}{CAN_RI0R_RTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{}\label{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}
Remote Transmission Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID}}
\index{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID}{CAN_RI0R_STID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID~((uint32\+\_\+t)0x\+F\+F\+E00000)}\hypertarget{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{}\label{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}
Standard Identifier or Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID}}
\index{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID}{CAN_RI1R_EXID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)}\hypertarget{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{}\label{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}
Extended identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE}}
\index{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE}{CAN_RI1R_IDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{}\label{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}
Identifier Extension \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR}}
\index{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR}{CAN_RI1R_RTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{}\label{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}
Remote Transmission Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID}}
\index{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID}{CAN_RI1R_STID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID~((uint32\+\_\+t)0x\+F\+F\+E00000)}\hypertarget{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{}\label{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}
Standard Identifier or Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}}
\index{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}{CAN_TDH0R_DATA4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{}\label{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}
Data byte 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}}
\index{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}{CAN_TDH0R_DATA5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{}\label{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}
Data byte 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}}
\index{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}{CAN_TDH0R_DATA6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{}\label{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}
Data byte 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}}
\index{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}{CAN_TDH0R_DATA7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{}\label{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}
Data byte 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}}
\index{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}{CAN_TDH1R_DATA4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{}\label{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}
Data byte 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}}
\index{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}{CAN_TDH1R_DATA5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{}\label{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}
Data byte 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}}
\index{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}{CAN_TDH1R_DATA6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{}\label{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}
Data byte 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}}
\index{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}{CAN_TDH1R_DATA7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{}\label{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}
Data byte 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4}}
\index{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4}{CAN_TDH2R_DATA4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{}\label{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}
Data byte 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5}}
\index{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5}{CAN_TDH2R_DATA5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{}\label{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}
Data byte 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6}}
\index{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6}{CAN_TDH2R_DATA6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{}\label{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}
Data byte 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7}}
\index{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7@{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7}{CAN_TDH2R_DATA7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{}\label{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}
Data byte 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}}
\index{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}{CAN_TDL0R_DATA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{}\label{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}
Data byte 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}}
\index{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}{CAN_TDL0R_DATA1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{}\label{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}
Data byte 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}}
\index{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}{CAN_TDL0R_DATA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{}\label{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}
Data byte 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}}
\index{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}{CAN_TDL0R_DATA3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{}\label{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}
Data byte 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}}
\index{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}{CAN_TDL1R_DATA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{}\label{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}
Data byte 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}}
\index{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}{CAN_TDL1R_DATA1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{}\label{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}
Data byte 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}}
\index{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}{CAN_TDL1R_DATA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{}\label{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}
Data byte 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}}
\index{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}{CAN_TDL1R_DATA3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{}\label{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}
Data byte 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0}}
\index{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0}{CAN_TDL2R_DATA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{}\label{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}
Data byte 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1}}
\index{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1}{CAN_TDL2R_DATA1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{}\label{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}
Data byte 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2}}
\index{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2}{CAN_TDL2R_DATA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{}\label{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}
Data byte 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3}}
\index{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3@{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3}{CAN_TDL2R_DATA3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{}\label{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}
Data byte 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC}}
\index{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC}{CAN_TDT0R_DLC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{}\label{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}
Data Length Code \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT@{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT}}
\index{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT@{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT}{CAN_TDT0R_TGT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{}\label{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}
Transmit Global Time \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME}}
\index{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME}{CAN_TDT0R_TIME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{}\label{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}
Message Time Stamp \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC}}
\index{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC}{CAN_TDT1R_DLC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{}\label{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}
Data Length Code \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT@{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT}}
\index{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT@{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT}{CAN_TDT1R_TGT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{}\label{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}
Transmit Global Time \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME}}
\index{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME}{CAN_TDT1R_TIME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{}\label{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}
Message Time Stamp \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC}}
\index{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC@{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC}{CAN_TDT2R_DLC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{}\label{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}
Data Length Code \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT@{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT}}
\index{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT@{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT}{CAN_TDT2R_TGT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{}\label{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}
Transmit Global Time \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME}}
\index{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME@{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME}{CAN_TDT2R_TIME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{}\label{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}
Message Time Stamp \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID}}
\index{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID}{CAN_TI0R_EXID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)}\hypertarget{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{}\label{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}
Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE}}
\index{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE}{CAN_TI0R_IDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{}\label{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}
Identifier Extension \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR}}
\index{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR}{CAN_TI0R_RTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{}\label{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}
Remote Transmission Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID}}
\index{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID}{CAN_TI0R_STID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID~((uint32\+\_\+t)0x\+F\+F\+E00000)}\hypertarget{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{}\label{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}
Standard Identifier or Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ}}
\index{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ@{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ}{CAN_TI0R_TXRQ}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{}\label{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}
Transmit Mailbox Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID}}
\index{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID}{CAN_TI1R_EXID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)}\hypertarget{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{}\label{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}
Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE}}
\index{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE}{CAN_TI1R_IDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{}\label{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}
Identifier Extension \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR}}
\index{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR}{CAN_TI1R_RTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{}\label{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}
Remote Transmission Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID}}
\index{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID}{CAN_TI1R_STID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID~((uint32\+\_\+t)0x\+F\+F\+E00000)}\hypertarget{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{}\label{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}
Standard Identifier or Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ}}
\index{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ@{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ}{CAN_TI1R_TXRQ}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{}\label{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}
Transmit Mailbox Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID}}
\index{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID}{CAN_TI2R_EXID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)}\hypertarget{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{}\label{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}
Extended identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE}}
\index{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE}{CAN_TI2R_IDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{}\label{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}
Identifier Extension \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR}}
\index{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR}{CAN_TI2R_RTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{}\label{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}
Remote Transmission Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID}}
\index{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID}{CAN_TI2R_STID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID~((uint32\+\_\+t)0x\+F\+F\+E00000)}\hypertarget{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{}\label{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}
Standard Identifier or Extended Identifier \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ}}
\index{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ@{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ}{CAN_TI2R_TXRQ}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{}\label{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}
Transmit Mailbox Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0}{CAN_TSR_ABRQ0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{}\label{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}
Abort Request for Mailbox0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1}{CAN_TSR_ABRQ1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{}\label{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}
Abort Request for Mailbox 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2}{CAN_TSR_ABRQ2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{}\label{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}
Abort Request for Mailbox 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0}{CAN_TSR_ALST0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{}\label{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}
Arbitration Lost for Mailbox0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1}{CAN_TSR_ALST1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{}\label{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}
Arbitration Lost for Mailbox1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2}{CAN_TSR_ALST2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{}\label{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}
Arbitration Lost for mailbox 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE}{CAN_TSR_CODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE~((uint32\+\_\+t)0x03000000)}\hypertarget{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{}\label{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}
Mailbox Code \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW}{CAN_TSR_LOW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW~((uint32\+\_\+t)0x\+E0000000)}\hypertarget{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{}\label{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}
L\+OW\mbox{[}2\+:0\mbox{]} bits \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0}{CAN_TSR_LOW0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{}\label{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}
Lowest Priority Flag for Mailbox 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1}{CAN_TSR_LOW1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{}\label{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}
Lowest Priority Flag for Mailbox 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2}{CAN_TSR_LOW2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{}\label{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}
Lowest Priority Flag for Mailbox 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0}{CAN_TSR_RQCP0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{}\label{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}
Request Completed Mailbox0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1}{CAN_TSR_RQCP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{}\label{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}
Request Completed Mailbox1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2}{CAN_TSR_RQCP2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{}\label{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}
Request Completed Mailbox2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0}{CAN_TSR_TERR0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{}\label{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}
Transmission Error of Mailbox0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1}{CAN_TSR_TERR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{}\label{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}
Transmission Error of Mailbox1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2}{CAN_TSR_TERR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{}\label{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}
Transmission Error of Mailbox 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME}{CAN_TSR_TME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME~((uint32\+\_\+t)0x1\+C000000)}\hypertarget{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{}\label{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}
T\+ME\mbox{[}2\+:0\mbox{]} bits \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0}{CAN_TSR_TME0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{}\label{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}
Transmit Mailbox 0 Empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1}{CAN_TSR_TME1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{}\label{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}
Transmit Mailbox 1 Empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2}{CAN_TSR_TME2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{}\label{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}
Transmit Mailbox 2 Empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0}{CAN_TSR_TXOK0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{}\label{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}
Transmission OK of Mailbox0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1}{CAN_TSR_TXOK1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{}\label{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}
Transmission OK of Mailbox1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2}}
\index{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2@{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2}{CAN_TSR_TXOK2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{}\label{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}
Transmission OK of Mailbox 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET@{C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET}}
\index{C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET@{C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET}{CRC_CR_RESET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{}\label{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}
R\+E\+S\+ET bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+R\+C\+\_\+\+D\+R\+\_\+\+DR@{C\+R\+C\+\_\+\+D\+R\+\_\+\+DR}}
\index{C\+R\+C\+\_\+\+D\+R\+\_\+\+DR@{C\+R\+C\+\_\+\+D\+R\+\_\+\+DR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+D\+R\+\_\+\+DR}{CRC_DR_DR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+D\+R\+\_\+\+DR~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{}\label{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}
Data register bits \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR@{C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR}}
\index{C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR@{C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR}{CRC_IDR_IDR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR~((uint8\+\_\+t)0x\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{}\label{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}
General-\/purpose 8-\/bit data register bits \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1}{DAC_CR_BOFF1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{}\label{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}
D\+AC channel1 output buffer disable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2}{DAC_CR_BOFF2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{}\label{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}
D\+AC channel2 output buffer disable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1}{DAC_CR_DMAEN1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{}\label{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}
D\+AC channel1 D\+MA enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2}{DAC_CR_DMAEN2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{}\label{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}
D\+AC channel2 D\+MA enabled \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1}{DAC_CR_EN1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{}\label{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}
D\+AC channel1 enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2}{DAC_CR_EN2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{}\label{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}
D\+AC channel2 enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1}{DAC_CR_MAMP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1~((uint32\+\_\+t)0x00000\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{}\label{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}
M\+A\+M\+P1\href{DAC channel1 Mask/Amplitude selector}{\tt 3\+:0} \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0}{DAC_CR_MAMP1_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{}\label{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1}{DAC_CR_MAMP1_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{}\label{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2}{DAC_CR_MAMP1_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{}\label{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3}{DAC_CR_MAMP1_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{}\label{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2}{DAC_CR_MAMP2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{}\label{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}
M\+A\+M\+P2\href{DAC channel2 Mask/Amplitude selector}{\tt 3\+:0} \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0}{DAC_CR_MAMP2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{}\label{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1}{DAC_CR_MAMP2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{}\label{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2}{DAC_CR_MAMP2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{}\label{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3@{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3}{DAC_CR_MAMP2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{}\label{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1}{DAC_CR_TEN1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{}\label{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}
D\+AC channel1 Trigger enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2}{DAC_CR_TEN2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{}\label{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}
D\+AC channel2 Trigger enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1}{DAC_CR_TSEL1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1~((uint32\+\_\+t)0x00000038)}\hypertarget{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{}\label{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}
T\+S\+E\+L1\mbox{[}2\+:0\mbox{]} (D\+AC channel1 Trigger selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0}{DAC_CR_TSEL1_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{}\label{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1}{DAC_CR_TSEL1_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{}\label{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2}{DAC_CR_TSEL1_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{}\label{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2}{DAC_CR_TSEL2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2~((uint32\+\_\+t)0x00380000)}\hypertarget{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{}\label{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}
T\+S\+E\+L2\mbox{[}2\+:0\mbox{]} (D\+AC channel2 Trigger selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0}{DAC_CR_TSEL2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{}\label{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1}{DAC_CR_TSEL2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{}\label{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2}{DAC_CR_TSEL2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{}\label{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1}{DAC_CR_WAVE1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1~((uint32\+\_\+t)0x000000\+C0)}\hypertarget{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{}\label{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}
W\+A\+V\+E1\href{DAC channel1 noise/triangle wave generation enable}{\tt 1\+:0} \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0}{DAC_CR_WAVE1_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{}\label{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1}{DAC_CR_WAVE1_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{}\label{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2}{DAC_CR_WAVE2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2~((uint32\+\_\+t)0x00\+C00000)}\hypertarget{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{}\label{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}
W\+A\+V\+E2\href{DAC channel2 noise/triangle wave generation enable}{\tt 1\+:0} \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0}{DAC_CR_WAVE2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{}\label{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1}}
\index{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1@{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1}{DAC_CR_WAVE2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{}\label{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR}{DAC_DHR12L1_DACC1DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR~((uint16\+\_\+t)0x\+F\+F\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{}\label{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}
D\+AC channel1 12-\/bit Left aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR}{DAC_DHR12L2_DACC2DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR~((uint16\+\_\+t)0x\+F\+F\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{}\label{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}
D\+AC channel2 12-\/bit Left aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}{DAC_DHR12LD_DACC1DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR~((uint32\+\_\+t)0x0000\+F\+F\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{}\label{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}
D\+AC channel1 12-\/bit Left aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}{DAC_DHR12LD_DACC2DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR~((uint32\+\_\+t)0x\+F\+F\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{}\label{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}
D\+AC channel2 12-\/bit Left aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}{DAC_DHR12R1_DACC1DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{}\label{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}
D\+AC channel1 12-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}{DAC_DHR12R2_DACC2DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{}\label{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}
D\+AC channel2 12-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}{DAC_DHR12RD_DACC1DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR~((uint32\+\_\+t)0x00000\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{}\label{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}
D\+AC channel1 12-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}{DAC_DHR12RD_DACC2DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR~((uint32\+\_\+t)0x0\+F\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{}\label{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}
D\+AC channel2 12-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}{DAC_DHR8R1_DACC1DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR~((uint8\+\_\+t)0x\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{}\label{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}
D\+AC channel1 8-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}{DAC_DHR8R2_DACC2DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR~((uint8\+\_\+t)0x\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{}\label{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}
D\+AC channel2 8-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}{DAC_DHR8RD_DACC1DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR~((uint16\+\_\+t)0x00\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{}\label{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}
D\+AC channel1 8-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}}
\index{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR@{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}{DAC_DHR8RD_DACC2DHR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR~((uint16\+\_\+t)0x\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{}\label{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}
D\+AC channel2 8-\/bit Right aligned data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR@{D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR}}
\index{D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR@{D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR}{DAC_DOR1_DACC1DOR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{}\label{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}
D\+AC channel1 data output \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR@{D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR}}
\index{D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR@{D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR}{DAC_DOR2_DACC2DOR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{}\label{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}
D\+AC channel2 data output \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1@{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1}}
\index{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1@{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1}{DAC_SR_DMAUDR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{}\label{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}
D\+AC channel1 D\+MA underrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2@{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2}}
\index{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2@{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2}{DAC_SR_DMAUDR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{}\label{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}
D\+AC channel2 D\+MA underrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1@{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1}}
\index{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1@{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1}{DAC_SWTRIGR_SWTRIG1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{}\label{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}
D\+AC channel1 software trigger \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2@{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2}}
\index{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2@{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2}{DAC_SWTRIGR_SWTRIG2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{}\label{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}
D\+AC channel2 software trigger \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0@{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0@{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0}{DBGMCU_CR_TRACE_MODE_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{}\label{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1@{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1@{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1}{DBGMCU_CR_TRACE_MODE_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{}\label{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL@{E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL@{E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL}{ETH_MACCR_BL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL}\hypertarget{group___peripheral___registers___bits___definition_gaa0fab432a0d01c8c1786b3d48489c0f9}{}\label{group___peripheral___registers___bits___definition_gaa0fab432a0d01c8c1786b3d48489c0f9}
{\bfseries Value\+:}
\begin{DoxyCode}
((uint32\_t)0x00000060)  \textcolor{comment}{/* Back-off limit: random integer number (r) of slot time delays before
       rescheduling}
\textcolor{comment}{                                                       a transmission attempt during retries after a
       collision: 0 =< r <2^k */}
\end{DoxyCode}
\index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0}{EXTI_EMR_MR0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{}\label{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}
Event Mask on line 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1}{EXTI_EMR_MR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{}\label{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}
Event Mask on line 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10}{EXTI_EMR_MR10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{}\label{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}
Event Mask on line 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11}{EXTI_EMR_MR11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{}\label{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}
Event Mask on line 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12}{EXTI_EMR_MR12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{}\label{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}
Event Mask on line 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13}{EXTI_EMR_MR13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{}\label{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}
Event Mask on line 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14}{EXTI_EMR_MR14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{}\label{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}
Event Mask on line 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15}{EXTI_EMR_MR15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{}\label{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}
Event Mask on line 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16}{EXTI_EMR_MR16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{}\label{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}
Event Mask on line 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17}{EXTI_EMR_MR17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{}\label{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}
Event Mask on line 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18}{EXTI_EMR_MR18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{}\label{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}
Event Mask on line 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19}{EXTI_EMR_MR19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{}\label{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}
Event Mask on line 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2}{EXTI_EMR_MR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{}\label{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}
Event Mask on line 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3}{EXTI_EMR_MR3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{}\label{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}
Event Mask on line 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4}{EXTI_EMR_MR4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{}\label{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}
Event Mask on line 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5}{EXTI_EMR_MR5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{}\label{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}
Event Mask on line 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6}{EXTI_EMR_MR6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{}\label{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}
Event Mask on line 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7}{EXTI_EMR_MR7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{}\label{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}
Event Mask on line 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8}{EXTI_EMR_MR8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{}\label{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}
Event Mask on line 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9}}
\index{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9@{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9}{EXTI_EMR_MR9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{}\label{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}
Event Mask on line 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0}{EXTI_FTSR_TR0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{}\label{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}
Falling trigger event configuration bit of line 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1}{EXTI_FTSR_TR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{}\label{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}
Falling trigger event configuration bit of line 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10}{EXTI_FTSR_TR10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{}\label{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}
Falling trigger event configuration bit of line 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11}{EXTI_FTSR_TR11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{}\label{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}
Falling trigger event configuration bit of line 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12}{EXTI_FTSR_TR12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{}\label{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}
Falling trigger event configuration bit of line 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13}{EXTI_FTSR_TR13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{}\label{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}
Falling trigger event configuration bit of line 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14}{EXTI_FTSR_TR14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{}\label{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}
Falling trigger event configuration bit of line 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15}{EXTI_FTSR_TR15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{}\label{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}
Falling trigger event configuration bit of line 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16}{EXTI_FTSR_TR16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{}\label{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}
Falling trigger event configuration bit of line 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17}{EXTI_FTSR_TR17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{}\label{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}
Falling trigger event configuration bit of line 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18}{EXTI_FTSR_TR18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{}\label{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}
Falling trigger event configuration bit of line 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19}{EXTI_FTSR_TR19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{}\label{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}
Falling trigger event configuration bit of line 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2}{EXTI_FTSR_TR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{}\label{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}
Falling trigger event configuration bit of line 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3}{EXTI_FTSR_TR3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{}\label{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}
Falling trigger event configuration bit of line 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4}{EXTI_FTSR_TR4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{}\label{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}
Falling trigger event configuration bit of line 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5}{EXTI_FTSR_TR5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{}\label{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}
Falling trigger event configuration bit of line 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6}{EXTI_FTSR_TR6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{}\label{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}
Falling trigger event configuration bit of line 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7}{EXTI_FTSR_TR7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{}\label{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}
Falling trigger event configuration bit of line 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8}{EXTI_FTSR_TR8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{}\label{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}
Falling trigger event configuration bit of line 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9}}
\index{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9@{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9}{EXTI_FTSR_TR9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{}\label{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}
Falling trigger event configuration bit of line 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0}{EXTI_IMR_MR0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{}\label{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}
Interrupt Mask on line 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1}{EXTI_IMR_MR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{}\label{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}
Interrupt Mask on line 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10}{EXTI_IMR_MR10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{}\label{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}
Interrupt Mask on line 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11}{EXTI_IMR_MR11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{}\label{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}
Interrupt Mask on line 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12}{EXTI_IMR_MR12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{}\label{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}
Interrupt Mask on line 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13}{EXTI_IMR_MR13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{}\label{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}
Interrupt Mask on line 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14}{EXTI_IMR_MR14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{}\label{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}
Interrupt Mask on line 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15}{EXTI_IMR_MR15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{}\label{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}
Interrupt Mask on line 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16}{EXTI_IMR_MR16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{}\label{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}
Interrupt Mask on line 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17}{EXTI_IMR_MR17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{}\label{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}
Interrupt Mask on line 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18}{EXTI_IMR_MR18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{}\label{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}
Interrupt Mask on line 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19}{EXTI_IMR_MR19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{}\label{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}
Interrupt Mask on line 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2}{EXTI_IMR_MR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{}\label{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}
Interrupt Mask on line 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3}{EXTI_IMR_MR3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{}\label{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}
Interrupt Mask on line 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4}{EXTI_IMR_MR4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{}\label{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}
Interrupt Mask on line 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5}{EXTI_IMR_MR5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{}\label{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}
Interrupt Mask on line 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6}{EXTI_IMR_MR6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{}\label{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}
Interrupt Mask on line 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7}{EXTI_IMR_MR7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{}\label{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}
Interrupt Mask on line 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8}{EXTI_IMR_MR8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{}\label{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}
Interrupt Mask on line 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9}}
\index{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9@{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9}{EXTI_IMR_MR9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{}\label{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}
Interrupt Mask on line 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0}{EXTI_PR_PR0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{}\label{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}
Pending bit for line 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1}{EXTI_PR_PR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{}\label{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}
Pending bit for line 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10}{EXTI_PR_PR10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{}\label{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}
Pending bit for line 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11}{EXTI_PR_PR11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{}\label{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}
Pending bit for line 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12}{EXTI_PR_PR12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{}\label{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}
Pending bit for line 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13}{EXTI_PR_PR13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{}\label{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}
Pending bit for line 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14}{EXTI_PR_PR14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{}\label{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}
Pending bit for line 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15}{EXTI_PR_PR15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{}\label{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}
Pending bit for line 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16}{EXTI_PR_PR16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{}\label{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}
Pending bit for line 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17}{EXTI_PR_PR17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{}\label{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}
Pending bit for line 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18}{EXTI_PR_PR18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{}\label{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}
Pending bit for line 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19}{EXTI_PR_PR19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{}\label{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}
Pending bit for line 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2}{EXTI_PR_PR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{}\label{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}
Pending bit for line 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3}{EXTI_PR_PR3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{}\label{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}
Pending bit for line 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4}{EXTI_PR_PR4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{}\label{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}
Pending bit for line 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5}{EXTI_PR_PR5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{}\label{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}
Pending bit for line 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6}{EXTI_PR_PR6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{}\label{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}
Pending bit for line 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7}{EXTI_PR_PR7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{}\label{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}
Pending bit for line 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8}{EXTI_PR_PR8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{}\label{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}
Pending bit for line 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9}}
\index{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9@{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9}{EXTI_PR_PR9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{}\label{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}
Pending bit for line 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0}{EXTI_RTSR_TR0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{}\label{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}
Rising trigger event configuration bit of line 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1}{EXTI_RTSR_TR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{}\label{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}
Rising trigger event configuration bit of line 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10}{EXTI_RTSR_TR10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{}\label{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}
Rising trigger event configuration bit of line 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11}{EXTI_RTSR_TR11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{}\label{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}
Rising trigger event configuration bit of line 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12}{EXTI_RTSR_TR12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{}\label{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}
Rising trigger event configuration bit of line 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13}{EXTI_RTSR_TR13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{}\label{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}
Rising trigger event configuration bit of line 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14}{EXTI_RTSR_TR14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{}\label{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}
Rising trigger event configuration bit of line 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15}{EXTI_RTSR_TR15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{}\label{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}
Rising trigger event configuration bit of line 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16}{EXTI_RTSR_TR16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{}\label{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}
Rising trigger event configuration bit of line 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17}{EXTI_RTSR_TR17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{}\label{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}
Rising trigger event configuration bit of line 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18}{EXTI_RTSR_TR18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{}\label{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}
Rising trigger event configuration bit of line 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19}{EXTI_RTSR_TR19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{}\label{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}
Rising trigger event configuration bit of line 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2}{EXTI_RTSR_TR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{}\label{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}
Rising trigger event configuration bit of line 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3}{EXTI_RTSR_TR3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{}\label{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}
Rising trigger event configuration bit of line 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4}{EXTI_RTSR_TR4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{}\label{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}
Rising trigger event configuration bit of line 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5}{EXTI_RTSR_TR5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{}\label{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}
Rising trigger event configuration bit of line 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6}{EXTI_RTSR_TR6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{}\label{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}
Rising trigger event configuration bit of line 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7}{EXTI_RTSR_TR7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{}\label{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}
Rising trigger event configuration bit of line 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8}{EXTI_RTSR_TR8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{}\label{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}
Rising trigger event configuration bit of line 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9}}
\index{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9@{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9}{EXTI_RTSR_TR9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{}\label{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}
Rising trigger event configuration bit of line 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0}{EXTI_SWIER_SWIER0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{}\label{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}
Software Interrupt on line 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1}{EXTI_SWIER_SWIER1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{}\label{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}
Software Interrupt on line 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10}{EXTI_SWIER_SWIER10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{}\label{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}
Software Interrupt on line 10 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11}{EXTI_SWIER_SWIER11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{}\label{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}
Software Interrupt on line 11 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12}{EXTI_SWIER_SWIER12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{}\label{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}
Software Interrupt on line 12 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13}{EXTI_SWIER_SWIER13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{}\label{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}
Software Interrupt on line 13 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14}{EXTI_SWIER_SWIER14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{}\label{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}
Software Interrupt on line 14 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15}{EXTI_SWIER_SWIER15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{}\label{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}
Software Interrupt on line 15 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16}{EXTI_SWIER_SWIER16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{}\label{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}
Software Interrupt on line 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17}{EXTI_SWIER_SWIER17}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{}\label{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}
Software Interrupt on line 17 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18}{EXTI_SWIER_SWIER18}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{}\label{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}
Software Interrupt on line 18 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19}{EXTI_SWIER_SWIER19}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{}\label{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}
Software Interrupt on line 19 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2}{EXTI_SWIER_SWIER2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{}\label{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}
Software Interrupt on line 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3}{EXTI_SWIER_SWIER3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{}\label{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}
Software Interrupt on line 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4}{EXTI_SWIER_SWIER4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{}\label{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}
Software Interrupt on line 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5}{EXTI_SWIER_SWIER5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{}\label{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}
Software Interrupt on line 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6}{EXTI_SWIER_SWIER6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{}\label{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}
Software Interrupt on line 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7}{EXTI_SWIER_SWIER7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{}\label{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}
Software Interrupt on line 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8}{EXTI_SWIER_SWIER8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{}\label{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}
Software Interrupt on line 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9}}
\index{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9@{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9}{EXTI_SWIER_SWIER9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{}\label{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}
Software Interrupt on line 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}{FSMC_BCR1_ASYNCWAIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{}\label{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}
Asynchronous wait \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN}{FSMC_BCR1_BURSTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{}\label{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}
Burst enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW}{FSMC_BCR1_CBURSTRW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{}\label{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}
Write burst enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD}{FSMC_BCR1_EXTMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{}\label{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}
Extended mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN}{FSMC_BCR1_FACCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{}\label{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}
Flash access enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN}{FSMC_BCR1_MBKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{}\label{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}
Memory bank enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP}{FSMC_BCR1_MTYP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP~((uint32\+\_\+t)0x0000000\+C)}\hypertarget{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{}\label{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}
M\+T\+YP\mbox{[}1\+:0\mbox{]} bits (Memory type) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0}{FSMC_BCR1_MTYP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}{}\label{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1}{FSMC_BCR1_MTYP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}{}\label{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN}{FSMC_BCR1_MUXEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{}\label{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}
Address/data multiplexing enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID}{FSMC_BCR1_MWID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID~((uint32\+\_\+t)0x00000030)}\hypertarget{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{}\label{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}
M\+W\+ID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0}{FSMC_BCR1_MWID_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}{}\label{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1}{FSMC_BCR1_MWID_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}{}\label{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG}{FSMC_BCR1_WAITCFG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{}\label{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}
Wait timing configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN}{FSMC_BCR1_WAITEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{}\label{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}
Wait enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL}{FSMC_BCR1_WAITPOL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{}\label{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}
Wait signal polarity bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD}{FSMC_BCR1_WRAPMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{}\label{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}
Wrapped burst mode support \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN}{FSMC_BCR1_WREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{}\label{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}
Write enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}{FSMC_BCR2_ASYNCWAIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}{}\label{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}
Asynchronous wait \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN}{FSMC_BCR2_BURSTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}{}\label{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}
Burst enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW}{FSMC_BCR2_CBURSTRW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}{}\label{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}
Write burst enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD}{FSMC_BCR2_EXTMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}{}\label{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}
Extended mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN}{FSMC_BCR2_FACCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}{}\label{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}
Flash access enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN}{FSMC_BCR2_MBKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}{}\label{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}
Memory bank enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP}{FSMC_BCR2_MTYP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP~((uint32\+\_\+t)0x0000000\+C)}\hypertarget{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}{}\label{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}
M\+T\+YP\mbox{[}1\+:0\mbox{]} bits (Memory type) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0}{FSMC_BCR2_MTYP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}{}\label{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1}{FSMC_BCR2_MTYP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}{}\label{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN}{FSMC_BCR2_MUXEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}{}\label{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}
Address/data multiplexing enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID}{FSMC_BCR2_MWID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID~((uint32\+\_\+t)0x00000030)}\hypertarget{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}{}\label{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}
M\+W\+ID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0}{FSMC_BCR2_MWID_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}{}\label{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1}{FSMC_BCR2_MWID_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}{}\label{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG}{FSMC_BCR2_WAITCFG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}{}\label{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}
Wait timing configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN}{FSMC_BCR2_WAITEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}{}\label{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}
Wait enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL}{FSMC_BCR2_WAITPOL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}{}\label{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}
Wait signal polarity bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD}{FSMC_BCR2_WRAPMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}{}\label{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}
Wrapped burst mode support \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN}{FSMC_BCR2_WREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}{}\label{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}
Write enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}{FSMC_BCR3_ASYNCWAIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}{}\label{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}
Asynchronous wait \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN}{FSMC_BCR3_BURSTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}{}\label{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}
Burst enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW}{FSMC_BCR3_CBURSTRW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}{}\label{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}
Write burst enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD}{FSMC_BCR3_EXTMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}{}\label{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}
Extended mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN}{FSMC_BCR3_FACCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}{}\label{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}
Flash access enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN}{FSMC_BCR3_MBKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}{}\label{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}
Memory bank enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP}{FSMC_BCR3_MTYP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP~((uint32\+\_\+t)0x0000000\+C)}\hypertarget{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}{}\label{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}
M\+T\+YP\mbox{[}1\+:0\mbox{]} bits (Memory type) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0}{FSMC_BCR3_MTYP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}{}\label{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1}{FSMC_BCR3_MTYP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}{}\label{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN}{FSMC_BCR3_MUXEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}{}\label{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}
Address/data multiplexing enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID}{FSMC_BCR3_MWID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID~((uint32\+\_\+t)0x00000030)}\hypertarget{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}{}\label{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}
M\+W\+ID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0}{FSMC_BCR3_MWID_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}{}\label{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1}{FSMC_BCR3_MWID_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}{}\label{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG}{FSMC_BCR3_WAITCFG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}{}\label{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}
Wait timing configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN}{FSMC_BCR3_WAITEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}{}\label{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}
Wait enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL}{FSMC_BCR3_WAITPOL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}{}\label{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}
Wait signal polarity bit. \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD}{FSMC_BCR3_WRAPMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}{}\label{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}
Wrapped burst mode support \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN}{FSMC_BCR3_WREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}{}\label{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}
Write enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}{FSMC_BCR4_ASYNCWAIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}{}\label{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}
Asynchronous wait \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN}{FSMC_BCR4_BURSTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}{}\label{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}
Burst enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW}{FSMC_BCR4_CBURSTRW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}{}\label{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}
Write burst enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD}{FSMC_BCR4_EXTMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}{}\label{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}
Extended mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN}{FSMC_BCR4_FACCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}{}\label{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}
Flash access enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN}{FSMC_BCR4_MBKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}{}\label{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}
Memory bank enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP}{FSMC_BCR4_MTYP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP~((uint32\+\_\+t)0x0000000\+C)}\hypertarget{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}{}\label{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}
M\+T\+YP\mbox{[}1\+:0\mbox{]} bits (Memory type) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0}{FSMC_BCR4_MTYP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}{}\label{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1}{FSMC_BCR4_MTYP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}{}\label{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN}{FSMC_BCR4_MUXEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}{}\label{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}
Address/data multiplexing enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID}{FSMC_BCR4_MWID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID~((uint32\+\_\+t)0x00000030)}\hypertarget{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}{}\label{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}
M\+W\+ID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0}{FSMC_BCR4_MWID_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}{}\label{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1}{FSMC_BCR4_MWID_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}{}\label{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG}{FSMC_BCR4_WAITCFG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}{}\label{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}
Wait timing configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN}{FSMC_BCR4_WAITEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}{}\label{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}
Wait enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL}{FSMC_BCR4_WAITPOL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}{}\label{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}
Wait signal polarity bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD}{FSMC_BCR4_WRAPMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}{}\label{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}
Wrapped burst mode support \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN}}
\index{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN@{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN}{FSMC_BCR4_WREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}{}\label{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}
Write enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BTR1_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}{}\label{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BTR1_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}{}\label{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BTR1_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}{}\label{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BTR1_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}{}\label{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BTR1_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}{}\label{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BTR1_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}{}\label{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BTR1_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}{}\label{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BTR1_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}{}\label{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BTR1_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}{}\label{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BTR1_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}{}\label{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BTR1_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}{}\label{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BTR1_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}{}\label{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BTR1_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}{}\label{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN}{FSMC_BTR1_BUSTURN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN~((uint32\+\_\+t)0x000\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}{}\label{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}
B\+U\+S\+T\+U\+RN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}{FSMC_BTR1_BUSTURN_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}{}\label{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}{FSMC_BTR1_BUSTURN_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}{}\label{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}{FSMC_BTR1_BUSTURN_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}{}\label{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}{FSMC_BTR1_BUSTURN_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}{}\label{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BTR1_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{}\label{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BTR1_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}{}\label{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BTR1_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}{}\label{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BTR1_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}{}\label{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BTR1_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}{}\label{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BTR1_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}{}\label{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BTR1_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}{}\label{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BTR1_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}{}\label{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BTR1_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}{}\label{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BTR1_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}{}\label{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BTR1_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}{}\label{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BTR1_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}{}\label{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BTR1_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}{}\label{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BTR1_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}{}\label{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BTR1_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}{}\label{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BTR2_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}{}\label{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BTR2_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}{}\label{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BTR2_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}{}\label{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BTR2_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}{}\label{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BTR2_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}{}\label{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BTR2_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}{}\label{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BTR2_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}{}\label{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BTR2_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}{}\label{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BTR2_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}{}\label{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BTR2_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}{}\label{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BTR2_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}{}\label{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BTR2_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}{}\label{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BTR2_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}{}\label{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN}{FSMC_BTR2_BUSTURN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN~((uint32\+\_\+t)0x000\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}{}\label{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}
B\+U\+S\+T\+U\+RN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}{FSMC_BTR2_BUSTURN_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}{}\label{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}{FSMC_BTR2_BUSTURN_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}{}\label{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}{FSMC_BTR2_BUSTURN_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}{}\label{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}{FSMC_BTR2_BUSTURN_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}{}\label{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BTR2_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}{}\label{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BTR2_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}{}\label{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BTR2_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}{}\label{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BTR2_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}{}\label{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BTR2_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}{}\label{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BTR2_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}{}\label{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BTR2_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}{}\label{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BTR2_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}{}\label{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BTR2_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}{}\label{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BTR2_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}{}\label{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BTR2_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}{}\label{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BTR2_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}{}\label{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BTR2_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}{}\label{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BTR2_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}{}\label{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BTR2_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}{}\label{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BTR3_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}{}\label{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BTR3_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}{}\label{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BTR3_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}{}\label{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BTR3_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}{}\label{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BTR3_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}{}\label{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BTR3_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}{}\label{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BTR3_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}{}\label{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BTR3_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}{}\label{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BTR3_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}{}\label{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BTR3_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}{}\label{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BTR3_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}{}\label{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BTR3_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}{}\label{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BTR3_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}{}\label{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN}{FSMC_BTR3_BUSTURN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN~((uint32\+\_\+t)0x000\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}{}\label{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}
B\+U\+S\+T\+U\+RN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}{FSMC_BTR3_BUSTURN_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}{}\label{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}{FSMC_BTR3_BUSTURN_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}{}\label{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}{FSMC_BTR3_BUSTURN_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}{}\label{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}{FSMC_BTR3_BUSTURN_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}{}\label{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BTR3_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}{}\label{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BTR3_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}{}\label{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BTR3_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}{}\label{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BTR3_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}{}\label{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BTR3_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}{}\label{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BTR3_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}{}\label{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BTR3_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}{}\label{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BTR3_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}{}\label{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BTR3_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}{}\label{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BTR3_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}{}\label{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BTR3_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}{}\label{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BTR3_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}{}\label{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BTR3_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}{}\label{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BTR3_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}{}\label{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BTR3_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}{}\label{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BTR4_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}{}\label{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BTR4_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}{}\label{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BTR4_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}{}\label{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BTR4_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}{}\label{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BTR4_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}{}\label{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BTR4_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}{}\label{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BTR4_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}{}\label{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BTR4_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}{}\label{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BTR4_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}{}\label{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BTR4_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}{}\label{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BTR4_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}{}\label{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BTR4_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}{}\label{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BTR4_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}{}\label{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN}{FSMC_BTR4_BUSTURN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN~((uint32\+\_\+t)0x000\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}{}\label{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}
B\+U\+S\+T\+U\+RN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}{FSMC_BTR4_BUSTURN_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}{}\label{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}{FSMC_BTR4_BUSTURN_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}{}\label{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}{FSMC_BTR4_BUSTURN_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}{}\label{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}{FSMC_BTR4_BUSTURN_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}{}\label{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BTR4_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}{}\label{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BTR4_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}{}\label{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BTR4_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}{}\label{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BTR4_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}{}\label{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BTR4_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}{}\label{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BTR4_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}{}\label{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BTR4_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}{}\label{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BTR4_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}{}\label{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BTR4_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}{}\label{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BTR4_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}{}\label{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BTR4_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}{}\label{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BTR4_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}{}\label{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BTR4_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}{}\label{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BTR4_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}{}\label{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BTR4_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}{}\label{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BWTR1_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}{}\label{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BWTR1_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}{}\label{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BWTR1_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}{}\label{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BWTR1_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}{}\label{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BWTR1_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}{}\label{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BWTR1_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}{}\label{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BWTR1_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}{}\label{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BWTR1_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}{}\label{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BWTR1_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}{}\label{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BWTR1_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}{}\label{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BWTR1_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}{}\label{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BWTR1_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}{}\label{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BWTR1_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}{}\label{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BWTR1_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487}{}\label{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BWTR1_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f}{}\label{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BWTR1_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3}{}\label{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BWTR1_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe}{}\label{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BWTR1_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290}{}\label{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BWTR1_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}{}\label{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BWTR1_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}{}\label{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BWTR1_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}{}\label{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BWTR1_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}{}\label{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BWTR1_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}{}\label{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BWTR1_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674}{}\label{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BWTR1_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540}{}\label{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BWTR1_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d}{}\label{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BWTR1_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5}{}\label{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BWTR1_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4}{}\label{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BWTR2_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}{}\label{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BWTR2_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}{}\label{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BWTR2_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}{}\label{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BWTR2_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}{}\label{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BWTR2_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}{}\label{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BWTR2_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}{}\label{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BWTR2_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}{}\label{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BWTR2_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}{}\label{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BWTR2_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}{}\label{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BWTR2_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}{}\label{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BWTR2_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}{}\label{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BWTR2_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}{}\label{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BWTR2_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}{}\label{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BWTR2_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6}{}\label{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BWTR2_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6}{}\label{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BWTR2_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209}{}\label{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BWTR2_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363}{}\label{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BWTR2_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73}{}\label{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BWTR2_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}{}\label{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BWTR2_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}{}\label{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BWTR2_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}{}\label{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BWTR2_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}{}\label{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BWTR2_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}{}\label{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BWTR2_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3}{}\label{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BWTR2_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515}{}\label{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BWTR2_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2}{}\label{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BWTR2_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65}{}\label{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BWTR2_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5}{}\label{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BWTR3_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}{}\label{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BWTR3_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}{}\label{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BWTR3_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}{}\label{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BWTR3_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}{}\label{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BWTR3_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}{}\label{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BWTR3_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}{}\label{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BWTR3_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}{}\label{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BWTR3_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}{}\label{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BWTR3_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}{}\label{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BWTR3_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}{}\label{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BWTR3_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}{}\label{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BWTR3_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}{}\label{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BWTR3_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}{}\label{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BWTR3_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264}{}\label{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BWTR3_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a}{}\label{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BWTR3_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb}{}\label{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BWTR3_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15}{}\label{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BWTR3_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9}{}\label{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BWTR3_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}{}\label{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BWTR3_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}{}\label{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BWTR3_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}{}\label{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BWTR3_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}{}\label{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BWTR3_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}{}\label{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BWTR3_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088}{}\label{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BWTR3_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e}{}\label{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BWTR3_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26}{}\label{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BWTR3_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50}{}\label{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BWTR3_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706}{}\label{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}{FSMC_BWTR4_ACCMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD~((uint32\+\_\+t)0x30000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}{}\label{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}
A\+C\+C\+M\+OD\mbox{[}1\+:0\mbox{]} bits (Access mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}{FSMC_BWTR4_ACCMOD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}{}\label{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}{FSMC_BWTR4_ACCMOD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}{}\label{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}{FSMC_BWTR4_ADDHLD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}{}\label{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}
A\+D\+D\+H\+LD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}{FSMC_BWTR4_ADDHLD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}{}\label{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}{FSMC_BWTR4_ADDHLD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}{}\label{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}{FSMC_BWTR4_ADDHLD_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}{}\label{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}{FSMC_BWTR4_ADDHLD_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}{}\label{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}{FSMC_BWTR4_ADDSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET~((uint32\+\_\+t)0x0000000\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}{}\label{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}
A\+D\+D\+S\+ET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}{FSMC_BWTR4_ADDSET_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}{}\label{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}{FSMC_BWTR4_ADDSET_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}{}\label{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}{FSMC_BWTR4_ADDSET_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}{}\label{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}{FSMC_BWTR4_ADDSET_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}{}\label{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}{FSMC_BWTR4_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV~((uint32\+\_\+t)0x00\+F00000)}\hypertarget{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01}{}\label{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01}
C\+L\+K\+D\+IV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}{FSMC_BWTR4_CLKDIV_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76}{}\label{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}{FSMC_BWTR4_CLKDIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a}{}\label{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}{FSMC_BWTR4_CLKDIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0}{}\label{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}{FSMC_BWTR4_CLKDIV_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2}{}\label{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}{FSMC_BWTR4_DATAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}{}\label{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}
D\+A\+T\+A\+ST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}{FSMC_BWTR4_DATAST_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}{}\label{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}{FSMC_BWTR4_DATAST_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}{}\label{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}{FSMC_BWTR4_DATAST_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}{}\label{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}{FSMC_BWTR4_DATAST_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}{}\label{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}{FSMC_BWTR4_DATLAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT~((uint32\+\_\+t)0x0\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b}{}\label{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b}
D\+A\+T\+LA\mbox{[}3\+:0\mbox{]} bits (Data latency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}{FSMC_BWTR4_DATLAT_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33}{}\label{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}{FSMC_BWTR4_DATLAT_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c}{}\label{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}{FSMC_BWTR4_DATLAT_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f}{}\label{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3@{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}{FSMC_BWTR4_DATLAT_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a}{}\label{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2@{F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2}}
\index{F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2@{F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2}{FSMC_ECCR2_ECC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}{}\label{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}
E\+CC result \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3@{F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3}}
\index{F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3@{F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3}{FSMC_ECCR3_ECC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}{}\label{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}
E\+CC result \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2}{FSMC_PATT2_ATTHIZ2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}{}\label{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}
A\+T\+T\+H\+I\+Z2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 databus HiZ time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0}{FSMC_PATT2_ATTHIZ2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}{}\label{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1}{FSMC_PATT2_ATTHIZ2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}{}\label{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2}{FSMC_PATT2_ATTHIZ2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}{}\label{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3}{FSMC_PATT2_ATTHIZ2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}{}\label{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4}{FSMC_PATT2_ATTHIZ2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}{}\label{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5}{FSMC_PATT2_ATTHIZ2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}{}\label{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6}{FSMC_PATT2_ATTHIZ2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}{}\label{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7}{FSMC_PATT2_ATTHIZ2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}{}\label{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2}{FSMC_PATT2_ATTHOLD2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}{}\label{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}
A\+T\+T\+H\+O\+L\+D2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 hold time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0}{FSMC_PATT2_ATTHOLD2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}{}\label{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1}{FSMC_PATT2_ATTHOLD2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}{}\label{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2}{FSMC_PATT2_ATTHOLD2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}{}\label{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3}{FSMC_PATT2_ATTHOLD2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}{}\label{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4}{FSMC_PATT2_ATTHOLD2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}{}\label{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5}{FSMC_PATT2_ATTHOLD2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}{}\label{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6}{FSMC_PATT2_ATTHOLD2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}{}\label{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7}{FSMC_PATT2_ATTHOLD2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}{}\label{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2}{FSMC_PATT2_ATTSET2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}{}\label{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}
A\+T\+T\+S\+E\+T2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 setup time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0}{FSMC_PATT2_ATTSET2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}{}\label{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1}{FSMC_PATT2_ATTSET2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}{}\label{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2}{FSMC_PATT2_ATTSET2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}{}\label{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3}{FSMC_PATT2_ATTSET2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}{}\label{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4}{FSMC_PATT2_ATTSET2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}{}\label{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5}{FSMC_PATT2_ATTSET2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}{}\label{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6}{FSMC_PATT2_ATTSET2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}{}\label{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7}{FSMC_PATT2_ATTSET2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}{}\label{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2}{FSMC_PATT2_ATTWAIT2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}{}\label{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}
A\+T\+T\+W\+A\+I\+T2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 wait time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0}{FSMC_PATT2_ATTWAIT2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}{}\label{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1}{FSMC_PATT2_ATTWAIT2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}{}\label{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2}{FSMC_PATT2_ATTWAIT2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}{}\label{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3}{FSMC_PATT2_ATTWAIT2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}{}\label{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4}{FSMC_PATT2_ATTWAIT2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}{}\label{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5}{FSMC_PATT2_ATTWAIT2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}{}\label{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6}{FSMC_PATT2_ATTWAIT2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}{}\label{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7}{FSMC_PATT2_ATTWAIT2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}{}\label{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3}{FSMC_PATT3_ATTHIZ3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}{}\label{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}
A\+T\+T\+H\+I\+Z3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 databus HiZ time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0}{FSMC_PATT3_ATTHIZ3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}{}\label{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1}{FSMC_PATT3_ATTHIZ3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}{}\label{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2}{FSMC_PATT3_ATTHIZ3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}{}\label{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3}{FSMC_PATT3_ATTHIZ3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}{}\label{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4}{FSMC_PATT3_ATTHIZ3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}{}\label{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5}{FSMC_PATT3_ATTHIZ3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}{}\label{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6}{FSMC_PATT3_ATTHIZ3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}{}\label{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7}{FSMC_PATT3_ATTHIZ3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}{}\label{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3}{FSMC_PATT3_ATTHOLD3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}{}\label{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}
A\+T\+T\+H\+O\+L\+D3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 hold time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0}{FSMC_PATT3_ATTHOLD3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}{}\label{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1}{FSMC_PATT3_ATTHOLD3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}{}\label{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2}{FSMC_PATT3_ATTHOLD3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}{}\label{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3}{FSMC_PATT3_ATTHOLD3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}{}\label{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4}{FSMC_PATT3_ATTHOLD3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}{}\label{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5}{FSMC_PATT3_ATTHOLD3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}{}\label{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6}{FSMC_PATT3_ATTHOLD3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}{}\label{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7}{FSMC_PATT3_ATTHOLD3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}{}\label{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3}{FSMC_PATT3_ATTSET3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}{}\label{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}
A\+T\+T\+S\+E\+T3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 setup time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0}{FSMC_PATT3_ATTSET3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}{}\label{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1}{FSMC_PATT3_ATTSET3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}{}\label{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2}{FSMC_PATT3_ATTSET3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}{}\label{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3}{FSMC_PATT3_ATTSET3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}{}\label{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4}{FSMC_PATT3_ATTSET3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}{}\label{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5}{FSMC_PATT3_ATTSET3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}{}\label{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6}{FSMC_PATT3_ATTSET3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}{}\label{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7}{FSMC_PATT3_ATTSET3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}{}\label{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3}{FSMC_PATT3_ATTWAIT3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}{}\label{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}
A\+T\+T\+W\+A\+I\+T3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 wait time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0}{FSMC_PATT3_ATTWAIT3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}{}\label{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1}{FSMC_PATT3_ATTWAIT3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}{}\label{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2}{FSMC_PATT3_ATTWAIT3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}{}\label{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3}{FSMC_PATT3_ATTWAIT3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}{}\label{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4}{FSMC_PATT3_ATTWAIT3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}{}\label{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5}{FSMC_PATT3_ATTWAIT3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}{}\label{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6}{FSMC_PATT3_ATTWAIT3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}{}\label{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7}{FSMC_PATT3_ATTWAIT3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}{}\label{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4}{FSMC_PATT4_ATTHIZ4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}{}\label{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}
A\+T\+T\+H\+I\+Z4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 databus HiZ time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0}{FSMC_PATT4_ATTHIZ4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}{}\label{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1}{FSMC_PATT4_ATTHIZ4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}{}\label{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2}{FSMC_PATT4_ATTHIZ4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}{}\label{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3}{FSMC_PATT4_ATTHIZ4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}{}\label{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4}{FSMC_PATT4_ATTHIZ4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}{}\label{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5}{FSMC_PATT4_ATTHIZ4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}{}\label{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6}{FSMC_PATT4_ATTHIZ4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}{}\label{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7}{FSMC_PATT4_ATTHIZ4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}{}\label{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4}{FSMC_PATT4_ATTHOLD4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}{}\label{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}
A\+T\+T\+H\+O\+L\+D4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 hold time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0}{FSMC_PATT4_ATTHOLD4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}{}\label{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1}{FSMC_PATT4_ATTHOLD4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}{}\label{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2}{FSMC_PATT4_ATTHOLD4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}{}\label{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3}{FSMC_PATT4_ATTHOLD4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}{}\label{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4}{FSMC_PATT4_ATTHOLD4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}{}\label{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5}{FSMC_PATT4_ATTHOLD4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}{}\label{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6}{FSMC_PATT4_ATTHOLD4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}{}\label{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7}{FSMC_PATT4_ATTHOLD4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}{}\label{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4}{FSMC_PATT4_ATTSET4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}{}\label{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}
A\+T\+T\+S\+E\+T4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 setup time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0}{FSMC_PATT4_ATTSET4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}{}\label{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1}{FSMC_PATT4_ATTSET4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}{}\label{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2}{FSMC_PATT4_ATTSET4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}{}\label{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3}{FSMC_PATT4_ATTSET4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}{}\label{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4}{FSMC_PATT4_ATTSET4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}{}\label{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5}{FSMC_PATT4_ATTSET4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}{}\label{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6}{FSMC_PATT4_ATTSET4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}{}\label{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7}{FSMC_PATT4_ATTSET4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}{}\label{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4}{FSMC_PATT4_ATTWAIT4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}{}\label{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}
A\+T\+T\+W\+A\+I\+T4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 wait time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0}{FSMC_PATT4_ATTWAIT4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}{}\label{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1}{FSMC_PATT4_ATTWAIT4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}{}\label{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2}{FSMC_PATT4_ATTWAIT4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}{}\label{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3}{FSMC_PATT4_ATTWAIT4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}{}\label{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4}{FSMC_PATT4_ATTWAIT4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}{}\label{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5}{FSMC_PATT4_ATTWAIT4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}{}\label{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6}{FSMC_PATT4_ATTWAIT4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}{}\label{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7}{FSMC_PATT4_ATTWAIT4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}{}\label{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN}{FSMC_PCR2_ECCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{}\label{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}
E\+CC computation logic enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS}{FSMC_PCR2_ECCPS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS~((uint32\+\_\+t)0x000\+E0000)}\hypertarget{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}{}\label{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}
E\+C\+C\+PS\mbox{[}1\+:0\mbox{]} bits (E\+CC page size) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0}{FSMC_PCR2_ECCPS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}{}\label{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1}{FSMC_PCR2_ECCPS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}{}\label{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2}{FSMC_PCR2_ECCPS_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}{}\label{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN}{FSMC_PCR2_PBKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}{}\label{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}
PC Card/\+N\+A\+ND Flash memory bank enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP}{FSMC_PCR2_PTYP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}{}\label{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}
Memory type \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN}{FSMC_PCR2_PWAITEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}{}\label{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}
Wait feature enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID}{FSMC_PCR2_PWID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID~((uint32\+\_\+t)0x00000030)}\hypertarget{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}{}\label{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}
P\+W\+ID\mbox{[}1\+:0\mbox{]} bits (N\+A\+ND Flash databus width) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0}{FSMC_PCR2_PWID_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}{}\label{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1}{FSMC_PCR2_PWID_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}{}\label{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR}{FSMC_PCR2_TAR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR~((uint32\+\_\+t)0x0001\+E000)}\hypertarget{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}{}\label{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}
T\+AR\mbox{[}3\+:0\mbox{]} bits (A\+LE to RE delay) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0}{FSMC_PCR2_TAR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}{}\label{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1}{FSMC_PCR2_TAR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}{}\label{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2}{FSMC_PCR2_TAR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}{}\label{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3}{FSMC_PCR2_TAR_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}{}\label{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR}{FSMC_PCR2_TCLR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR~((uint32\+\_\+t)0x00001\+E00)}\hypertarget{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}{}\label{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}
T\+C\+LR\mbox{[}3\+:0\mbox{]} bits (C\+LE to RE delay) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0}{FSMC_PCR2_TCLR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}{}\label{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1}{FSMC_PCR2_TCLR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}{}\label{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2}{FSMC_PCR2_TCLR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}{}\label{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3}{FSMC_PCR2_TCLR_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}{}\label{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN}{FSMC_PCR3_ECCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}{}\label{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}
E\+CC computation logic enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS}{FSMC_PCR3_ECCPS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS~((uint32\+\_\+t)0x000\+E0000)}\hypertarget{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}{}\label{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}
E\+C\+C\+PS\mbox{[}2\+:0\mbox{]} bits (E\+CC page size) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0}{FSMC_PCR3_ECCPS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}{}\label{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1}{FSMC_PCR3_ECCPS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}{}\label{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2}{FSMC_PCR3_ECCPS_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}{}\label{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN}{FSMC_PCR3_PBKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}{}\label{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}
PC Card/\+N\+A\+ND Flash memory bank enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP}{FSMC_PCR3_PTYP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}{}\label{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}
Memory type \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN}{FSMC_PCR3_PWAITEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}{}\label{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}
Wait feature enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID}{FSMC_PCR3_PWID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID~((uint32\+\_\+t)0x00000030)}\hypertarget{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}{}\label{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}
P\+W\+ID\mbox{[}1\+:0\mbox{]} bits (N\+A\+ND Flash databus width) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0}{FSMC_PCR3_PWID_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}{}\label{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1}{FSMC_PCR3_PWID_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}{}\label{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR}{FSMC_PCR3_TAR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR~((uint32\+\_\+t)0x0001\+E000)}\hypertarget{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}{}\label{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}
T\+AR\mbox{[}3\+:0\mbox{]} bits (A\+LE to RE delay) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0}{FSMC_PCR3_TAR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}{}\label{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1}{FSMC_PCR3_TAR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}{}\label{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2}{FSMC_PCR3_TAR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}{}\label{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3}{FSMC_PCR3_TAR_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}{}\label{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR}{FSMC_PCR3_TCLR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR~((uint32\+\_\+t)0x00001\+E00)}\hypertarget{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}{}\label{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}
T\+C\+LR\mbox{[}3\+:0\mbox{]} bits (C\+LE to RE delay) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0}{FSMC_PCR3_TCLR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}{}\label{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1}{FSMC_PCR3_TCLR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}{}\label{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2}{FSMC_PCR3_TCLR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}{}\label{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3}{FSMC_PCR3_TCLR_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}{}\label{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN}{FSMC_PCR4_ECCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}{}\label{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}
E\+CC computation logic enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS}{FSMC_PCR4_ECCPS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS~((uint32\+\_\+t)0x000\+E0000)}\hypertarget{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}{}\label{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}
E\+C\+C\+PS\mbox{[}2\+:0\mbox{]} bits (E\+CC page size) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0}{FSMC_PCR4_ECCPS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}{}\label{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1}{FSMC_PCR4_ECCPS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}{}\label{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2}{FSMC_PCR4_ECCPS_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}{}\label{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN}{FSMC_PCR4_PBKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}{}\label{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}
PC Card/\+N\+A\+ND Flash memory bank enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP}{FSMC_PCR4_PTYP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{}\label{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}
Memory type \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN}{FSMC_PCR4_PWAITEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{}\label{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}
Wait feature enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID}{FSMC_PCR4_PWID}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID~((uint32\+\_\+t)0x00000030)}\hypertarget{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{}\label{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}
P\+W\+ID\mbox{[}1\+:0\mbox{]} bits (N\+A\+ND Flash databus width) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0}{FSMC_PCR4_PWID_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}{}\label{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1}{FSMC_PCR4_PWID_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}{}\label{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR}{FSMC_PCR4_TAR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR~((uint32\+\_\+t)0x0001\+E000)}\hypertarget{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{}\label{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}
T\+AR\mbox{[}3\+:0\mbox{]} bits (A\+LE to RE delay) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0}{FSMC_PCR4_TAR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}{}\label{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1}{FSMC_PCR4_TAR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}{}\label{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2}{FSMC_PCR4_TAR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}{}\label{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3}{FSMC_PCR4_TAR_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}{}\label{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR}{FSMC_PCR4_TCLR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR~((uint32\+\_\+t)0x00001\+E00)}\hypertarget{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{}\label{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}
T\+C\+LR\mbox{[}3\+:0\mbox{]} bits (C\+LE to RE delay) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0}{FSMC_PCR4_TCLR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}{}\label{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1}{FSMC_PCR4_TCLR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}{}\label{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2}{FSMC_PCR4_TCLR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}{}\label{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3}{FSMC_PCR4_TCLR_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}{}\label{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4}{FSMC_PIO4_IOHIZ4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}{}\label{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}
I\+O\+H\+I\+Z4\mbox{[}7\+:0\mbox{]} bits (I/O 4 databus HiZ time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0}{FSMC_PIO4_IOHIZ4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}{}\label{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1}{FSMC_PIO4_IOHIZ4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}{}\label{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2}{FSMC_PIO4_IOHIZ4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}{}\label{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3}{FSMC_PIO4_IOHIZ4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}{}\label{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4}{FSMC_PIO4_IOHIZ4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}{}\label{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5}{FSMC_PIO4_IOHIZ4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}{}\label{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6}{FSMC_PIO4_IOHIZ4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}{}\label{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7}{FSMC_PIO4_IOHIZ4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}{}\label{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4}{FSMC_PIO4_IOHOLD4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}{}\label{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}
I\+O\+H\+O\+L\+D4\mbox{[}7\+:0\mbox{]} bits (I/O 4 hold time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0}{FSMC_PIO4_IOHOLD4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}{}\label{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1}{FSMC_PIO4_IOHOLD4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}{}\label{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2}{FSMC_PIO4_IOHOLD4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}{}\label{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3}{FSMC_PIO4_IOHOLD4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}{}\label{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4}{FSMC_PIO4_IOHOLD4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}{}\label{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5}{FSMC_PIO4_IOHOLD4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}{}\label{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6}{FSMC_PIO4_IOHOLD4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}{}\label{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7}{FSMC_PIO4_IOHOLD4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}{}\label{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4}{FSMC_PIO4_IOSET4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}{}\label{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}
I\+O\+S\+E\+T4\mbox{[}7\+:0\mbox{]} bits (I/O 4 setup time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0}{FSMC_PIO4_IOSET4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}{}\label{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1}{FSMC_PIO4_IOSET4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}{}\label{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2}{FSMC_PIO4_IOSET4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}{}\label{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3}{FSMC_PIO4_IOSET4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}{}\label{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4}{FSMC_PIO4_IOSET4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}{}\label{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5}{FSMC_PIO4_IOSET4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}{}\label{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6}{FSMC_PIO4_IOSET4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}{}\label{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7}{FSMC_PIO4_IOSET4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}{}\label{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4}{FSMC_PIO4_IOWAIT4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}{}\label{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}
I\+O\+W\+A\+I\+T4\mbox{[}7\+:0\mbox{]} bits (I/O 4 wait time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0}{FSMC_PIO4_IOWAIT4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}{}\label{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1}{FSMC_PIO4_IOWAIT4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}{}\label{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2}{FSMC_PIO4_IOWAIT4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}{}\label{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3}{FSMC_PIO4_IOWAIT4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}{}\label{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4}{FSMC_PIO4_IOWAIT4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}{}\label{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5}{FSMC_PIO4_IOWAIT4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}{}\label{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6}{FSMC_PIO4_IOWAIT4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}{}\label{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7}{FSMC_PIO4_IOWAIT4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}{}\label{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2}{FSMC_PMEM2_MEMHIZ2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}{}\label{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}
M\+E\+M\+H\+I\+Z2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 databus HiZ time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0}{FSMC_PMEM2_MEMHIZ2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}{}\label{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1}{FSMC_PMEM2_MEMHIZ2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}{}\label{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2}{FSMC_PMEM2_MEMHIZ2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}{}\label{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3}{FSMC_PMEM2_MEMHIZ2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}{}\label{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4}{FSMC_PMEM2_MEMHIZ2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}{}\label{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5}{FSMC_PMEM2_MEMHIZ2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}{}\label{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6}{FSMC_PMEM2_MEMHIZ2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}{}\label{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7}{FSMC_PMEM2_MEMHIZ2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}{}\label{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2}{FSMC_PMEM2_MEMHOLD2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}{}\label{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}
M\+E\+M\+H\+O\+L\+D2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 hold time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0}{FSMC_PMEM2_MEMHOLD2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}{}\label{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1}{FSMC_PMEM2_MEMHOLD2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}{}\label{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2}{FSMC_PMEM2_MEMHOLD2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}{}\label{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3}{FSMC_PMEM2_MEMHOLD2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}{}\label{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4}{FSMC_PMEM2_MEMHOLD2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}{}\label{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5}{FSMC_PMEM2_MEMHOLD2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}{}\label{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6}{FSMC_PMEM2_MEMHOLD2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}{}\label{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7}{FSMC_PMEM2_MEMHOLD2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}{}\label{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2}{FSMC_PMEM2_MEMSET2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}{}\label{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}
M\+E\+M\+S\+E\+T2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 setup time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0}{FSMC_PMEM2_MEMSET2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}{}\label{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1}{FSMC_PMEM2_MEMSET2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}{}\label{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2}{FSMC_PMEM2_MEMSET2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}{}\label{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3}{FSMC_PMEM2_MEMSET2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}{}\label{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4}{FSMC_PMEM2_MEMSET2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}{}\label{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5}{FSMC_PMEM2_MEMSET2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}{}\label{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6}{FSMC_PMEM2_MEMSET2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}{}\label{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7}{FSMC_PMEM2_MEMSET2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}{}\label{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2}{FSMC_PMEM2_MEMWAIT2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}{}\label{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}
M\+E\+M\+W\+A\+I\+T2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 wait time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0}{FSMC_PMEM2_MEMWAIT2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}{}\label{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1}{FSMC_PMEM2_MEMWAIT2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}{}\label{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2}{FSMC_PMEM2_MEMWAIT2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}{}\label{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3}{FSMC_PMEM2_MEMWAIT2_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}{}\label{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4}{FSMC_PMEM2_MEMWAIT2_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}{}\label{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5}{FSMC_PMEM2_MEMWAIT2_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}{}\label{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6}{FSMC_PMEM2_MEMWAIT2_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}{}\label{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7}{FSMC_PMEM2_MEMWAIT2_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}{}\label{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3}{FSMC_PMEM3_MEMHIZ3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}{}\label{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}
M\+E\+M\+H\+I\+Z3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 databus HiZ time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0}{FSMC_PMEM3_MEMHIZ3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}{}\label{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1}{FSMC_PMEM3_MEMHIZ3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}{}\label{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2}{FSMC_PMEM3_MEMHIZ3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}{}\label{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3}{FSMC_PMEM3_MEMHIZ3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}{}\label{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4}{FSMC_PMEM3_MEMHIZ3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}{}\label{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5}{FSMC_PMEM3_MEMHIZ3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}{}\label{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6}{FSMC_PMEM3_MEMHIZ3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}{}\label{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7}{FSMC_PMEM3_MEMHIZ3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}{}\label{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3}{FSMC_PMEM3_MEMHOLD3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}{}\label{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}
M\+E\+M\+H\+O\+L\+D3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 hold time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0}{FSMC_PMEM3_MEMHOLD3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}{}\label{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1}{FSMC_PMEM3_MEMHOLD3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}{}\label{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2}{FSMC_PMEM3_MEMHOLD3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}{}\label{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3}{FSMC_PMEM3_MEMHOLD3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}{}\label{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4}{FSMC_PMEM3_MEMHOLD3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}{}\label{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5}{FSMC_PMEM3_MEMHOLD3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}{}\label{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6}{FSMC_PMEM3_MEMHOLD3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}{}\label{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7}{FSMC_PMEM3_MEMHOLD3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}{}\label{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3}{FSMC_PMEM3_MEMSET3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}{}\label{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}
M\+E\+M\+S\+E\+T3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 setup time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0}{FSMC_PMEM3_MEMSET3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}{}\label{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1}{FSMC_PMEM3_MEMSET3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}{}\label{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2}{FSMC_PMEM3_MEMSET3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}{}\label{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3}{FSMC_PMEM3_MEMSET3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}{}\label{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4}{FSMC_PMEM3_MEMSET3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}{}\label{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5}{FSMC_PMEM3_MEMSET3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}{}\label{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6}{FSMC_PMEM3_MEMSET3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}{}\label{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7}{FSMC_PMEM3_MEMSET3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}{}\label{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3}{FSMC_PMEM3_MEMWAIT3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}{}\label{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}
M\+E\+M\+W\+A\+I\+T3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 wait time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0}{FSMC_PMEM3_MEMWAIT3_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}{}\label{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1}{FSMC_PMEM3_MEMWAIT3_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}{}\label{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2}{FSMC_PMEM3_MEMWAIT3_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}{}\label{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3}{FSMC_PMEM3_MEMWAIT3_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}{}\label{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4}{FSMC_PMEM3_MEMWAIT3_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}{}\label{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5}{FSMC_PMEM3_MEMWAIT3_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}{}\label{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6}{FSMC_PMEM3_MEMWAIT3_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}{}\label{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7}{FSMC_PMEM3_MEMWAIT3_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}{}\label{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4}{FSMC_PMEM4_MEMHIZ4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4~((uint32\+\_\+t)0x\+F\+F000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}{}\label{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}
M\+E\+M\+H\+I\+Z4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 databus HiZ time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0}{FSMC_PMEM4_MEMHIZ4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0~((uint32\+\_\+t)0x01000000)}\hypertarget{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}{}\label{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1}{FSMC_PMEM4_MEMHIZ4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1~((uint32\+\_\+t)0x02000000)}\hypertarget{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}{}\label{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2}{FSMC_PMEM4_MEMHIZ4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2~((uint32\+\_\+t)0x04000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}{}\label{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3}{FSMC_PMEM4_MEMHIZ4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3~((uint32\+\_\+t)0x08000000)}\hypertarget{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}{}\label{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4}{FSMC_PMEM4_MEMHIZ4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4~((uint32\+\_\+t)0x10000000)}\hypertarget{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}{}\label{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5}{FSMC_PMEM4_MEMHIZ4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5~((uint32\+\_\+t)0x20000000)}\hypertarget{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}{}\label{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6}{FSMC_PMEM4_MEMHIZ4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6~((uint32\+\_\+t)0x40000000)}\hypertarget{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}{}\label{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7}{FSMC_PMEM4_MEMHIZ4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7~((uint32\+\_\+t)0x80000000)}\hypertarget{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}{}\label{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4}{FSMC_PMEM4_MEMHOLD4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4~((uint32\+\_\+t)0x00\+F\+F0000)}\hypertarget{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}{}\label{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}
M\+E\+M\+H\+O\+L\+D4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 hold time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0}{FSMC_PMEM4_MEMHOLD4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}{}\label{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1}{FSMC_PMEM4_MEMHOLD4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}{}\label{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2}{FSMC_PMEM4_MEMHOLD4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}{}\label{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3}{FSMC_PMEM4_MEMHOLD4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}{}\label{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4}{FSMC_PMEM4_MEMHOLD4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}{}\label{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5}{FSMC_PMEM4_MEMHOLD4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}{}\label{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6}{FSMC_PMEM4_MEMHOLD4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}{}\label{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7}{FSMC_PMEM4_MEMHOLD4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}{}\label{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4}{FSMC_PMEM4_MEMSET4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4~((uint32\+\_\+t)0x000000\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}{}\label{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}
M\+E\+M\+S\+E\+T4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 setup time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0}{FSMC_PMEM4_MEMSET4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}{}\label{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1}{FSMC_PMEM4_MEMSET4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}{}\label{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2}{FSMC_PMEM4_MEMSET4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}{}\label{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3}{FSMC_PMEM4_MEMSET4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}{}\label{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4}{FSMC_PMEM4_MEMSET4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}{}\label{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5}{FSMC_PMEM4_MEMSET4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}{}\label{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6}{FSMC_PMEM4_MEMSET4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}{}\label{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7}{FSMC_PMEM4_MEMSET4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}{}\label{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4}{FSMC_PMEM4_MEMWAIT4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4~((uint32\+\_\+t)0x0000\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}{}\label{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}
M\+E\+M\+W\+A\+I\+T4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 wait time) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0}{FSMC_PMEM4_MEMWAIT4_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}{}\label{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1}{FSMC_PMEM4_MEMWAIT4_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}{}\label{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2}{FSMC_PMEM4_MEMWAIT4_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}{}\label{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3}{FSMC_PMEM4_MEMWAIT4_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}{}\label{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4}{FSMC_PMEM4_MEMWAIT4_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}{}\label{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5}{FSMC_PMEM4_MEMWAIT4_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}{}\label{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6}{FSMC_PMEM4_MEMWAIT4_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}{}\label{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7}}
\index{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7@{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7}{FSMC_PMEM4_MEMWAIT4_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}{}\label{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT}}
\index{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT}{FSMC_SR2_FEMPT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT~((uint8\+\_\+t)0x40)}\hypertarget{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}{}\label{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}
F\+I\+FO empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN}{FSMC_SR2_IFEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}{}\label{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}
Interrupt Falling Edge detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS}}
\index{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS}{FSMC_SR2_IFS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}{}\label{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}
Interrupt Falling Edge status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN}{FSMC_SR2_ILEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}{}\label{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}
Interrupt Level detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS}}
\index{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS}{FSMC_SR2_ILS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}{}\label{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}
Interrupt Level status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN}{FSMC_SR2_IREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}{}\label{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}
Interrupt Rising Edge detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS}}
\index{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS@{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS}{FSMC_SR2_IRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}{}\label{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}
Interrupt Rising Edge status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT}}
\index{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT}{FSMC_SR3_FEMPT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT~((uint8\+\_\+t)0x40)}\hypertarget{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}{}\label{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}
F\+I\+FO empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN}{FSMC_SR3_IFEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}{}\label{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}
Interrupt Falling Edge detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS}}
\index{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS}{FSMC_SR3_IFS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}{}\label{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}
Interrupt Falling Edge status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN}{FSMC_SR3_ILEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}{}\label{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}
Interrupt Level detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS}}
\index{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS}{FSMC_SR3_ILS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}{}\label{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}
Interrupt Level status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN}{FSMC_SR3_IREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}{}\label{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}
Interrupt Rising Edge detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS}}
\index{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS@{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS}{FSMC_SR3_IRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}{}\label{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}
Interrupt Rising Edge status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT}}
\index{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT}{FSMC_SR4_FEMPT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT~((uint8\+\_\+t)0x40)}\hypertarget{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}{}\label{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}
F\+I\+FO empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN}{FSMC_SR4_IFEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}{}\label{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}
Interrupt Falling Edge detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS}}
\index{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS}{FSMC_SR4_IFS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}{}\label{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}
Interrupt Falling Edge status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN}{FSMC_SR4_ILEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}{}\label{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}
Interrupt Level detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS}}
\index{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS}{FSMC_SR4_ILS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}{}\label{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}
Interrupt Level status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN}}
\index{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN}{FSMC_SR4_IREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}{}\label{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}
Interrupt Rising Edge detection Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS}}
\index{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS@{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS}{FSMC_SR4_IRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}{}\label{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}
Interrupt Rising Edge status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR@{I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR}}
\index{I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR@{I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR}{I2C_CCR_CCR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{}\label{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}
Clock Control Register in Fast/\+Standard mode (Master mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY@{I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY}}
\index{I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY@{I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY}{I2C_CCR_DUTY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{}\label{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}
Fast Mode Duty Cycle \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS@{I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS}}
\index{I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS@{I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS}{I2C_CCR_FS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{}\label{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}
I2C Master Mode Selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK@{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK@{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK}{I2C_CR1_ACK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{}\label{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}
Acknowledge Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT@{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT@{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT}{I2C_CR1_ALERT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{}\label{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}
S\+M\+Bus Alert \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP@{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP@{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP}{I2C_CR1_ENARP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{}\label{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}
A\+RP Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC@{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC@{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC}{I2C_CR1_ENGC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{}\label{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}
General Call Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC@{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC@{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC}{I2C_CR1_ENPEC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{}\label{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}
P\+EC Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH@{I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH@{I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH}{I2C_CR1_NOSTRETCH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{}\label{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}
Clock Stretching Disable (Slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+PE@{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+PE@{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}{I2C_CR1_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+PE~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{}\label{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}
Peripheral Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC@{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC@{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC}{I2C_CR1_PEC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{}\label{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}
Packet Error Checking \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS@{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS@{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS}{I2C_CR1_POS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{}\label{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}
Acknowledge/\+P\+EC Position (for data reception) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE}{I2C_CR1_SMBTYPE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{}\label{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}
S\+M\+Bus Type \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US}{I2C_CR1_SMBUS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{}\label{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}
S\+M\+Bus Mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT}{I2C_CR1_START}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{}\label{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}
Start Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP}{I2C_CR1_STOP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{}\label{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}
Stop Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST}}
\index{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST@{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST}{I2C_CR1_SWRST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{}\label{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}
Software Reset \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN}{I2C_CR2_DMAEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{}\label{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}
D\+MA Requests Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ}{I2C_CR2_FREQ}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ~((uint16\+\_\+t)0x003\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{}\label{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}
F\+R\+EQ\mbox{[}5\+:0\mbox{]} bits (Peripheral Clock Frequency) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0}{I2C_CR2_FREQ_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{}\label{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1}{I2C_CR2_FREQ_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{}\label{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2}{I2C_CR2_FREQ_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{}\label{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3}{I2C_CR2_FREQ_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{}\label{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4}{I2C_CR2_FREQ_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{}\label{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5@{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5}{I2C_CR2_FREQ_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{}\label{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}{I2C_CR2_ITBUFEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{}\label{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}
Buffer Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}{I2C_CR2_ITERREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{}\label{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}
Error Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN@{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}{I2C_CR2_ITEVTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{}\label{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}
Event Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST@{I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST}}
\index{I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST@{I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST}{I2C_CR2_LAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{}\label{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}
D\+MA Last Transfer \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+D\+R\+\_\+\+DR@{I2\+C\+\_\+\+D\+R\+\_\+\+DR}}
\index{I2\+C\+\_\+\+D\+R\+\_\+\+DR@{I2\+C\+\_\+\+D\+R\+\_\+\+DR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+D\+R\+\_\+\+DR}{I2C_DR_DR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+D\+R\+\_\+\+DR~((uint8\+\_\+t)0x\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{}\label{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}
8-\/bit Data Register \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0}{I2C_OAR1_ADD0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{}\label{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1}{I2C_OAR1_ADD1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{}\label{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7}{I2C_OAR1_ADD1_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7~((uint16\+\_\+t)0x00\+F\+E)}\hypertarget{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{}\label{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}
Interface Address \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2}{I2C_OAR1_ADD2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{}\label{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3}{I2C_OAR1_ADD3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{}\label{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4}{I2C_OAR1_ADD4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{}\label{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5}{I2C_OAR1_ADD5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{}\label{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6}{I2C_OAR1_ADD6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{}\label{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7}{I2C_OAR1_ADD7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{}\label{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8}{I2C_OAR1_ADD8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{}\label{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}
Bit 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9}{I2C_OAR1_ADD8_9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{}\label{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}
Interface Address \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9}{I2C_OAR1_ADD9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{}\label{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}
Bit 9 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE}}
\index{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE@{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE}{I2C_OAR1_ADDMODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{}\label{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}
Addressing Mode (Slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2@{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2}}
\index{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2@{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2}{I2C_OAR2_ADD2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2~((uint8\+\_\+t)0x\+F\+E)}\hypertarget{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{}\label{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}
Interface address \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL@{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}}
\index{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL@{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}{I2C_OAR2_ENDUAL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{}\label{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}
Dual addressing mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10@{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10@{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10}{I2C_SR1_ADD10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{}\label{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}
10-\/bit header sent (Master mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR@{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR@{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR}{I2C_SR1_ADDR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{}\label{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}
Address sent (master mode)/matched (slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+AF@{I2\+C\+\_\+\+S\+R1\+\_\+\+AF}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+AF@{I2\+C\+\_\+\+S\+R1\+\_\+\+AF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+AF}{I2C_SR1_AF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+AF~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{}\label{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}
Acknowledge Failure \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO@{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO@{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO}{I2C_SR1_ARLO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{}\label{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}
Arbitration Lost (master mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR@{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR@{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR}{I2C_SR1_BERR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{}\label{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}
Bus Error \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF@{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF@{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF}{I2C_SR1_BTF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{}\label{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}
Byte Transfer Finished \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR@{I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR@{I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR}{I2C_SR1_OVR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{}\label{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}
Overrun/\+Underrun \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR@{I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR@{I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR}{I2C_SR1_PECERR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{}\label{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}
P\+EC Error in reception \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE@{I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE@{I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE}{I2C_SR1_RXNE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{}\label{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}
Data Register not Empty (receivers) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+SB@{I2\+C\+\_\+\+S\+R1\+\_\+\+SB}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+SB@{I2\+C\+\_\+\+S\+R1\+\_\+\+SB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+SB}{I2C_SR1_SB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+SB~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{}\label{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}
Start Bit (Master mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT@{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT@{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT}{I2C_SR1_SMBALERT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{}\label{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}
S\+M\+Bus Alert \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF@{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF@{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF}{I2C_SR1_STOPF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{}\label{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}
Stop detection (Slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT}{I2C_SR1_TIMEOUT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{}\label{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}
Timeout or Tlow Error \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE@{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE}}
\index{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE@{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE}{I2C_SR1_TXE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{}\label{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}
Data Register Empty (transmitters) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY@{I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY@{I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY}{I2C_SR2_BUSY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{}\label{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}
Bus Busy \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF@{I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF@{I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF}{I2C_SR2_DUALF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{}\label{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}
Dual Flag (Slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL@{I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL@{I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL}{I2C_SR2_GENCALL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{}\label{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}
General Call Address (Slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL@{I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL@{I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL}{I2C_SR2_MSL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{}\label{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}
Master/\+Slave \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC@{I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC@{I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC}{I2C_SR2_PEC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC~((uint16\+\_\+t)0x\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{}\label{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}
Packet Error Checking Register \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT@{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT@{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT}{I2C_SR2_SMBDEFAULT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{}\label{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}
S\+M\+Bus Device Default Address (Slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST@{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST@{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST}{I2C_SR2_SMBHOST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{}\label{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}
S\+M\+Bus Host Header (Slave mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA@{I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA}}
\index{I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA@{I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA}{I2C_SR2_TRA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{}\label{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}
Transmitter/\+Receiver \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE@{I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE}}
\index{I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE@{I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE}{I2C_TRISE_TRISE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE~((uint8\+\_\+t)0x3\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{}\label{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}
Maximum Rise Time in Fast/\+Standard mode (Master mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY@{I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY}}
\index{I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY@{I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY}{IWDG_KR_KEY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{}\label{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}
Key value (write only, read 0000h) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR}}
\index{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR}{IWDG_PR_PR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR~((uint8\+\_\+t)0x07)}\hypertarget{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{}\label{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}
PR\mbox{[}2\+:0\mbox{]} (Prescaler divider) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0}}
\index{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0}{IWDG_PR_PR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{}\label{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1}}
\index{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1}{IWDG_PR_PR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{}\label{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2}}
\index{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2@{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2}{IWDG_PR_PR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{}\label{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL@{I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL}}
\index{I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL@{I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL}{IWDG_RLR_RL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL~((uint16\+\_\+t)0x0\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{}\label{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}
Watchdog counter reload value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU@{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU}}
\index{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU@{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU}{IWDG_SR_PVU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{}\label{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}
Watchdog prescaler value update \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU@{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU}}
\index{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU@{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU}{IWDG_SR_RVU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{}\label{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}
Watchdog counter reload value update \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF@{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF@{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF}{PWR_CR_CSBF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{}\label{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}
Clear Standby Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF@{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF@{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF}{PWR_CR_CWUF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{}\label{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}
Clear Wakeup Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP@{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP@{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP}{PWR_CR_DBP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{}\label{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}
Disable Backup Domain write protection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS}{PWR_CR_FPDS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{}\label{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}
Flash power down in Stop mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}{PWR_CR_LPDS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{}\label{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}
Low-\/\+Power Deepsleep \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS}{PWR_CR_PDDS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{}\label{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}
Power Down Deepsleep \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS}{PWR_CR_PLS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS~((uint16\+\_\+t)0x00\+E0)}\hypertarget{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{}\label{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}
P\+LS\mbox{[}2\+:0\mbox{]} bits (P\+VD Level Selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0}{PWR_CR_PLS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{}\label{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1}{PWR_CR_PLS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{}\label{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2}{PWR_CR_PLS_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{}\label{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}
Bit 2 P\+VD level configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0}{PWR_CR_PLS_LEV0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{}\label{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}
P\+VD level 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1}{PWR_CR_PLS_LEV1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{}\label{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}
P\+VD level 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2}{PWR_CR_PLS_LEV2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{}\label{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}
P\+VD level 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3}{PWR_CR_PLS_LEV3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3~((uint16\+\_\+t)0x0060)}\hypertarget{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{}\label{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}
P\+VD level 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4}{PWR_CR_PLS_LEV4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{}\label{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}
P\+VD level 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5}{PWR_CR_PLS_LEV5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5~((uint16\+\_\+t)0x00\+A0)}\hypertarget{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{}\label{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}
P\+VD level 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6}{PWR_CR_PLS_LEV6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6~((uint16\+\_\+t)0x00\+C0)}\hypertarget{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{}\label{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}
P\+VD level 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7}{PWR_CR_PLS_LEV7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7~((uint16\+\_\+t)0x00\+E0)}\hypertarget{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{}\label{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}
P\+VD level 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE@{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE}{PWR_CR_PVDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{}\label{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}
Power Voltage Detector Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS}}
\index{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS@{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS}{PWR_CR_VOS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{}\label{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}
Regulator voltage scaling output selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE}}
\index{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE}{PWR_CSR_BRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{}\label{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}
Backup regulator enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR}}
\index{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR}{PWR_CSR_BRR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{}\label{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}
Backup regulator ready \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP}}
\index{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP}{PWR_CSR_EWUP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{}\label{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}
Enable W\+K\+UP pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO}}
\index{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO}{PWR_CSR_PVDO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{}\label{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}
P\+VD Output \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF}}
\index{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF}{PWR_CSR_SBF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{}\label{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}
Standby Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}}
\index{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}{PWR_CSR_VOSRDY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{}\label{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}
Regulator voltage scaling output selection ready \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF}}
\index{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF@{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF}{PWR_CSR_WUF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{}\label{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}
Wakeup Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE}{RCC_CFGR_HPRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{}\label{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}
H\+P\+RE\mbox{[}3\+:0\mbox{]} bits (A\+HB prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0}{RCC_CFGR_HPRE_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{}\label{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1}{RCC_CFGR_HPRE_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{}\label{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2}{RCC_CFGR_HPRE_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{}\label{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3}{RCC_CFGR_HPRE_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{}\label{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1}{RCC_CFGR_HPRE_DIV1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1~((uint32\+\_\+t)0x00000000)}\hypertarget{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{}\label{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}
S\+Y\+S\+C\+LK not divided \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128}{RCC_CFGR_HPRE_DIV128}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128~((uint32\+\_\+t)0x000000\+D0)}\hypertarget{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{}\label{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}
S\+Y\+S\+C\+LK divided by 128 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16}{RCC_CFGR_HPRE_DIV16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16~((uint32\+\_\+t)0x000000\+B0)}\hypertarget{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{}\label{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}
S\+Y\+S\+C\+LK divided by 16 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2}{RCC_CFGR_HPRE_DIV2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{}\label{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}
S\+Y\+S\+C\+LK divided by 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256}{RCC_CFGR_HPRE_DIV256}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256~((uint32\+\_\+t)0x000000\+E0)}\hypertarget{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{}\label{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}
S\+Y\+S\+C\+LK divided by 256 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4}{RCC_CFGR_HPRE_DIV4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4~((uint32\+\_\+t)0x00000090)}\hypertarget{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{}\label{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}
S\+Y\+S\+C\+LK divided by 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512}{RCC_CFGR_HPRE_DIV512}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512~((uint32\+\_\+t)0x000000\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{}\label{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}
S\+Y\+S\+C\+LK divided by 512 P\+P\+R\+E1 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64}{RCC_CFGR_HPRE_DIV64}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64~((uint32\+\_\+t)0x000000\+C0)}\hypertarget{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{}\label{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}
S\+Y\+S\+C\+LK divided by 64 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8}{RCC_CFGR_HPRE_DIV8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8~((uint32\+\_\+t)0x000000\+A0)}\hypertarget{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{}\label{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}
S\+Y\+S\+C\+LK divided by 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1}{RCC_CFGR_PPRE1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1~((uint32\+\_\+t)0x00001\+C00)}\hypertarget{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{}\label{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}
P\+R\+E1\mbox{[}2\+:0\mbox{]} bits (A\+P\+B1 prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0}{RCC_CFGR_PPRE1_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{}\label{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1}{RCC_CFGR_PPRE1_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{}\label{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2}{RCC_CFGR_PPRE1_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{}\label{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1}{RCC_CFGR_PPRE1_DIV1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1~((uint32\+\_\+t)0x00000000)}\hypertarget{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{}\label{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}
H\+C\+LK not divided \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16}{RCC_CFGR_PPRE1_DIV16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16~((uint32\+\_\+t)0x00001\+C00)}\hypertarget{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{}\label{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}
H\+C\+LK divided by 16 P\+P\+R\+E2 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2}{RCC_CFGR_PPRE1_DIV2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{}\label{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}
H\+C\+LK divided by 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4}{RCC_CFGR_PPRE1_DIV4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4~((uint32\+\_\+t)0x00001400)}\hypertarget{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{}\label{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}
H\+C\+LK divided by 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8}{RCC_CFGR_PPRE1_DIV8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8~((uint32\+\_\+t)0x00001800)}\hypertarget{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{}\label{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}
H\+C\+LK divided by 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2}{RCC_CFGR_PPRE2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2~((uint32\+\_\+t)0x0000\+E000)}\hypertarget{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{}\label{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}
P\+R\+E2\mbox{[}2\+:0\mbox{]} bits (A\+P\+B2 prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0}{RCC_CFGR_PPRE2_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{}\label{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1}{RCC_CFGR_PPRE2_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{}\label{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2}{RCC_CFGR_PPRE2_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{}\label{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1}{RCC_CFGR_PPRE2_DIV1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1~((uint32\+\_\+t)0x00000000)}\hypertarget{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{}\label{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}
H\+C\+LK not divided \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16}{RCC_CFGR_PPRE2_DIV16}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16~((uint32\+\_\+t)0x0000\+E000)}\hypertarget{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{}\label{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}
H\+C\+LK divided by 16 R\+T\+C\+P\+RE configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2}{RCC_CFGR_PPRE2_DIV2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{}\label{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}
H\+C\+LK divided by 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4}{RCC_CFGR_PPRE2_DIV4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4~((uint32\+\_\+t)0x0000\+A000)}\hypertarget{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{}\label{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}
H\+C\+LK divided by 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8}{RCC_CFGR_PPRE2_DIV8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8~((uint32\+\_\+t)0x0000\+C000)}\hypertarget{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{}\label{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}
H\+C\+LK divided by 8 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4}{RCC_CFGR_RTCPRE_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{}\label{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}
M\+C\+O1 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW}{RCC_CFGR_SW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW~((uint32\+\_\+t)0x00000003)}\hypertarget{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{}\label{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}
$<$ SW configuration SW\mbox{[}1\+:0\mbox{]} bits (System clock Switch) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}{RCC_CFGR_SW_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{}\label{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}{RCC_CFGR_SW_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{}\label{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}{RCC_CFGR_SW_HSE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{}\label{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}
H\+SE selected as system clock \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}{RCC_CFGR_SW_HSI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI~((uint32\+\_\+t)0x00000000)}\hypertarget{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{}\label{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}
H\+SI selected as system clock \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}{RCC_CFGR_SW_PLL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{}\label{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}
P\+LL selected as system clock S\+WS configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS}{RCC_CFGR_SWS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS~((uint32\+\_\+t)0x0000000\+C)}\hypertarget{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{}\label{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}
S\+WS\mbox{[}1\+:0\mbox{]} bits (System Clock Switch Status) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0}{RCC_CFGR_SWS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{}\label{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1}{RCC_CFGR_SWS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{}\label{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE}{RCC_CFGR_SWS_HSE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{}\label{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}
H\+SE oscillator used as system clock \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI}{RCC_CFGR_SWS_HSI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI~((uint32\+\_\+t)0x00000000)}\hypertarget{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{}\label{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}
H\+SI oscillator used as system clock \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL}}
\index{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL@{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL}{RCC_CFGR_SWS_PLL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{}\label{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}
P\+LL used as system clock H\+P\+RE configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0}{RCC_CR_HSICAL_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{}\label{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1}{RCC_CR_HSICAL_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{}\label{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2}{RCC_CR_HSICAL_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{}\label{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3}{RCC_CR_HSICAL_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{}\label{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4}{RCC_CR_HSICAL_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{}\label{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5}{RCC_CR_HSICAL_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{}\label{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6}{RCC_CR_HSICAL_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{}\label{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7}{RCC_CR_HSICAL_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{}\label{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0}{RCC_CR_HSITRIM_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{}\label{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1}{RCC_CR_HSITRIM_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{}\label{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2}{RCC_CR_HSITRIM_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{}\label{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3}{RCC_CR_HSITRIM_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{}\label{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4}}
\index{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4@{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4}{RCC_CR_HSITRIM_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{}\label{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG@{S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG}}
\index{S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG@{S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG}{SDIO_ARG_CMDARG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{}\label{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}
Command argument \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS}{SDIO_CLKCR_BYPASS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{}\label{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}
Clock divider bypass enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV}{SDIO_CLKCR_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV~((uint16\+\_\+t)0x00\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{}\label{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}
Clock divide factor \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN}{SDIO_CLKCR_CLKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{}\label{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}
Clock enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN}{SDIO_CLKCR_HWFC_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{}\label{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}
HW Flow Control enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE}{SDIO_CLKCR_NEGEDGE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{}\label{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}
S\+D\+I\+O\+\_\+\+CK dephasing selection bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV}{SDIO_CLKCR_PWRSAV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{}\label{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}
Power saving configuration bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US}{SDIO_CLKCR_WIDBUS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US~((uint16\+\_\+t)0x1800)}\hypertarget{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{}\label{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}
W\+I\+D\+B\+US\mbox{[}1\+:0\mbox{]} bits (Wide bus mode enable bit) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0}{SDIO_CLKCR_WIDBUS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{}\label{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1}}
\index{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1@{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1}{SDIO_CLKCR_WIDBUS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{}\label{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD}{SDIO_CMD_CEATACMD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{}\label{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}
C\+E-\/\+A\+TA command \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX}{SDIO_CMD_CMDINDEX}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX~((uint16\+\_\+t)0x003\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{}\label{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}
Command Index \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN}{SDIO_CMD_CPSMEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{}\label{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}
Command path state machine (C\+P\+SM) Enable bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL}{SDIO_CMD_ENCMDCOMPL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{}\label{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}
Enable C\+MD completion \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN}{SDIO_CMD_NIEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{}\label{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}
Not Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND}{SDIO_CMD_SDIOSUSPEND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{}\label{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}
SD I/O suspend command \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT}{SDIO_CMD_WAITINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{}\label{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}
C\+P\+SM Waits for Interrupt Request \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND}{SDIO_CMD_WAITPEND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{}\label{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}
C\+P\+SM Waits for ends of data transfer (Cmd\+Pend internal signal) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP}{SDIO_CMD_WAITRESP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP~((uint16\+\_\+t)0x00\+C0)}\hypertarget{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{}\label{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}
W\+A\+I\+T\+R\+E\+SP\mbox{[}1\+:0\mbox{]} bits (Wait for response bits) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0}{SDIO_CMD_WAITRESP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{}\label{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1}}
\index{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1@{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1}{SDIO_CMD_WAITRESP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{}\label{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT@{S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT@{S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT}{SDIO_DCOUNT_DATACOUNT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT~((uint32\+\_\+t)0x01\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{}\label{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}
Data count value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE}{SDIO_DCTRL_DBLOCKSIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE~((uint16\+\_\+t)0x00\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{}\label{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}
D\+B\+L\+O\+C\+K\+S\+I\+ZE\mbox{[}3\+:0\mbox{]} bits (Data block size) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}{SDIO_DCTRL_DBLOCKSIZE_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{}\label{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}{SDIO_DCTRL_DBLOCKSIZE_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{}\label{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}{SDIO_DCTRL_DBLOCKSIZE_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{}\label{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}{SDIO_DCTRL_DBLOCKSIZE_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{}\label{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN}{SDIO_DCTRL_DMAEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{}\label{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}
D\+MA enabled bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR}{SDIO_DCTRL_DTDIR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{}\label{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}
Data transfer direction selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN}{SDIO_DCTRL_DTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{}\label{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}
Data transfer enabled bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE}{SDIO_DCTRL_DTMODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{}\label{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}
Data transfer mode selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD}{SDIO_DCTRL_RWMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{}\label{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}
Read wait mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT}{SDIO_DCTRL_RWSTART}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{}\label{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}
Read wait start \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP}{SDIO_DCTRL_RWSTOP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{}\label{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}
Read wait stop \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN}}
\index{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN@{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN}{SDIO_DCTRL_SDIOEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{}\label{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}
SD I/O enable functions \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH@{S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH}}
\index{S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH@{S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH}{SDIO_DLEN_DATALENGTH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH~((uint32\+\_\+t)0x01\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{}\label{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}
Data length value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME@{S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME}}
\index{S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME@{S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME}{SDIO_DTIMER_DATATIME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{}\label{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}
Data timeout period. \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA@{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA}}
\index{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA@{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA}{SDIO_FIFO_FIFODATA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{}\label{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}
Receive and transmit F\+I\+FO data \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT@{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT}}
\index{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT@{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT}{SDIO_FIFOCNT_FIFOCOUNT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT~((uint32\+\_\+t)0x00\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{}\label{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}
Remaining number of words to be written to or read from the F\+I\+FO \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC}{SDIO_ICR_CCRCFAILC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{}\label{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}
C\+C\+R\+C\+F\+A\+IL flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC}{SDIO_ICR_CEATAENDC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{}\label{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}
C\+E\+A\+T\+A\+E\+ND flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC}{SDIO_ICR_CMDRENDC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{}\label{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}
C\+M\+D\+R\+E\+ND flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC}{SDIO_ICR_CMDSENTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{}\label{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}
C\+M\+D\+S\+E\+NT flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC}{SDIO_ICR_CTIMEOUTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{}\label{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}
C\+T\+I\+M\+E\+O\+UT flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC}{SDIO_ICR_DATAENDC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{}\label{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}
D\+A\+T\+A\+E\+ND flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC}{SDIO_ICR_DBCKENDC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{}\label{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}
D\+B\+C\+K\+E\+ND flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC}{SDIO_ICR_DCRCFAILC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{}\label{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}
D\+C\+R\+C\+F\+A\+IL flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC}{SDIO_ICR_DTIMEOUTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{}\label{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}
D\+T\+I\+M\+E\+O\+UT flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC}{SDIO_ICR_RXOVERRC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{}\label{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}
R\+X\+O\+V\+E\+RR flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC}{SDIO_ICR_SDIOITC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{}\label{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}
S\+D\+I\+O\+IT flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC}{SDIO_ICR_STBITERRC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{}\label{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}
S\+T\+B\+I\+T\+E\+RR flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC}}
\index{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC@{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC}{SDIO_ICR_TXUNDERRC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{}\label{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}
T\+X\+U\+N\+D\+E\+RR flag clear bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE}{SDIO_MASK_CCRCFAILIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{}\label{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}
Command C\+RC Fail Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE}{SDIO_MASK_CEATAENDIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{}\label{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}
C\+E-\/\+A\+TA command completion signal received Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE}{SDIO_MASK_CMDACTIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{}\label{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}
C\+Command Acting Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE}{SDIO_MASK_CMDRENDIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{}\label{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}
Command Response Received Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE}{SDIO_MASK_CMDSENTIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{}\label{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}
Command Sent Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE}{SDIO_MASK_CTIMEOUTIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{}\label{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}
Command Time\+Out Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE}{SDIO_MASK_DATAENDIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{}\label{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}
Data End Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE}{SDIO_MASK_DBCKENDIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{}\label{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}
Data Block End Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE}{SDIO_MASK_DCRCFAILIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{}\label{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}
Data C\+RC Fail Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE}{SDIO_MASK_DTIMEOUTIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{}\label{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}
Data Time\+Out Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE}{SDIO_MASK_RXACTIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{}\label{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}
Data receive acting interrupt enabled \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE}{SDIO_MASK_RXDAVLIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{}\label{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}
Data available in Rx F\+I\+FO interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE}{SDIO_MASK_RXFIFOEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{}\label{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}
Rx F\+I\+FO Empty interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE}{SDIO_MASK_RXFIFOFIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{}\label{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}
Rx F\+I\+FO Full interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE}{SDIO_MASK_RXFIFOHFIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{}\label{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}
Rx F\+I\+FO Half Full interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE}{SDIO_MASK_RXOVERRIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{}\label{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}
Rx F\+I\+FO Over\+Run Error Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE}{SDIO_MASK_SDIOITIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{}\label{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}
S\+D\+IO Mode Interrupt Received interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE}{SDIO_MASK_STBITERRIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{}\label{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}
Start Bit Error Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE}{SDIO_MASK_TXACTIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{}\label{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}
Data Transmit Acting Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE}{SDIO_MASK_TXDAVLIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{}\label{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}
Data available in Tx F\+I\+FO interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE}{SDIO_MASK_TXFIFOEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{}\label{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}
Tx F\+I\+FO Empty interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE}{SDIO_MASK_TXFIFOFIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{}\label{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}
Tx F\+I\+FO Full interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE}{SDIO_MASK_TXFIFOHEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{}\label{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}
Tx F\+I\+FO Half Empty interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE}}
\index{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE@{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE}{SDIO_MASK_TXUNDERRIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{}\label{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}
Tx F\+I\+FO Under\+Run Error Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL@{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL}}
\index{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL@{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL}{SDIO_POWER_PWRCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL~((uint8\+\_\+t)0x03)}\hypertarget{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{}\label{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}
P\+W\+R\+C\+T\+RL\mbox{[}1\+:0\mbox{]} bits (Power supply control bits) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0@{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0}}
\index{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0@{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0}{SDIO_POWER_PWRCTRL_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{}\label{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1@{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1}}
\index{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1@{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1}{SDIO_POWER_PWRCTRL_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{}\label{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0}}
\index{S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0}{SDIO_RESP0_CARDSTATUS0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{}\label{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}
Card Status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1}}
\index{S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1}{SDIO_RESP1_CARDSTATUS1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{}\label{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}
Card Status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2}}
\index{S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2}{SDIO_RESP2_CARDSTATUS2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{}\label{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}
Card Status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3}}
\index{S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3}{SDIO_RESP3_CARDSTATUS3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{}\label{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}
Card Status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4}}
\index{S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4}{SDIO_RESP4_CARDSTATUS4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{}\label{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}
Card Status \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD}}
\index{S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD@{S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD}{SDIO_RESPCMD_RESPCMD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD~((uint8\+\_\+t)0x3\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{}\label{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}
Response command index \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL}{SDIO_STA_CCRCFAIL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{}\label{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}
Command response received (C\+RC check failed) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND}{SDIO_STA_CEATAEND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{}\label{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}
C\+E-\/\+A\+TA command completion signal received for C\+M\+D61 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT}{SDIO_STA_CMDACT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT~((uint32\+\_\+t)0x00000800)}\hypertarget{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{}\label{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}
Command transfer in progress \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND}{SDIO_STA_CMDREND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND~((uint32\+\_\+t)0x00000040)}\hypertarget{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{}\label{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}
Command response received (C\+RC check passed) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT}{SDIO_STA_CMDSENT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT~((uint32\+\_\+t)0x00000080)}\hypertarget{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{}\label{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}
Command sent (no response required) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT}{SDIO_STA_CTIMEOUT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)0x00000004)}\hypertarget{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{}\label{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}
Command response timeout \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND}{SDIO_STA_DATAEND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{}\label{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}
Data end (data counter, S\+D\+I\+D\+C\+O\+U\+NT, is zero) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND}{SDIO_STA_DBCKEND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND~((uint32\+\_\+t)0x00000400)}\hypertarget{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{}\label{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}
Data block sent/received (C\+RC check passed) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL}{SDIO_STA_DCRCFAIL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL~((uint32\+\_\+t)0x00000002)}\hypertarget{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{}\label{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}
Data block sent/received (C\+RC check failed) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT}{SDIO_STA_DTIMEOUT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)0x00000008)}\hypertarget{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{}\label{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}
Data timeout \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT}{SDIO_STA_RXACT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT~((uint32\+\_\+t)0x00002000)}\hypertarget{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{}\label{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}
Data receive in progress \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL}{SDIO_STA_RXDAVL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL~((uint32\+\_\+t)0x00200000)}\hypertarget{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{}\label{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}
Data available in receive F\+I\+FO \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE}{SDIO_STA_RXFIFOE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE~((uint32\+\_\+t)0x00080000)}\hypertarget{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{}\label{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}
Receive F\+I\+FO empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF}{SDIO_STA_RXFIFOF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF~((uint32\+\_\+t)0x00020000)}\hypertarget{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{}\label{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}
Receive F\+I\+FO full \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF}{SDIO_STA_RXFIFOHF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF~((uint32\+\_\+t)0x00008000)}\hypertarget{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{}\label{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}
Receive F\+I\+FO Half Full\+: there are at least 8 words in the F\+I\+FO \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR}{SDIO_STA_RXOVERR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR~((uint32\+\_\+t)0x00000020)}\hypertarget{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{}\label{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}
Received F\+I\+FO overrun error \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT}{SDIO_STA_SDIOIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT~((uint32\+\_\+t)0x00400000)}\hypertarget{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{}\label{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}
S\+D\+IO interrupt received \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR}{SDIO_STA_STBITERR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR~((uint32\+\_\+t)0x00000200)}\hypertarget{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{}\label{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}
Start bit not detected on all data signals in wide bus mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT}{SDIO_STA_TXACT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT~((uint32\+\_\+t)0x00001000)}\hypertarget{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{}\label{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}
Data transmit in progress \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL}{SDIO_STA_TXDAVL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL~((uint32\+\_\+t)0x00100000)}\hypertarget{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{}\label{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}
Data available in transmit F\+I\+FO \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE}{SDIO_STA_TXFIFOE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE~((uint32\+\_\+t)0x00040000)}\hypertarget{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{}\label{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}
Transmit F\+I\+FO empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF}{SDIO_STA_TXFIFOF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF~((uint32\+\_\+t)0x00010000)}\hypertarget{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{}\label{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}
Transmit F\+I\+FO full \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE}{SDIO_STA_TXFIFOHE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE~((uint32\+\_\+t)0x00004000)}\hypertarget{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{}\label{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}
Transmit F\+I\+FO Half Empty\+: at least 8 words can be written into the F\+I\+FO \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR}}
\index{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR@{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR}{SDIO_STA_TXUNDERR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR~((uint32\+\_\+t)0x00000010)}\hypertarget{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{}\label{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}
Transmit F\+I\+FO underrun error \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE}{SPI_CR1_BIDIMODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{}\label{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}
Bidirectional data mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE}{SPI_CR1_BIDIOE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{}\label{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}
Output enable in bidirectional mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR}{SPI_CR1_BR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR~((uint16\+\_\+t)0x0038)}\hypertarget{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{}\label{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}
BR\mbox{[}2\+:0\mbox{]} bits (Baud Rate Control) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0}{SPI_CR1_BR_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{}\label{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1}{SPI_CR1_BR_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{}\label{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2}{SPI_CR1_BR_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{}\label{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA}{SPI_CR1_CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{}\label{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}
Clock Phase \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL}{SPI_CR1_CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{}\label{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}
Clock Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN}{SPI_CR1_CRCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{}\label{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}
Hardware C\+RC calculation enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT}{SPI_CR1_CRCNEXT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{}\label{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}
Transmit C\+RC next \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF}{SPI_CR1_DFF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{}\label{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}
Data Frame Format \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST}{SPI_CR1_LSBFIRST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{}\label{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}
Frame Format \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR}{SPI_CR1_MSTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{}\label{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}
Master Selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY}{SPI_CR1_RXONLY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{}\label{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}
Receive only \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE}{SPI_CR1_SPE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{}\label{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}
S\+PI Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI}{SPI_CR1_SSI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{}\label{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}
Internal slave select \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM}}
\index{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM@{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM}{SPI_CR1_SSM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{}\label{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}
Software slave management \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}}
\index{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}{SPI_CR2_ERRIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{}\label{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}
Error Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN}}
\index{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN}{SPI_CR2_RXDMAEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{}\label{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}
Rx Buffer D\+MA Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}}
\index{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}{SPI_CR2_RXNEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE~((uint8\+\_\+t)0x40)}\hypertarget{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{}\label{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}
RX buffer Not Empty Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE}}
\index{S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE}{SPI_CR2_SSOE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{}\label{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}
SS Output Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN}}
\index{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN}{SPI_CR2_TXDMAEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{}\label{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}
Tx Buffer D\+MA Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}}
\index{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE@{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}{SPI_CR2_TXEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE~((uint8\+\_\+t)0x80)}\hypertarget{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{}\label{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}
Tx buffer Empty Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY@{S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY}}
\index{S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY@{S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY}{SPI_CRCPR_CRCPOLY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{}\label{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}
C\+RC polynomial register \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+D\+R\+\_\+\+DR@{S\+P\+I\+\_\+\+D\+R\+\_\+\+DR}}
\index{S\+P\+I\+\_\+\+D\+R\+\_\+\+DR@{S\+P\+I\+\_\+\+D\+R\+\_\+\+DR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+D\+R\+\_\+\+DR}{SPI_DR_DR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+D\+R\+\_\+\+DR~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{}\label{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}
Data Register \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN}{SPI_I2SCFGR_CHLEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{}\label{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}
Channel length (number of bits per audio channel) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL}{SPI_I2SCFGR_CKPOL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{}\label{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}
steady state clock polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN}{SPI_I2SCFGR_DATLEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN~((uint16\+\_\+t)0x0006)}\hypertarget{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{}\label{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}
D\+A\+T\+L\+EN\mbox{[}1\+:0\mbox{]} bits (Data length to be transferred) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0}{SPI_I2SCFGR_DATLEN_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{}\label{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1}{SPI_I2SCFGR_DATLEN_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{}\label{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG}{SPI_I2SCFGR_I2SCFG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{}\label{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}
I2\+S\+C\+FG\mbox{[}1\+:0\mbox{]} bits (I2S configuration mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0}{SPI_I2SCFGR_I2SCFG_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{}\label{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1}{SPI_I2SCFGR_I2SCFG_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{}\label{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE}{SPI_I2SCFGR_I2SE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{}\label{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}
I2S Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD}{SPI_I2SCFGR_I2SMOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{}\label{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}
I2S mode selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD}{SPI_I2SCFGR_I2SSTD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD~((uint16\+\_\+t)0x0030)}\hypertarget{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{}\label{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}
I2\+S\+S\+TD\mbox{[}1\+:0\mbox{]} bits (I2S standard selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0}{SPI_I2SCFGR_I2SSTD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{}\label{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1}{SPI_I2SCFGR_I2SSTD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{}\label{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC}}
\index{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC@{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC}{SPI_I2SCFGR_PCMSYNC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{}\label{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}
P\+CM frame synchronization \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV@{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV}}
\index{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV@{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV}{SPI_I2SPR_I2SDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV~((uint16\+\_\+t)0x00\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{}\label{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}
I2S Linear prescaler \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE@{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE}}
\index{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE@{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE}{SPI_I2SPR_MCKOE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{}\label{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}
Master Clock Output Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD@{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD}}
\index{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD@{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD}{SPI_I2SPR_ODD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{}\label{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}
Odd factor for the prescaler \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC@{S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC}}
\index{S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC@{S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC}{SPI_RXCRCR_RXCRC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{}\label{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}
Rx C\+RC Register \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY@{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY@{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY}{SPI_SR_BSY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY~((uint8\+\_\+t)0x80)}\hypertarget{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{}\label{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}
Busy flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE@{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE@{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE}{SPI_SR_CHSIDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{}\label{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}
Channel side \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR@{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR@{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR}{SPI_SR_CRCERR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{}\label{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}
C\+RC Error flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF@{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF@{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF}{SPI_SR_MODF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{}\label{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}
Mode fault \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR@{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR@{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR}{SPI_SR_OVR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR~((uint8\+\_\+t)0x40)}\hypertarget{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{}\label{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}
Overrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE@{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE@{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE}{SPI_SR_RXNE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{}\label{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}
Receive buffer Not Empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE@{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE@{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE}{SPI_SR_TXE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{}\label{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}
Transmit buffer Empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR@{S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR}}
\index{S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR@{S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR}{SPI_SR_UDR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{}\label{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}
Underrun flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC@{S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC}}
\index{S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC@{S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC}{SPI_TXCRCR_TXCRC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{}\label{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}
Tx C\+RC Register \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD}{SYSCFG_CMPCR_CMP_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD~((uint32\+\_\+t)0x00000001)}\hypertarget{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{}\label{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}
Compensation cell ready flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY@{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY@{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY}{SYSCFG_CMPCR_READY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY~((uint32\+\_\+t)0x00000100)}\hypertarget{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{}\label{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}
Compensation cell power-\/down \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0}{SYSCFG_EXTICR1_EXTI0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0~((uint16\+\_\+t)0x000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{}\label{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}
E\+X\+TI 0 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA}{SYSCFG_EXTICR1_EXTI0_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{}\label{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}


E\+X\+T\+I0 configuration. 

PA\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB}{SYSCFG_EXTICR1_EXTI0_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{}\label{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}
PB\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC}{SYSCFG_EXTICR1_EXTI0_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{}\label{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}
PC\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD}{SYSCFG_EXTICR1_EXTI0_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD~((uint16\+\_\+t)0x0003)}\hypertarget{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{}\label{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}
PD\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE}{SYSCFG_EXTICR1_EXTI0_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{}\label{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}
PE\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF}{SYSCFG_EXTICR1_EXTI0_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF~((uint16\+\_\+t)0x0005)}\hypertarget{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{}\label{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}
PF\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG}{SYSCFG_EXTICR1_EXTI0_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG~((uint16\+\_\+t)0x0006)}\hypertarget{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{}\label{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}
PG\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH}{SYSCFG_EXTICR1_EXTI0_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH~((uint16\+\_\+t)0x0007)}\hypertarget{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{}\label{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}
PH\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI}{SYSCFG_EXTICR1_EXTI0_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}{}\label{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}
PI\mbox{[}0\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1}{SYSCFG_EXTICR1_EXTI1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1~((uint16\+\_\+t)0x00\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{}\label{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}
E\+X\+TI 1 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA}{SYSCFG_EXTICR1_EXTI1_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{}\label{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}


E\+X\+T\+I1 configuration. 

PA\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB}{SYSCFG_EXTICR1_EXTI1_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{}\label{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}
PB\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC}{SYSCFG_EXTICR1_EXTI1_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{}\label{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}
PC\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD}{SYSCFG_EXTICR1_EXTI1_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD~((uint16\+\_\+t)0x0030)}\hypertarget{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{}\label{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}
PD\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE}{SYSCFG_EXTICR1_EXTI1_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{}\label{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}
PE\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF}{SYSCFG_EXTICR1_EXTI1_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF~((uint16\+\_\+t)0x0050)}\hypertarget{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{}\label{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}
PF\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG}{SYSCFG_EXTICR1_EXTI1_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG~((uint16\+\_\+t)0x0060)}\hypertarget{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{}\label{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}
PG\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH}{SYSCFG_EXTICR1_EXTI1_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{}\label{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}
PH\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI}{SYSCFG_EXTICR1_EXTI1_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}{}\label{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}
PI\mbox{[}1\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2}{SYSCFG_EXTICR1_EXTI2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2~((uint16\+\_\+t)0x0\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{}\label{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}
E\+X\+TI 2 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA}{SYSCFG_EXTICR1_EXTI2_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{}\label{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}


E\+X\+T\+I2 configuration. 

PA\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB}{SYSCFG_EXTICR1_EXTI2_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{}\label{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}
PB\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC}{SYSCFG_EXTICR1_EXTI2_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{}\label{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}
PC\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD}{SYSCFG_EXTICR1_EXTI2_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{}\label{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}
PD\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE}{SYSCFG_EXTICR1_EXTI2_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{}\label{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}
PE\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF}{SYSCFG_EXTICR1_EXTI2_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF~((uint16\+\_\+t)0x0500)}\hypertarget{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{}\label{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}
PF\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG}{SYSCFG_EXTICR1_EXTI2_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG~((uint16\+\_\+t)0x0600)}\hypertarget{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{}\label{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}
PG\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH}{SYSCFG_EXTICR1_EXTI2_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH~((uint16\+\_\+t)0x0700)}\hypertarget{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{}\label{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}
PH\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI}{SYSCFG_EXTICR1_EXTI2_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}{}\label{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}
PI\mbox{[}2\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3}{SYSCFG_EXTICR1_EXTI3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3~((uint16\+\_\+t)0x\+F000)}\hypertarget{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{}\label{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}
E\+X\+TI 3 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA}{SYSCFG_EXTICR1_EXTI3_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{}\label{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}


E\+X\+T\+I3 configuration. 

PA\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB}{SYSCFG_EXTICR1_EXTI3_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{}\label{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}
PB\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC}{SYSCFG_EXTICR1_EXTI3_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{}\label{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}
PC\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD}{SYSCFG_EXTICR1_EXTI3_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD~((uint16\+\_\+t)0x3000)}\hypertarget{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{}\label{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}
PD\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE}{SYSCFG_EXTICR1_EXTI3_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{}\label{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}
PE\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF}{SYSCFG_EXTICR1_EXTI3_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF~((uint16\+\_\+t)0x5000)}\hypertarget{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{}\label{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}
PF\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG}{SYSCFG_EXTICR1_EXTI3_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG~((uint16\+\_\+t)0x6000)}\hypertarget{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{}\label{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}
PG\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH}{SYSCFG_EXTICR1_EXTI3_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH~((uint16\+\_\+t)0x7000)}\hypertarget{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{}\label{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}
PH\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI}{SYSCFG_EXTICR1_EXTI3_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}{}\label{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}
PI\mbox{[}3\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4}{SYSCFG_EXTICR2_EXTI4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4~((uint16\+\_\+t)0x000\+F)}\hypertarget{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{}\label{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}
E\+X\+TI 4 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA}{SYSCFG_EXTICR2_EXTI4_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{}\label{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}


E\+X\+T\+I4 configuration. 

PA\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB}{SYSCFG_EXTICR2_EXTI4_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{}\label{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}
PB\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC}{SYSCFG_EXTICR2_EXTI4_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{}\label{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}
PC\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD}{SYSCFG_EXTICR2_EXTI4_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD~((uint16\+\_\+t)0x0003)}\hypertarget{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{}\label{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}
PD\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE}{SYSCFG_EXTICR2_EXTI4_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{}\label{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}
PE\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF}{SYSCFG_EXTICR2_EXTI4_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF~((uint16\+\_\+t)0x0005)}\hypertarget{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{}\label{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}
PF\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG}{SYSCFG_EXTICR2_EXTI4_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG~((uint16\+\_\+t)0x0006)}\hypertarget{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{}\label{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}
PG\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH}{SYSCFG_EXTICR2_EXTI4_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH~((uint16\+\_\+t)0x0007)}\hypertarget{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{}\label{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}
PH\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI}{SYSCFG_EXTICR2_EXTI4_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}{}\label{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}
PI\mbox{[}4\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5}{SYSCFG_EXTICR2_EXTI5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5~((uint16\+\_\+t)0x00\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{}\label{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}
E\+X\+TI 5 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA}{SYSCFG_EXTICR2_EXTI5_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{}\label{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}


E\+X\+T\+I5 configuration. 

PA\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB}{SYSCFG_EXTICR2_EXTI5_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{}\label{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}
PB\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC}{SYSCFG_EXTICR2_EXTI5_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{}\label{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}
PC\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD}{SYSCFG_EXTICR2_EXTI5_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD~((uint16\+\_\+t)0x0030)}\hypertarget{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{}\label{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}
PD\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE}{SYSCFG_EXTICR2_EXTI5_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{}\label{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}
PE\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF}{SYSCFG_EXTICR2_EXTI5_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF~((uint16\+\_\+t)0x0050)}\hypertarget{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{}\label{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}
PF\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG}{SYSCFG_EXTICR2_EXTI5_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG~((uint16\+\_\+t)0x0060)}\hypertarget{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{}\label{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}
PG\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH}{SYSCFG_EXTICR2_EXTI5_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{}\label{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}
PH\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI}{SYSCFG_EXTICR2_EXTI5_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}{}\label{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}
PI\mbox{[}5\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6}{SYSCFG_EXTICR2_EXTI6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6~((uint16\+\_\+t)0x0\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{}\label{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}
E\+X\+TI 6 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA}{SYSCFG_EXTICR2_EXTI6_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{}\label{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}


E\+X\+T\+I6 configuration. 

PA\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB}{SYSCFG_EXTICR2_EXTI6_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{}\label{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}
PB\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC}{SYSCFG_EXTICR2_EXTI6_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{}\label{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}
PC\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD}{SYSCFG_EXTICR2_EXTI6_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{}\label{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}
PD\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE}{SYSCFG_EXTICR2_EXTI6_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{}\label{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}
PE\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF}{SYSCFG_EXTICR2_EXTI6_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF~((uint16\+\_\+t)0x0500)}\hypertarget{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{}\label{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}
PF\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG}{SYSCFG_EXTICR2_EXTI6_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG~((uint16\+\_\+t)0x0600)}\hypertarget{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{}\label{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}
PG\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH}{SYSCFG_EXTICR2_EXTI6_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH~((uint16\+\_\+t)0x0700)}\hypertarget{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{}\label{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}
PH\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI}{SYSCFG_EXTICR2_EXTI6_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}{}\label{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}
PI\mbox{[}6\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7}{SYSCFG_EXTICR2_EXTI7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7~((uint16\+\_\+t)0x\+F000)}\hypertarget{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{}\label{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}
E\+X\+TI 7 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA}{SYSCFG_EXTICR2_EXTI7_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{}\label{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}


E\+X\+T\+I7 configuration. 

PA\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB}{SYSCFG_EXTICR2_EXTI7_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{}\label{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}
PB\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC}{SYSCFG_EXTICR2_EXTI7_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{}\label{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}
PC\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD}{SYSCFG_EXTICR2_EXTI7_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD~((uint16\+\_\+t)0x3000)}\hypertarget{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{}\label{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}
PD\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE}{SYSCFG_EXTICR2_EXTI7_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{}\label{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}
PE\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF}{SYSCFG_EXTICR2_EXTI7_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF~((uint16\+\_\+t)0x5000)}\hypertarget{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{}\label{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}
PF\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG}{SYSCFG_EXTICR2_EXTI7_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG~((uint16\+\_\+t)0x6000)}\hypertarget{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{}\label{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}
PG\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH}{SYSCFG_EXTICR2_EXTI7_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH~((uint16\+\_\+t)0x7000)}\hypertarget{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{}\label{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}
PH\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI}{SYSCFG_EXTICR2_EXTI7_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}{}\label{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}
PI\mbox{[}7\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10}{SYSCFG_EXTICR3_EXTI10}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10~((uint16\+\_\+t)0x0\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{}\label{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}
E\+X\+TI 10 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA}{SYSCFG_EXTICR3_EXTI10_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{}\label{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}


E\+X\+T\+I10 configuration. 

PA\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB}{SYSCFG_EXTICR3_EXTI10_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{}\label{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}
PB\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC}{SYSCFG_EXTICR3_EXTI10_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{}\label{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}
PC\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD}{SYSCFG_EXTICR3_EXTI10_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{}\label{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}
PD\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE}{SYSCFG_EXTICR3_EXTI10_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{}\label{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}
PE\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF}{SYSCFG_EXTICR3_EXTI10_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF~((uint16\+\_\+t)0x0500)}\hypertarget{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{}\label{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}
PF\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG}{SYSCFG_EXTICR3_EXTI10_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG~((uint16\+\_\+t)0x0600)}\hypertarget{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{}\label{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}
PG\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI10_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH~((uint16\+\_\+t)0x0700)}\hypertarget{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{}\label{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}
PH\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI}{SYSCFG_EXTICR3_EXTI10_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}{}\label{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}
PI\mbox{[}10\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11}{SYSCFG_EXTICR3_EXTI11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11~((uint16\+\_\+t)0x\+F000)}\hypertarget{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{}\label{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}
E\+X\+TI 11 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA}{SYSCFG_EXTICR3_EXTI11_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{}\label{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}


E\+X\+T\+I11 configuration. 

PA\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB}{SYSCFG_EXTICR3_EXTI11_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{}\label{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}
PB\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC}{SYSCFG_EXTICR3_EXTI11_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{}\label{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}
PC\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD}{SYSCFG_EXTICR3_EXTI11_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD~((uint16\+\_\+t)0x3000)}\hypertarget{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{}\label{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}
PD\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE}{SYSCFG_EXTICR3_EXTI11_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{}\label{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}
PE\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF}{SYSCFG_EXTICR3_EXTI11_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF~((uint16\+\_\+t)0x5000)}\hypertarget{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{}\label{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}
PF\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG}{SYSCFG_EXTICR3_EXTI11_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG~((uint16\+\_\+t)0x6000)}\hypertarget{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{}\label{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}
PG\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI11_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH~((uint16\+\_\+t)0x7000)}\hypertarget{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{}\label{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}
PH\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI}{SYSCFG_EXTICR3_EXTI11_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}{}\label{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}
PI\mbox{[}11\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI12_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH~((uint16\+\_\+t)0x0007)}\hypertarget{group___peripheral___registers___bits___definition_ga6bacbf87e34c3f3af8ad4adf0599ce81}{}\label{group___peripheral___registers___bits___definition_ga6bacbf87e34c3f3af8ad4adf0599ce81}
PH\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI13_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_ga5088d8b62be3faaf7853907f82ba0084}{}\label{group___peripheral___registers___bits___definition_ga5088d8b62be3faaf7853907f82ba0084}
PH\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI14_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH~((uint16\+\_\+t)0x0700)}\hypertarget{group___peripheral___registers___bits___definition_ga460355223eb849c797abfaa3dc1c717e}{}\label{group___peripheral___registers___bits___definition_ga460355223eb849c797abfaa3dc1c717e}
PH\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI15_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH~((uint16\+\_\+t)0x7000)}\hypertarget{group___peripheral___registers___bits___definition_ga036482d96f0cabeddf2702777058cfc7}{}\label{group___peripheral___registers___bits___definition_ga036482d96f0cabeddf2702777058cfc7}
PH\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8}{SYSCFG_EXTICR3_EXTI8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8~((uint16\+\_\+t)0x000\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{}\label{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}
E\+X\+TI 8 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA}{SYSCFG_EXTICR3_EXTI8_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{}\label{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}


E\+X\+T\+I8 configuration. 

PA\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB}{SYSCFG_EXTICR3_EXTI8_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{}\label{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}
PB\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC}{SYSCFG_EXTICR3_EXTI8_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{}\label{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}
PC\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD}{SYSCFG_EXTICR3_EXTI8_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD~((uint16\+\_\+t)0x0003)}\hypertarget{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{}\label{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}
PD\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE}{SYSCFG_EXTICR3_EXTI8_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{}\label{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}
PE\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF}{SYSCFG_EXTICR3_EXTI8_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF~((uint16\+\_\+t)0x0005)}\hypertarget{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{}\label{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}
PF\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG}{SYSCFG_EXTICR3_EXTI8_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG~((uint16\+\_\+t)0x0006)}\hypertarget{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{}\label{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}
PG\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI8_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH~((uint16\+\_\+t)0x0007)}\hypertarget{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{}\label{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}
PH\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI}{SYSCFG_EXTICR3_EXTI8_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}{}\label{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}
PI\mbox{[}8\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9}{SYSCFG_EXTICR3_EXTI9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9~((uint16\+\_\+t)0x00\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{}\label{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}
E\+X\+TI 9 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA}{SYSCFG_EXTICR3_EXTI9_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{}\label{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}


E\+X\+T\+I9 configuration. 

PA\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB}{SYSCFG_EXTICR3_EXTI9_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{}\label{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}
PB\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC}{SYSCFG_EXTICR3_EXTI9_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{}\label{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}
PC\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD}{SYSCFG_EXTICR3_EXTI9_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD~((uint16\+\_\+t)0x0030)}\hypertarget{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{}\label{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}
PD\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE}{SYSCFG_EXTICR3_EXTI9_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{}\label{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}
PE\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF}{SYSCFG_EXTICR3_EXTI9_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF~((uint16\+\_\+t)0x0050)}\hypertarget{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{}\label{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}
PF\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG}{SYSCFG_EXTICR3_EXTI9_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG~((uint16\+\_\+t)0x0060)}\hypertarget{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{}\label{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}
PG\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH}{SYSCFG_EXTICR3_EXTI9_PH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{}\label{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}
PH\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI}{SYSCFG_EXTICR3_EXTI9_PI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}{}\label{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}
PI\mbox{[}9\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12}{SYSCFG_EXTICR4_EXTI12}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12~((uint16\+\_\+t)0x000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{}\label{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}
E\+X\+TI 12 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA}{SYSCFG_EXTICR4_EXTI12_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{}\label{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}


E\+X\+T\+I12 configuration. 

PA\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB}{SYSCFG_EXTICR4_EXTI12_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{}\label{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}
PB\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC}{SYSCFG_EXTICR4_EXTI12_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{}\label{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}
PC\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD}{SYSCFG_EXTICR4_EXTI12_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD~((uint16\+\_\+t)0x0003)}\hypertarget{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{}\label{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}
PD\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE}{SYSCFG_EXTICR4_EXTI12_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{}\label{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}
PE\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF}{SYSCFG_EXTICR4_EXTI12_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF~((uint16\+\_\+t)0x0005)}\hypertarget{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{}\label{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}
PF\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG}{SYSCFG_EXTICR4_EXTI12_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG~((uint16\+\_\+t)0x0006)}\hypertarget{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{}\label{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}
PG\mbox{[}12\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13}{SYSCFG_EXTICR4_EXTI13}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13~((uint16\+\_\+t)0x00\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{}\label{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}
E\+X\+TI 13 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA}{SYSCFG_EXTICR4_EXTI13_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{}\label{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}


E\+X\+T\+I13 configuration. 

PA\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB}{SYSCFG_EXTICR4_EXTI13_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{}\label{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}
PB\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC}{SYSCFG_EXTICR4_EXTI13_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{}\label{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}
PC\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD}{SYSCFG_EXTICR4_EXTI13_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD~((uint16\+\_\+t)0x0030)}\hypertarget{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{}\label{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}
PD\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE}{SYSCFG_EXTICR4_EXTI13_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{}\label{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}
PE\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF}{SYSCFG_EXTICR4_EXTI13_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF~((uint16\+\_\+t)0x0050)}\hypertarget{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{}\label{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}
PF\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG}{SYSCFG_EXTICR4_EXTI13_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG~((uint16\+\_\+t)0x0060)}\hypertarget{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{}\label{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}
PG\mbox{[}13\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14}{SYSCFG_EXTICR4_EXTI14}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14~((uint16\+\_\+t)0x0\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{}\label{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}
E\+X\+TI 14 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA}{SYSCFG_EXTICR4_EXTI14_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{}\label{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}


E\+X\+T\+I14 configuration. 

PA\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB}{SYSCFG_EXTICR4_EXTI14_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{}\label{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}
PB\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC}{SYSCFG_EXTICR4_EXTI14_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{}\label{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}
PC\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD}{SYSCFG_EXTICR4_EXTI14_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{}\label{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}
PD\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE}{SYSCFG_EXTICR4_EXTI14_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{}\label{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}
PE\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF}{SYSCFG_EXTICR4_EXTI14_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF~((uint16\+\_\+t)0x0500)}\hypertarget{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{}\label{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}
PF\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG}{SYSCFG_EXTICR4_EXTI14_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG~((uint16\+\_\+t)0x0600)}\hypertarget{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{}\label{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}
PG\mbox{[}14\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15}{SYSCFG_EXTICR4_EXTI15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15~((uint16\+\_\+t)0x\+F000)}\hypertarget{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{}\label{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}
E\+X\+TI 15 configuration \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA}{SYSCFG_EXTICR4_EXTI15_PA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA~((uint16\+\_\+t)0x0000)}\hypertarget{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{}\label{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}


E\+X\+T\+I15 configuration. 

PA\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB}{SYSCFG_EXTICR4_EXTI15_PB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{}\label{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}
PB\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC}{SYSCFG_EXTICR4_EXTI15_PC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{}\label{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}
PC\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD}{SYSCFG_EXTICR4_EXTI15_PD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD~((uint16\+\_\+t)0x3000)}\hypertarget{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{}\label{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}
PD\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE}{SYSCFG_EXTICR4_EXTI15_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{}\label{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}
PE\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF}{SYSCFG_EXTICR4_EXTI15_PF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF~((uint16\+\_\+t)0x5000)}\hypertarget{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{}\label{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}
PF\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG@{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG}{SYSCFG_EXTICR4_EXTI15_PG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG~((uint16\+\_\+t)0x6000)}\hypertarget{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{}\label{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}
PG\mbox{[}15\mbox{]} pin \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE@{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE@{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE}{SYSCFG_MEMRMP_MEM_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE~((uint32\+\_\+t)0x00000003)}\hypertarget{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{}\label{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}
S\+Y\+S\+C\+F\+G\+\_\+\+Memory Remap Config \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL@{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL@{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL}{SYSCFG_PMC_MII_RMII_SEL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL~((uint32\+\_\+t)0x00800000)}\hypertarget{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{}\label{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}
Ethernet P\+HY interface selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR@{T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR}}
\index{T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR@{T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR}{TIM_ARR_ARR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{}\label{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}
actual auto-\/reload Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE}{TIM_BDTR_AOE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{}\label{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}
Automatic Output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE}{TIM_BDTR_BKE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{}\label{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}
Break enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP}{TIM_BDTR_BKP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{}\label{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}
Break Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG}{TIM_BDTR_DTG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG~((uint16\+\_\+t)0x00\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{}\label{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}
D\+TG\mbox{[}0\+:7\mbox{]} bits (Dead-\/\+Time Generator set-\/up) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0}{TIM_BDTR_DTG_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{}\label{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1}{TIM_BDTR_DTG_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{}\label{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2}{TIM_BDTR_DTG_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{}\label{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3}{TIM_BDTR_DTG_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{}\label{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4}{TIM_BDTR_DTG_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{}\label{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5}{TIM_BDTR_DTG_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{}\label{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6}{TIM_BDTR_DTG_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{}\label{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7}{TIM_BDTR_DTG_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{}\label{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK}{TIM_BDTR_LOCK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{}\label{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}
L\+O\+CK\mbox{[}1\+:0\mbox{]} bits (Lock Configuration) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0}{TIM_BDTR_LOCK_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{}\label{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1}{TIM_BDTR_LOCK_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{}\label{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE}{TIM_BDTR_MOE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{}\label{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}
Main Output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI}{TIM_BDTR_OSSI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{}\label{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}
Off-\/\+State Selection for Idle mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR@{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR}{TIM_BDTR_OSSR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{}\label{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}
Off-\/\+State Selection for Run mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E}{TIM_CCER_CC1E}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{}\label{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}
Capture/\+Compare 1 output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE}{TIM_CCER_CC1NE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{}\label{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}
Capture/\+Compare 1 Complementary output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP}{TIM_CCER_CC1NP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{}\label{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}
Capture/\+Compare 1 Complementary output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}{TIM_CCER_CC1P}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{}\label{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}
Capture/\+Compare 1 output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E}{TIM_CCER_CC2E}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{}\label{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}
Capture/\+Compare 2 output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE}{TIM_CCER_CC2NE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{}\label{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}
Capture/\+Compare 2 Complementary output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP}{TIM_CCER_CC2NP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{}\label{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}
Capture/\+Compare 2 Complementary output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P}{TIM_CCER_CC2P}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{}\label{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}
Capture/\+Compare 2 output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E}{TIM_CCER_CC3E}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{}\label{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}
Capture/\+Compare 3 output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE}{TIM_CCER_CC3NE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{}\label{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}
Capture/\+Compare 3 Complementary output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP}{TIM_CCER_CC3NP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{}\label{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}
Capture/\+Compare 3 Complementary output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P}{TIM_CCER_CC3P}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{}\label{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}
Capture/\+Compare 3 output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E}{TIM_CCER_CC4E}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{}\label{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}
Capture/\+Compare 4 output enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP}{TIM_CCER_CC4NP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{}\label{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}
Capture/\+Compare 4 Complementary output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P}}
\index{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P@{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P}{TIM_CCER_CC4P}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{}\label{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}
Capture/\+Compare 4 output Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S}{TIM_CCMR1_CC1S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S~((uint16\+\_\+t)0x0003)}\hypertarget{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{}\label{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}
C\+C1S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 1 Selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0}{TIM_CCMR1_CC1S_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{}\label{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1}{TIM_CCMR1_CC1S_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{}\label{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S}{TIM_CCMR1_CC2S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{}\label{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}
C\+C2S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 2 Selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0}{TIM_CCMR1_CC2S_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{}\label{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1}{TIM_CCMR1_CC2S_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{}\label{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F}{TIM_CCMR1_IC1F}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F~((uint16\+\_\+t)0x00\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{}\label{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}
I\+C1F\mbox{[}3\+:0\mbox{]} bits (Input Capture 1 Filter) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0}{TIM_CCMR1_IC1F_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{}\label{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1}{TIM_CCMR1_IC1F_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{}\label{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2}{TIM_CCMR1_IC1F_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{}\label{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3}{TIM_CCMR1_IC1F_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{}\label{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC}{TIM_CCMR1_IC1PSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC~((uint16\+\_\+t)0x000\+C)}\hypertarget{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{}\label{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}
I\+C1\+P\+SC\mbox{[}1\+:0\mbox{]} bits (Input Capture 1 Prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0}{TIM_CCMR1_IC1PSC_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{}\label{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1}{TIM_CCMR1_IC1PSC_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{}\label{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F}{TIM_CCMR1_IC2F}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F~((uint16\+\_\+t)0x\+F000)}\hypertarget{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{}\label{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}
I\+C2F\mbox{[}3\+:0\mbox{]} bits (Input Capture 2 Filter) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0}{TIM_CCMR1_IC2F_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{}\label{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1}{TIM_CCMR1_IC2F_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{}\label{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2}{TIM_CCMR1_IC2F_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{}\label{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3}{TIM_CCMR1_IC2F_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{}\label{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC}{TIM_CCMR1_IC2PSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC~((uint16\+\_\+t)0x0\+C00)}\hypertarget{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{}\label{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}
I\+C2\+P\+SC\mbox{[}1\+:0\mbox{]} bits (Input Capture 2 Prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0}{TIM_CCMR1_IC2PSC_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{}\label{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1}{TIM_CCMR1_IC2PSC_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{}\label{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE}{TIM_CCMR1_OC1CE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{}\label{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}
Output Compare 1\+Clear Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE}{TIM_CCMR1_OC1FE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{}\label{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}
Output Compare 1 Fast enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M}{TIM_CCMR1_OC1M}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{}\label{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}
O\+C1M\mbox{[}2\+:0\mbox{]} bits (Output Compare 1 Mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}{TIM_CCMR1_OC1M_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{}\label{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}{TIM_CCMR1_OC1M_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{}\label{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}{TIM_CCMR1_OC1M_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{}\label{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE}{TIM_CCMR1_OC1PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{}\label{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}
Output Compare 1 Preload enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE}{TIM_CCMR1_OC2CE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{}\label{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}
Output Compare 2 Clear Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE}{TIM_CCMR1_OC2FE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{}\label{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}
Output Compare 2 Fast enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M}{TIM_CCMR1_OC2M}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M~((uint16\+\_\+t)0x7000)}\hypertarget{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{}\label{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}
O\+C2M\mbox{[}2\+:0\mbox{]} bits (Output Compare 2 Mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0}{TIM_CCMR1_OC2M_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{}\label{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1}{TIM_CCMR1_OC2M_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{}\label{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2}{TIM_CCMR1_OC2M_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{}\label{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE}{TIM_CCMR1_OC2PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{}\label{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}
Output Compare 2 Preload enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S}{TIM_CCMR2_CC3S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S~((uint16\+\_\+t)0x0003)}\hypertarget{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{}\label{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}
C\+C3S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 3 Selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0}{TIM_CCMR2_CC3S_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{}\label{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1}{TIM_CCMR2_CC3S_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{}\label{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S}{TIM_CCMR2_CC4S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{}\label{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}
C\+C4S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 4 Selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0}{TIM_CCMR2_CC4S_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{}\label{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1}{TIM_CCMR2_CC4S_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{}\label{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F}{TIM_CCMR2_IC3F}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F~((uint16\+\_\+t)0x00\+F0)}\hypertarget{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{}\label{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}
I\+C3F\mbox{[}3\+:0\mbox{]} bits (Input Capture 3 Filter) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0}{TIM_CCMR2_IC3F_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{}\label{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1}{TIM_CCMR2_IC3F_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{}\label{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2}{TIM_CCMR2_IC3F_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{}\label{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3}{TIM_CCMR2_IC3F_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{}\label{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC}{TIM_CCMR2_IC3PSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC~((uint16\+\_\+t)0x000\+C)}\hypertarget{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{}\label{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}
I\+C3\+P\+SC\mbox{[}1\+:0\mbox{]} bits (Input Capture 3 Prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0}{TIM_CCMR2_IC3PSC_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{}\label{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1}{TIM_CCMR2_IC3PSC_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{}\label{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F}{TIM_CCMR2_IC4F}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F~((uint16\+\_\+t)0x\+F000)}\hypertarget{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{}\label{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}
I\+C4F\mbox{[}3\+:0\mbox{]} bits (Input Capture 4 Filter) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0}{TIM_CCMR2_IC4F_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{}\label{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1}{TIM_CCMR2_IC4F_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{}\label{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2}{TIM_CCMR2_IC4F_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{}\label{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3}{TIM_CCMR2_IC4F_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{}\label{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC}{TIM_CCMR2_IC4PSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC~((uint16\+\_\+t)0x0\+C00)}\hypertarget{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{}\label{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}
I\+C4\+P\+SC\mbox{[}1\+:0\mbox{]} bits (Input Capture 4 Prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0}{TIM_CCMR2_IC4PSC_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{}\label{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1}{TIM_CCMR2_IC4PSC_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{}\label{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE}{TIM_CCMR2_OC3CE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{}\label{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}
Output Compare 3 Clear Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE}{TIM_CCMR2_OC3FE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{}\label{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}
Output Compare 3 Fast enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M}{TIM_CCMR2_OC3M}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{}\label{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}
O\+C3M\mbox{[}2\+:0\mbox{]} bits (Output Compare 3 Mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0}{TIM_CCMR2_OC3M_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{}\label{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1}{TIM_CCMR2_OC3M_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{}\label{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2}{TIM_CCMR2_OC3M_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{}\label{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE}{TIM_CCMR2_OC3PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{}\label{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}
Output Compare 3 Preload enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE}{TIM_CCMR2_OC4CE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{}\label{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}
Output Compare 4 Clear Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE}{TIM_CCMR2_OC4FE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{}\label{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}
Output Compare 4 Fast enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M}{TIM_CCMR2_OC4M}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M~((uint16\+\_\+t)0x7000)}\hypertarget{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{}\label{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}
O\+C4M\mbox{[}2\+:0\mbox{]} bits (Output Compare 4 Mode) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0}{TIM_CCMR2_OC4M_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{}\label{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1}{TIM_CCMR2_OC4M_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{}\label{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2}{TIM_CCMR2_OC4M_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{}\label{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE}}
\index{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE@{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE}{TIM_CCMR2_OC4PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{}\label{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}
Output Compare 4 Preload enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1@{T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1}}
\index{T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1@{T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1}{TIM_CCR1_CCR1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{}\label{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}
Capture/\+Compare 1 Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2@{T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2}}
\index{T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2@{T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2}{TIM_CCR2_CCR2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{}\label{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}
Capture/\+Compare 2 Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3@{T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3}}
\index{T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3@{T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3}{TIM_CCR3_CCR3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{}\label{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}
Capture/\+Compare 3 Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4@{T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4}}
\index{T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4@{T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4}{TIM_CCR4_CCR4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{}\label{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}
Capture/\+Compare 4 Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT@{T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT}}
\index{T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT@{T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT}{TIM_CNT_CNT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{}\label{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}
Counter Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE}{TIM_CR1_ARPE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{}\label{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}
Auto-\/reload preload enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN}{TIM_CR1_CEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{}\label{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}
Counter enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD}{TIM_CR1_CKD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD~((uint16\+\_\+t)0x0300)}\hypertarget{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{}\label{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}
C\+KD\mbox{[}1\+:0\mbox{]} bits (clock division) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0}{TIM_CR1_CKD_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{}\label{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1}{TIM_CR1_CKD_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{}\label{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS}{TIM_CR1_CMS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS~((uint16\+\_\+t)0x0060)}\hypertarget{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{}\label{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}
C\+MS\mbox{[}1\+:0\mbox{]} bits (Center-\/aligned mode selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0}{TIM_CR1_CMS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{}\label{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1}{TIM_CR1_CMS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{}\label{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}{TIM_CR1_DIR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{}\label{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}
Direction \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM}{TIM_CR1_OPM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{}\label{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}
One pulse mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS}{TIM_CR1_UDIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{}\label{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}
Update disable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS}}
\index{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS@{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS}{TIM_CR1_URS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{}\label{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}
Update request source \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS}{TIM_CR2_CCDS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{}\label{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}
Capture/\+Compare D\+MA Selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC}{TIM_CR2_CCPC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{}\label{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}
Capture/\+Compare Preloaded Control \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US}{TIM_CR2_CCUS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{}\label{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}
Capture/\+Compare Control Update Selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS}{TIM_CR2_MMS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{}\label{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}
M\+MS\mbox{[}2\+:0\mbox{]} bits (Master Mode Selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}{TIM_CR2_MMS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{}\label{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}{TIM_CR2_MMS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{}\label{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}{TIM_CR2_MMS_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{}\label{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}{TIM_CR2_OIS1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{}\label{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}
Output Idle state 1 (O\+C1 output) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}{TIM_CR2_OIS1N}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{}\label{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}
Output Idle state 1 (O\+C1N output) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2}{TIM_CR2_OIS2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{}\label{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}
Output Idle state 2 (O\+C2 output) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N}{TIM_CR2_OIS2N}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{}\label{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}
Output Idle state 2 (O\+C2N output) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3}{TIM_CR2_OIS3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{}\label{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}
Output Idle state 3 (O\+C3 output) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N}{TIM_CR2_OIS3N}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{}\label{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}
Output Idle state 3 (O\+C3N output) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4}{TIM_CR2_OIS4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{}\label{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}
Output Idle state 4 (O\+C4 output) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S}}
\index{T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S@{T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S}{TIM_CR2_TI1S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{}\label{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}
T\+I1 Selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA}{TIM_DCR_DBA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA~((uint16\+\_\+t)0x001\+F)}\hypertarget{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{}\label{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}
D\+BA\mbox{[}4\+:0\mbox{]} bits (D\+MA Base Address) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0}{TIM_DCR_DBA_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{}\label{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1}{TIM_DCR_DBA_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{}\label{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2}{TIM_DCR_DBA_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{}\label{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3}{TIM_DCR_DBA_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{}\label{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4}{TIM_DCR_DBA_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{}\label{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL}{TIM_DCR_DBL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL~((uint16\+\_\+t)0x1\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{}\label{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}
D\+BL\mbox{[}4\+:0\mbox{]} bits (D\+MA Burst Length) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0}{TIM_DCR_DBL_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{}\label{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1}{TIM_DCR_DBL_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{}\label{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2}{TIM_DCR_DBL_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{}\label{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3}{TIM_DCR_DBL_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{}\label{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4}}
\index{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4@{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4}{TIM_DCR_DBL_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{}\label{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE}{TIM_DIER_BIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{}\label{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}
Break interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE}{TIM_DIER_CC1DE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{}\label{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}
Capture/\+Compare 1 D\+MA request enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE}{TIM_DIER_CC1IE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{}\label{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}
Capture/\+Compare 1 interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE}{TIM_DIER_CC2DE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{}\label{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}
Capture/\+Compare 2 D\+MA request enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE}{TIM_DIER_CC2IE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{}\label{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}
Capture/\+Compare 2 interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE}{TIM_DIER_CC3DE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{}\label{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}
Capture/\+Compare 3 D\+MA request enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE}{TIM_DIER_CC3IE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{}\label{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}
Capture/\+Compare 3 interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE}{TIM_DIER_CC4DE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{}\label{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}
Capture/\+Compare 4 D\+MA request enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE}{TIM_DIER_CC4IE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{}\label{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}
Capture/\+Compare 4 interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE}{TIM_DIER_COMDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{}\label{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}
C\+OM D\+MA request enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE}{TIM_DIER_COMIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{}\label{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}
C\+OM interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE}{TIM_DIER_TDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{}\label{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}
Trigger D\+MA request enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE}{TIM_DIER_TIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{}\label{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}
Trigger interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE}{TIM_DIER_UDE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{}\label{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}
Update D\+MA request enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE}}
\index{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE@{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE}{TIM_DIER_UIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{}\label{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}
Update interrupt enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB@{T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB}}
\index{T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB@{T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB}{TIM_DMAR_DMAB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{}\label{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}
D\+MA register for burst accesses \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG}{TIM_EGR_BG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG~((uint8\+\_\+t)0x80)}\hypertarget{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{}\label{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}
Break Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G}{TIM_EGR_CC1G}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{}\label{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}
Capture/\+Compare 1 Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G}{TIM_EGR_CC2G}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{}\label{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}
Capture/\+Compare 2 Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G}{TIM_EGR_CC3G}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{}\label{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}
Capture/\+Compare 3 Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G}{TIM_EGR_CC4G}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{}\label{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}
Capture/\+Compare 4 Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG}{TIM_EGR_COMG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{}\label{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}
Capture/\+Compare Control Update Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG}{TIM_EGR_TG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG~((uint8\+\_\+t)0x40)}\hypertarget{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{}\label{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}
Trigger Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG}}
\index{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG@{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG}{TIM_EGR_UG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{}\label{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}
Update Generation \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP@{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP}}
\index{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP@{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP}{TIM_OR_ITR1_RMP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP~((uint16\+\_\+t)0x0\+C00)}\hypertarget{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{}\label{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}
I\+T\+R1\+\_\+\+R\+MP\mbox{[}1\+:0\mbox{]} bits (T\+I\+M2 Internal trigger 1 remap) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0@{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0}}
\index{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0@{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0}{TIM_OR_ITR1_RMP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{}\label{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1@{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1}}
\index{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1@{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1}{TIM_OR_ITR1_RMP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{}\label{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP@{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP}}
\index{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP@{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP}{TIM_OR_TI4_RMP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP~((uint16\+\_\+t)0x00\+C0)}\hypertarget{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{}\label{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}
T\+I4\+\_\+\+R\+MP\mbox{[}1\+:0\mbox{]} bits (T\+I\+M5 Input 4 remap) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0@{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0}}
\index{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0@{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0}{TIM_OR_TI4_RMP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{}\label{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1@{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1}}
\index{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1@{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1}{TIM_OR_TI4_RMP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{}\label{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC@{T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC}}
\index{T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC@{T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC}{TIM_PSC_PSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC~((uint16\+\_\+t)0x\+F\+F\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{}\label{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}
Prescaler Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP@{T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP}}
\index{T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP@{T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP}{TIM_RCR_REP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP~((uint8\+\_\+t)0x\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{}\label{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}
Repetition Counter Value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE}{TIM_SMCR_ECE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{}\label{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}
External clock enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF}{TIM_SMCR_ETF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF~((uint16\+\_\+t)0x0\+F00)}\hypertarget{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{}\label{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}
E\+TF\mbox{[}3\+:0\mbox{]} bits (External trigger filter) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0}{TIM_SMCR_ETF_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{}\label{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1}{TIM_SMCR_ETF_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{}\label{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2}{TIM_SMCR_ETF_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{}\label{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3}{TIM_SMCR_ETF_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{}\label{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP}{TIM_SMCR_ETP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{}\label{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}
External trigger polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS}{TIM_SMCR_ETPS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS~((uint16\+\_\+t)0x3000)}\hypertarget{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{}\label{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}
E\+T\+PS\mbox{[}1\+:0\mbox{]} bits (External trigger prescaler) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0}{TIM_SMCR_ETPS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{}\label{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1}{TIM_SMCR_ETPS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{}\label{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM}{TIM_SMCR_MSM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{}\label{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}
Master/slave mode \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS}{TIM_SMCR_SMS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS~((uint16\+\_\+t)0x0007)}\hypertarget{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{}\label{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}
S\+MS\mbox{[}2\+:0\mbox{]} bits (Slave mode selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0}{TIM_SMCR_SMS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{}\label{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1}{TIM_SMCR_SMS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{}\label{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2}{TIM_SMCR_SMS_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{}\label{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS}{TIM_SMCR_TS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS~((uint16\+\_\+t)0x0070)}\hypertarget{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{}\label{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}
TS\mbox{[}2\+:0\mbox{]} bits (Trigger selection) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}{TIM_SMCR_TS_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{}\label{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}{TIM_SMCR_TS_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{}\label{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}}
\index{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2@{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}{TIM_SMCR_TS_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{}\label{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF}{TIM_SR_BIF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{}\label{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}
Break interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF}{TIM_SR_CC1IF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{}\label{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}
Capture/\+Compare 1 interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF}{TIM_SR_CC1OF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{}\label{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}
Capture/\+Compare 1 Overcapture Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF}{TIM_SR_CC2IF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{}\label{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}
Capture/\+Compare 2 interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF}{TIM_SR_CC2OF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{}\label{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}
Capture/\+Compare 2 Overcapture Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF}{TIM_SR_CC3IF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{}\label{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}
Capture/\+Compare 3 interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF}{TIM_SR_CC3OF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{}\label{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}
Capture/\+Compare 3 Overcapture Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF}{TIM_SR_CC4IF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{}\label{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}
Capture/\+Compare 4 interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF}{TIM_SR_CC4OF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{}\label{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}
Capture/\+Compare 4 Overcapture Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF}{TIM_SR_COMIF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{}\label{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}
C\+OM interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF}{TIM_SR_TIF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{}\label{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}
Trigger interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF}}
\index{T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF@{T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF}{TIM_SR_UIF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{}\label{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}
Update interrupt Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction@{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction}}
\index{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction@{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction}{USART_BRR_DIV_Fraction}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction~((uint16\+\_\+t)0x000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{}\label{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}
Fraction of U\+S\+A\+R\+T\+D\+IV \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa@{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa}}
\index{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa@{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa}{USART_BRR_DIV_Mantissa}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa~((uint16\+\_\+t)0x\+F\+F\+F0)}\hypertarget{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{}\label{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}
Mantissa of U\+S\+A\+R\+T\+D\+IV \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}{USART_CR1_IDLEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{}\label{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}
I\+D\+LE Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M}{USART_CR1_M}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{}\label{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}
Word length \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8}{USART_CR1_OVER8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8~((uint16\+\_\+t)0x8000)}\hypertarget{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{}\label{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}
U\+S\+A\+RT Oversampling by 8 enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE}{USART_CR1_PCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{}\label{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}
Parity Control Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}{USART_CR1_PEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{}\label{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}
PE Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS}{USART_CR1_PS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{}\label{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}
Parity Selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}{USART_CR1_RE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{}\label{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}
Receiver Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU}{USART_CR1_RWU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{}\label{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}
Receiver wakeup \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}{USART_CR1_RXNEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{}\label{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}
R\+X\+NE Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK}{USART_CR1_SBK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{}\label{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}
Send Break \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}{USART_CR1_TCIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{}\label{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}
Transmission Complete Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE}{USART_CR1_TE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{}\label{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}
Transmitter Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}{USART_CR1_TXEIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{}\label{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}
PE Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}{USART_CR1_UE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{}\label{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}
U\+S\+A\+RT Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE@{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE}{USART_CR1_WAKE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{}\label{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}
Wakeup method \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD}{USART_CR2_ADD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD~((uint16\+\_\+t)0x000\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{}\label{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}
Address of the U\+S\+A\+RT node \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN}{USART_CR2_CLKEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{}\label{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}
Clock Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA}{USART_CR2_CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{}\label{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}
Clock Phase \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL}{USART_CR2_CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{}\label{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}
Clock Polarity \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL}{USART_CR2_LBCL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{}\label{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}
Last Bit Clock pulse \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}{USART_CR2_LBDIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{}\label{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}
L\+IN Break Detection Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL}{USART_CR2_LBDL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{}\label{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}
L\+IN Break Detection Length \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN}{USART_CR2_LINEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN~((uint16\+\_\+t)0x4000)}\hypertarget{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{}\label{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}
L\+IN mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP}{USART_CR2_STOP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP~((uint16\+\_\+t)0x3000)}\hypertarget{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{}\label{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}
S\+T\+OP\mbox{[}1\+:0\mbox{]} bits (S\+T\+OP bits) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0}{USART_CR2_STOP_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0~((uint16\+\_\+t)0x1000)}\hypertarget{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{}\label{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1@{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1}{USART_CR2_STOP_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1~((uint16\+\_\+t)0x2000)}\hypertarget{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{}\label{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}{USART_CR3_CTSE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{}\label{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}
C\+TS Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}{USART_CR3_CTSIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE~((uint16\+\_\+t)0x0400)}\hypertarget{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{}\label{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}
C\+TS Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR}{USART_CR3_DMAR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{}\label{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}
D\+MA Enable Receiver \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT}{USART_CR3_DMAT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{}\label{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}
D\+MA Enable Transmitter \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}{USART_CR3_EIE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{}\label{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}
Error Interrupt Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL}{USART_CR3_HDSEL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{}\label{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}
Half-\/\+Duplex Selection \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN}{USART_CR3_IREN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{}\label{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}
Ir\+DA mode Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP}{USART_CR3_IRLP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{}\label{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}
Ir\+DA Low-\/\+Power \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK}{USART_CR3_NACK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{}\label{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}
Smartcard N\+A\+CK enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}{USART_CR3_ONEBIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT~((uint16\+\_\+t)0x0800)}\hypertarget{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{}\label{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}
U\+S\+A\+RT One bit method enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE}{USART_CR3_RTSE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{}\label{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}
R\+TS Enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN@{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN}{USART_CR3_SCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{}\label{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}
Smartcard mode enable \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR@{U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR}}
\index{U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR@{U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR}{USART_DR_DR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR~((uint16\+\_\+t)0x01\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{}\label{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}
Data value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT}{USART_GTPR_GT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT~((uint16\+\_\+t)0x\+F\+F00)}\hypertarget{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{}\label{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}
Guard time value \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC}{USART_GTPR_PSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC~((uint16\+\_\+t)0x00\+F\+F)}\hypertarget{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{}\label{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}
P\+SC\mbox{[}7\+:0\mbox{]} bits (Prescaler value) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0}{USART_GTPR_PSC_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{}\label{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1}{USART_GTPR_PSC_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{}\label{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2}{USART_GTPR_PSC_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{}\label{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3}{USART_GTPR_PSC_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{}\label{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4}{USART_GTPR_PSC_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{}\label{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5}{USART_GTPR_PSC_5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{}\label{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6}{USART_GTPR_PSC_6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{}\label{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7}}
\index{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7@{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7}{USART_GTPR_PSC_7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{}\label{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}
Bit 7 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS}{USART_SR_CTS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{}\label{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}
C\+TS Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE}{USART_SR_FE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{}\label{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}
Framing Error \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE}{USART_SR_IDLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{}\label{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}
I\+D\+LE line detected \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD}{USART_SR_LBD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{}\label{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}
L\+IN Break Detection Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE}{USART_SR_NE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{}\label{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}
Noise Error Flag \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE}{USART_SR_ORE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{}\label{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}
Over\+Run Error \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE}{USART_SR_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{}\label{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}
Parity Error \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE}{USART_SR_RXNE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{}\label{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}
Read Data Register Not Empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC}{USART_SR_TC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{}\label{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}
Transmission Complete \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE}}
\index{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE@{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE}{USART_SR_TXE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{}\label{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}
Transmit Data Register Empty \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI}{WWDG_CFR_EWI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI~((uint16\+\_\+t)0x0200)}\hypertarget{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{}\label{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}
Early Wakeup Interrupt \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W}{WWDG_CFR_W}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W~((uint16\+\_\+t)0x007\+F)}\hypertarget{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{}\label{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}
W\mbox{[}6\+:0\mbox{]} bits (7-\/bit window value) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0}{WWDG_CFR_W0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0~((uint16\+\_\+t)0x0001)}\hypertarget{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{}\label{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1}{WWDG_CFR_W1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1~((uint16\+\_\+t)0x0002)}\hypertarget{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{}\label{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2}{WWDG_CFR_W2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2~((uint16\+\_\+t)0x0004)}\hypertarget{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{}\label{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3}{WWDG_CFR_W3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3~((uint16\+\_\+t)0x0008)}\hypertarget{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{}\label{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4}{WWDG_CFR_W4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4~((uint16\+\_\+t)0x0010)}\hypertarget{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{}\label{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5}{WWDG_CFR_W5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5~((uint16\+\_\+t)0x0020)}\hypertarget{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{}\label{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6}{WWDG_CFR_W6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6~((uint16\+\_\+t)0x0040)}\hypertarget{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{}\label{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB}{WWDG_CFR_WDGTB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB~((uint16\+\_\+t)0x0180)}\hypertarget{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{}\label{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}
W\+D\+G\+TB\mbox{[}1\+:0\mbox{]} bits (Timer Base) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0}{WWDG_CFR_WDGTB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0~((uint16\+\_\+t)0x0080)}\hypertarget{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{}\label{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1}}
\index{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1@{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1}{WWDG_CFR_WDGTB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1~((uint16\+\_\+t)0x0100)}\hypertarget{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{}\label{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+T@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+T}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+T@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+T}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+T}{WWDG_CR_T}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+T~((uint8\+\_\+t)0x7\+F)}\hypertarget{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{}\label{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}
T\mbox{[}6\+:0\mbox{]} bits (7-\/\+Bit counter (M\+SB to L\+SB)) \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0}{WWDG_CR_T0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{}\label{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}
Bit 0 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1}{WWDG_CR_T1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1~((uint8\+\_\+t)0x02)}\hypertarget{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{}\label{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}
Bit 1 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2}{WWDG_CR_T2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2~((uint8\+\_\+t)0x04)}\hypertarget{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{}\label{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}
Bit 2 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3}{WWDG_CR_T3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3~((uint8\+\_\+t)0x08)}\hypertarget{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{}\label{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}
Bit 3 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4}{WWDG_CR_T4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4~((uint8\+\_\+t)0x10)}\hypertarget{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{}\label{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}
Bit 4 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5}{WWDG_CR_T5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5~((uint8\+\_\+t)0x20)}\hypertarget{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{}\label{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}
Bit 5 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6}{WWDG_CR_T6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6~((uint8\+\_\+t)0x40)}\hypertarget{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{}\label{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}
Bit 6 \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA}}
\index{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA@{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA}{WWDG_CR_WDGA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA~((uint8\+\_\+t)0x80)}\hypertarget{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{}\label{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}
Activation bit \index{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}!W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF@{W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF}}
\index{W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF@{W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF}!Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition@{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF}{WWDG_SR_EWIF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF~((uint8\+\_\+t)0x01)}\hypertarget{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{}\label{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}
Early Wakeup Interrupt Flag 