$comment
	File created using the following command:
		vcd file project_2_wiith_RAM.msim.vcd -direction
$end
$date
	Mon May 18 15:24:53 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module project_2_wiith_RAM_vlg_vec_tst $end
$var reg 1 ! CLOCK_50 $end
$var reg 1 " KEY [0:0] $end
$var reg 1 # SW [9:9] $end
$var wire 1 $ LEDR [8] $end
$var wire 1 % LEDR [7] $end
$var wire 1 & LEDR [6] $end
$var wire 1 ' LEDR [5] $end
$var wire 1 ( LEDR [4] $end
$var wire 1 ) LEDR [3] $end
$var wire 1 * LEDR [2] $end
$var wire 1 + LEDR [1] $end
$var wire 1 , LEDR [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 CLOCK_50~input_o $end
$var wire 1 5 CLOCK_50~inputCLKENA0_outclk $end
$var wire 1 6 comb_12|Mux14~1_combout $end
$var wire 1 7 comb_12|comb_171|Add0~1_sumout $end
$var wire 1 8 KEY[0]~input_o $end
$var wire 1 9 comb_12|comb_171|Add0~14 $end
$var wire 1 : comb_12|comb_171|Add0~17_sumout $end
$var wire 1 ; comb_12|comb_171|Add0~30 $end
$var wire 1 < comb_12|comb_171|Add0~33_sumout $end
$var wire 1 = comb_12|Mux23~1_combout $end
$var wire 1 > comb_12|Mux23~0_combout $end
$var wire 1 ? comb_12|Equal0~2_combout $end
$var wire 1 @ comb_12|comb_171|Q[0]~0_combout $end
$var wire 1 A comb_12|comb_171|Q[0]~1_combout $end
$var wire 1 B comb_12|comb_171|Add0~34 $end
$var wire 1 C comb_12|comb_171|Add0~5_sumout $end
$var wire 1 D comb_12|comb_171|Add0~6 $end
$var wire 1 E comb_12|comb_171|Add0~9_sumout $end
$var wire 1 F comb_12|comb_6|Decoder0~0_combout $end
$var wire 1 G comb_12|Mux23~2_combout $end
$var wire 1 H comb_12|Mux23~3_combout $end
$var wire 1 I comb_12|comb_171|Add0~18 $end
$var wire 1 J comb_12|comb_171|Add0~21_sumout $end
$var wire 1 K comb_12|comb_171|Add0~22 $end
$var wire 1 L comb_12|comb_171|Add0~25_sumout $end
$var wire 1 M comb_12|comb_171|Add0~26 $end
$var wire 1 N comb_12|comb_171|Add0~29_sumout $end
$var wire 1 O comb_12|comb_171|Equal0~0_combout $end
$var wire 1 P comb_12|comb_171|Equal0~1_combout $end
$var wire 1 Q comb_12|comb_171|Add0~2 $end
$var wire 1 R comb_12|comb_171|Add0~13_sumout $end
$var wire 1 S comb_12|Mux24~0_combout $end
$var wire 1 T comb_12|DOUTin~0_combout $end
$var wire 1 U WriteMem~combout $end
$var wire 1 V comb_12|Decoder13~0_combout $end
$var wire 1 W comb_12|Ain~0_combout $end
$var wire 1 X comb_12|Add0~38_cout $end
$var wire 1 Y comb_12|Add0~2 $end
$var wire 1 Z comb_12|Add0~6 $end
$var wire 1 [ comb_12|Add0~10 $end
$var wire 1 \ comb_12|Add0~14 $end
$var wire 1 ] comb_12|Add0~18 $end
$var wire 1 ^ comb_12|Add0~22 $end
$var wire 1 _ comb_12|Add0~26 $end
$var wire 1 ` comb_12|Add0~29_sumout $end
$var wire 1 a comb_12|Gin~0_combout $end
$var wire 1 b comb_12|Add0~25_sumout $end
$var wire 1 c comb_12|Add0~30 $end
$var wire 1 d comb_12|Add0~33_sumout $end
$var wire 1 e comb_12|Equal0~1_combout $end
$var wire 1 f SW[9]~input_o $end
$var wire 1 g comb_12|Mux15~0_combout $end
$var wire 1 h comb_12|Mux15~1_combout $end
$var wire 1 i comb_12|Mux1~0_combout $end
$var wire 1 j comb_12|Add0~13_sumout $end
$var wire 1 k comb_12|Add0~17_sumout $end
$var wire 1 l comb_12|Add0~9_sumout $end
$var wire 1 m comb_12|Add0~21_sumout $end
$var wire 1 n comb_12|Add0~5_sumout $end
$var wire 1 o comb_12|Add0~1_sumout $end
$var wire 1 p comb_12|Equal0~0_combout $end
$var wire 1 q comb_12|Mux1~1_combout $end
$var wire 1 r comb_12|Tstep_Q[0]~feeder_combout $end
$var wire 1 s comb_12|Tstep_Q[1]~_wirecell_combout $end
$var wire 1 t comb_12|Mux14~2_combout $end
$var wire 1 u comb_12|Mux14~4_combout $end
$var wire 1 v comb_12|Mux14~3_combout $end
$var wire 1 w comb_12|Mux14~0_combout $end
$var wire 1 x comb_13|Q[0]~feeder_combout $end
$var wire 1 y WriteLed~combout $end
$var wire 1 z comb_13|Q[3]~feeder_combout $end
$var wire 1 { comb_13|Q[4]~feeder_combout $end
$var wire 1 | comb_13|Q[5]~feeder_combout $end
$var wire 1 } comb_13|Q[6]~feeder_combout $end
$var wire 1 ~ comb_13|Q[7]~feeder_combout $end
$var wire 1 !! comb_13|Q[8]~feeder_combout $end
$var wire 1 "! comb_12|Tstep_Q [0] $end
$var wire 1 #! comb_12|Tstep_Q [1] $end
$var wire 1 $! comb_12|comb_171|Q [8] $end
$var wire 1 %! comb_12|comb_171|Q [7] $end
$var wire 1 &! comb_12|comb_171|Q [6] $end
$var wire 1 '! comb_12|comb_171|Q [5] $end
$var wire 1 (! comb_12|comb_171|Q [4] $end
$var wire 1 )! comb_12|comb_171|Q [3] $end
$var wire 1 *! comb_12|comb_171|Q [2] $end
$var wire 1 +! comb_12|comb_171|Q [1] $end
$var wire 1 ,! comb_12|comb_171|Q [0] $end
$var wire 1 -! comb_12|reg_w|Q [8] $end
$var wire 1 .! comb_12|reg_w|Q [7] $end
$var wire 1 /! comb_12|reg_w|Q [6] $end
$var wire 1 0! comb_12|reg_w|Q [5] $end
$var wire 1 1! comb_12|reg_w|Q [4] $end
$var wire 1 2! comb_12|reg_w|Q [3] $end
$var wire 1 3! comb_12|reg_w|Q [2] $end
$var wire 1 4! comb_12|reg_w|Q [1] $end
$var wire 1 5! comb_12|reg_w|Q [0] $end
$var wire 1 6! comb_12|reg_IR|Q [8] $end
$var wire 1 7! comb_12|reg_IR|Q [7] $end
$var wire 1 8! comb_12|reg_IR|Q [6] $end
$var wire 1 9! comb_12|reg_IR|Q [5] $end
$var wire 1 :! comb_12|reg_IR|Q [4] $end
$var wire 1 ;! comb_12|reg_IR|Q [3] $end
$var wire 1 <! comb_12|reg_IR|Q [2] $end
$var wire 1 =! comb_12|reg_IR|Q [1] $end
$var wire 1 >! comb_12|reg_IR|Q [0] $end
$var wire 1 ?! comb_12|reg_Addr|Q [8] $end
$var wire 1 @! comb_12|reg_Addr|Q [7] $end
$var wire 1 A! comb_12|reg_Addr|Q [6] $end
$var wire 1 B! comb_12|reg_Addr|Q [5] $end
$var wire 1 C! comb_12|reg_Addr|Q [4] $end
$var wire 1 D! comb_12|reg_Addr|Q [3] $end
$var wire 1 E! comb_12|reg_Addr|Q [2] $end
$var wire 1 F! comb_12|reg_Addr|Q [1] $end
$var wire 1 G! comb_12|reg_Addr|Q [0] $end
$var wire 1 H! comb_13|Q [8] $end
$var wire 1 I! comb_13|Q [7] $end
$var wire 1 J! comb_13|Q [6] $end
$var wire 1 K! comb_13|Q [5] $end
$var wire 1 L! comb_13|Q [4] $end
$var wire 1 M! comb_13|Q [3] $end
$var wire 1 N! comb_13|Q [2] $end
$var wire 1 O! comb_13|Q [1] $end
$var wire 1 P! comb_13|Q [0] $end
$var wire 1 Q! comb_12|reg_Dout|Q [8] $end
$var wire 1 R! comb_12|reg_Dout|Q [7] $end
$var wire 1 S! comb_12|reg_Dout|Q [6] $end
$var wire 1 T! comb_12|reg_Dout|Q [5] $end
$var wire 1 U! comb_12|reg_Dout|Q [4] $end
$var wire 1 V! comb_12|reg_Dout|Q [3] $end
$var wire 1 W! comb_12|reg_Dout|Q [2] $end
$var wire 1 X! comb_12|reg_Dout|Q [1] $end
$var wire 1 Y! comb_12|reg_Dout|Q [0] $end
$var wire 1 Z! comb_12|reg_A|Q [8] $end
$var wire 1 [! comb_12|reg_A|Q [7] $end
$var wire 1 \! comb_12|reg_A|Q [6] $end
$var wire 1 ]! comb_12|reg_A|Q [5] $end
$var wire 1 ^! comb_12|reg_A|Q [4] $end
$var wire 1 _! comb_12|reg_A|Q [3] $end
$var wire 1 `! comb_12|reg_A|Q [2] $end
$var wire 1 a! comb_12|reg_A|Q [1] $end
$var wire 1 b! comb_12|reg_A|Q [0] $end
$var wire 1 c! comb_12|reg_G|Q [8] $end
$var wire 1 d! comb_12|reg_G|Q [7] $end
$var wire 1 e! comb_12|reg_G|Q [6] $end
$var wire 1 f! comb_12|reg_G|Q [5] $end
$var wire 1 g! comb_12|reg_G|Q [4] $end
$var wire 1 h! comb_12|reg_G|Q [3] $end
$var wire 1 i! comb_12|reg_G|Q [2] $end
$var wire 1 j! comb_12|reg_G|Q [1] $end
$var wire 1 k! comb_12|reg_G|Q [0] $end
$var wire 1 l! comb_12|BusWires [0] $end
$var wire 1 m! comb_12|BusWires [1] $end
$var wire 1 n! comb_12|BusWires [2] $end
$var wire 1 o! comb_12|BusWires [3] $end
$var wire 1 p! comb_12|BusWires [4] $end
$var wire 1 q! comb_12|BusWires [5] $end
$var wire 1 r! comb_12|BusWires [6] $end
$var wire 1 s! comb_12|BusWires [7] $end
$var wire 1 t! comb_12|BusWires [8] $end
$var wire 1 u! comb_12|BusWires [9] $end
$var wire 1 v! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 w! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 x! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 y! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 z! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 {! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 |! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 }! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 ~! memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 !" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 "" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 #" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 $" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 %" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 &" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 '" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 (" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 )" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 *" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 +" memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1 "
b0 #
0,
0+
0*
0)
0(
0'
0&
0%
0$
0-
1.
x/
10
11
12
03
04
05
06
17
18
09
0:
0;
0<
0=
0>
1?
0@
1A
0B
0C
0D
0E
1F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
1e
0f
1g
1h
0i
0j
0k
0l
0m
0n
0o
1p
1q
1r
1s
1t
1u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0#!
0"!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
05!
z4!
z3!
z2!
z1!
z0!
z/!
z.!
z-!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
zl!
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
$end
#10000
1!
14
15
1"!
0q
1S
0G
16
1i
0H
0A
0r
#20000
b1 #
0!
1f
04
05
0i
#30000
1!
14
15
1("
1%"
18!
1;!
0F
0h
0g
#40000
b0 #
0!
0f
04
05
1i
#50000
1!
14
15
1#!
1v
0u
0s
1q
0S
1@
06
1A
0w
1r
#60000
b1 #
0!
1f
04
05
0i
#70000
1!
14
15
0"!
0#!
1,!
1Q
0v
1u
1s
0q
1S
07
1i
1w
1R
0r
1u!
1o
#80000
b0 #
0!
0f
04
05
#90000
1!
14
15
1#!
1G!
1+!
0,!
0u!
0Q
1t!
19
1v
0s
1q
0S
0@
17
0R
09
0A
0w
1R
1:
1r
1n
0o
0:
#100000
b1 #
0!
1f
04
05
#110000
1!
14
15
1"!
0#!
0v
1s
0q
1S
16
1w
0i
0r
#120000
b0 #
0!
0f
04
05
1i
#130000
1!
14
15
1#!
0G!
1F!
1+"
0("
0%"
08!
0;!
1>!
1v
0u
0s
1q
0S
1@
06
0t
1F
1A
0w
1r
#140000
0!
04
05
#150000
1!
14
15
0"!
0#!
1,!
1Q
0v
1s
0q
1h
1g
1G
0@
07
19
1H
1q
0R
0i
0r
1:
1r
#160000
0!
04
05
#170000
1!
14
15
1"!
0,!
0Q
1u
0q
1S
0G
16
17
1i
09
0H
0A
1w
1R
0r
0:
#180000
b1 #
0!
1f
04
05
0i
#190000
1!
14
15
0+"
1'"
1%"
18!
1:!
0>!
1t
0F
0h
0g
#200000
b0 #
0!
0f
04
05
1i
#210000
1!
14
15
1#!
1v
0u
0s
1q
0S
1@
06
1A
0w
1r
#220000
b1 #
0!
1f
04
05
0i
#230000
1!
14
15
0"!
0#!
1,!
1Q
0v
1u
1s
0q
1S
07
1i
19
1w
0R
0r
1u!
1:
1o
#240000
b0 #
0!
0f
04
05
#250000
1!
14
15
1#!
1G!
0+!
0,!
1*!
1s!
1I
0u!
0Q
0t!
09
1v
0s
1q
0S
0@
0:
17
1R
0I
0A
0w
1J
0R
1:
1r
0n
0o
1l
0J
#260000
b1 #
0!
1f
04
05
#270000
1!
14
15
1"!
0#!
0v
1s
0q
1S
16
1w
0i
0r
#280000
b0 #
0!
0f
04
05
1i
#290000
1!
14
15
1#!
0G!
0F!
1E!
0'"
0%"
08!
0:!
1v
0u
0s
1q
0S
1@
06
1F
1A
0w
1r
#300000
0!
04
05
#310000
1!
14
15
0"!
0#!
1,!
1Q
0v
1u
1s
0q
1h
1g
1G
0@
07
1H
1q
1w
1R
0i
0r
1u!
1r
1o
#320000
0!
04
05
#330000
1!
14
15
1"!
0q
1S
0G
16
1i
0H
0A
0r
#340000
b1 #
0!
1f
04
05
0i
#350000
1!
14
15
1G!
1("
1'"
1%"
18!
1:!
1;!
0F
0h
0g
#360000
b0 #
0!
0f
04
05
1i
#370000
1!
14
15
1#!
1v
0u
0s
1q
0S
1@
06
1A
0w
1r
#380000
b1 #
0!
1f
04
05
0i
#390000
1!
14
15
0"!
0#!
1+!
0,!
0Q
19
0v
1u
1s
0q
1S
17
0R
1i
09
1I
1w
1R
0:
0r
0I
0u!
1t!
1:
1J
0J
1n
0o
#400000
b0 #
0!
0f
04
05
#410000
1!
14
15
1#!
0G!
1F!
1,!
1u!
1Q
1v
0s
1q
0S
0@
07
19
0A
0w
0R
1r
1o
1I
0:
1J
#420000
b1 #
0!
1f
04
05
#430000
1!
14
15
1"!
0#!
0v
1s
0q
1S
16
1w
0i
0r
#440000
b0 #
0!
0f
04
05
1i
#450000
1!
14
15
1#!
1G!
1+"
1*"
0("
1#"
16!
0;!
1=!
1>!
1v
0u
0s
1q
1h
0S
1@
06
0t
1A
0w
1r
#460000
0!
04
05
#470000
1!
14
15
0"!
0#!
0+!
0,!
1)!
0*!
0I
1K
0Q
09
0v
1s
0h
1S
0@
1:
0J
17
1R
0i
0K
0A
0q
1J
1L
0R
0:
1i
0L
0r
#480000
0!
04
05
#490000
1!
14
15
1#!
1v
1u
0s
1q
1h
1T
0S
0i
1r
#500000
b1 #
0!
1f
04
05
#510000
1!
14
15
1Y!
1"!
0#!
15!
1W!
1X!
1U
0v
1s
0q
0h
0T
1S
16
1w
1x
0u!
0t!
1r!
0s!
0r
0l
1j
0n
0o
#520000
b0 #
0!
0f
04
05
1i
#530000
1!
14
15
1#!
05!
0G!
0F!
1D!
0E!
0*"
0%"
1$"
0#"
06!
17!
08!
0=!
0U
0u
0s
1q
0S
1@
06
1t
1A
0w
1r
#540000
b1 #
0!
1f
04
05
0i
#550000
1!
14
15
0"!
0#!
1,!
1Q
1v
1u
1s
0q
1W
0@
07
1i
0A
1R
0r
#560000
b0 #
0!
0f
04
05
#570000
1!
14
15
1#!
1_!
1\
0v
0u
0s
1q
1a
0W
0j
1k
1r
#580000
b1 #
0!
1f
04
05
#590000
1!
14
15
1"!
1g!
0#!
1v
1u
1s
0q
0a
1S
16
0p
0i
0?
1w
0r
1u!
1o
#600000
b0 #
0!
0f
04
05
1i
#610000
1!
14
15
1#!
1G!
0+"
1("
1%"
0$"
07!
18!
1;!
0>!
0u
0s
1q
0S
1@
06
1A
0w
1r
#620000
0!
04
05
#630000
1!
14
15
0"!
0#!
1+!
0,!
0Q
19
0v
1u
1s
0q
1S
17
0R
09
1w
1R
1:
0r
0u!
1t!
0:
1n
0o
#640000
0!
04
05
#650000
1!
14
15
1#!
0G!
1F!
1,!
1u!
1Q
1v
0s
1q
0S
0@
07
19
0A
0w
0R
1r
1o
1:
#660000
b1 #
0!
1f
04
05
#670000
1!
14
15
1"!
0#!
0v
1s
0q
1S
16
1w
0i
0r
#680000
b0 #
0!
0f
04
05
1i
#690000
1!
14
15
1#!
1G!
1+"
1*"
1)"
0'"
1&"
0%"
08!
19!
0:!
1<!
1=!
1>!
1v
0u
0s
1q
0S
1@
06
0t
1A
0w
1r
#700000
b1 #
0!
1f
04
05
0i
#710000
1!
14
15
0"!
0#!
0+!
0,!
1*!
1I
0Q
09
0v
1s
0q
1h
1g
0@
0:
17
1R
1i
1K
0I
0A
1q
0J
0R
1:
0i
0r
0K
1L
1J
1r
0L
#720000
b0 #
0!
0f
04
05
#730000
1!
14
15
1"!
1u
0q
1S
16
1i
1w
0r
0u!
0t!
1s!
1l
0n
0o
#740000
b1 #
0!
1f
04
05
0i
#750000
1!
14
15
0G!
0F!
1E!
0+"
0*"
0)"
0("
1%"
18!
0;!
0<!
0=!
0>!
1t
0h
0g
#760000
b0 #
0!
0f
04
05
1i
#770000
1!
14
15
1#!
1v
0u
0s
1q
0S
1@
06
1A
0w
1r
#780000
0!
04
05
#790000
1!
14
15
0"!
0#!
1,!
1Q
0v
1u
1s
0q
1S
07
1w
1R
0r
1u!
1o
#800000
0!
04
05
#810000
1!
14
15
1#!
1G!
1+!
0,!
0u!
0Q
1t!
19
1v
0s
1q
0S
0@
17
0R
09
1I
0A
0w
1R
0:
1r
1n
0o
0I
1K
1:
0J
0K
1J
1L
0L
#820000
b1 #
0!
1f
04
05
#830000
1!
14
15
1"!
0#!
0v
1s
0q
1S
16
1w
0i
0r
#840000
b0 #
0!
0f
04
05
1i
#850000
1!
14
15
1#!
0G!
1F!
1+"
1*"
1)"
0&"
0%"
08!
09!
1<!
1=!
1>!
1v
0u
0s
1q
0S
1@
06
0t
1F
1A
0w
1r
#860000
b1 #
0!
1f
04
05
0i
#870000
1!
14
15
0"!
0#!
1,!
1Q
0v
1s
0q
1h
1g
1G
0@
07
1i
19
1H
1q
0R
0i
0r
1I
0:
1r
1K
0J
1L
#880000
b0 #
0!
0f
04
05
#890000
1!
14
15
1"!
0,!
0Q
1u
0q
1S
0G
16
17
1i
09
0H
0A
1w
1R
0r
0I
1:
0K
1J
0L
#900000
b1 #
0!
1f
04
05
0i
#910000
1!
14
15
0*"
0)"
1&"
1%"
1$"
17!
18!
19!
0<!
0=!
1t
0F
0h
0g
1V
1v
#920000
b0 #
0!
0f
04
05
1i
#930000
1!
14
15
1#!
0v
0u
0s
1q
0S
1@
06
1A
0w
1r
#940000
b1 #
0!
1f
04
05
0i
#950000
1!
14
15
0"!
0#!
1,!
1Q
1v
1u
1s
0q
1W
0@
07
1i
19
0A
0R
0r
1I
0:
1K
0J
1L
#960000
b0 #
0!
0f
04
05
#970000
1!
14
15
1#!
1a!
1`!
0v
0u
0s
1q
1]
0\
1X
0W
1d
1`
1b
1m
0k
1j
1o
1^
0]
1Y
0m
1k
0o
1r
1_
0^
1Z
0b
1m
0n
1c
0_
1[
0`
1b
0l
0c
1\
0d
1`
0j
1]
1d
0k
1^
0m
1_
0b
1c
0`
0d
#980000
b1 #
0!
1f
04
05
#990000
1!
14
15
1"!
0#!
1v
1u
1s
0q
0c
0_
0^
0]
0Y
0X
1S
16
1d
1`
1b
1m
1k
1j
1l
1n
1o
0i
1w
0d
0`
0b
0m
0n
0o
0r
1u!
1o
#1000000
