// Seed: 1558032625
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    output supply0 id_8,
    output supply1 id_9
);
  wire id_11;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    output wire id_3,
    output tri  id_4
);
  id_6 :
  assert property (@(posedge -1) -1)
  else $clog2(74);
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_3,
      id_1
  );
endmodule
