INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dirkt/Documents/School/Project Lab 1/project-lab-1/code/Vivaldo Projects/BAYSYS3_Program/BAYSYS3_Program.srcs/sim_1/new/sevenseg_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_controller_tb
