INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/shumaguan/shumaguan.srcs/sources_1/new/seg_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/shumaguan/shumaguan.srcs/sources_1/new/seg_scan.v:20]
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [C:/Users/Administrator/Desktop/zfzdr/shumaguan/shumaguan.srcs/sources_1/new/seg_scan.v:70]
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [C:/Users/Administrator/Desktop/zfzdr/shumaguan/shumaguan.srcs/sources_1/new/seg_scan.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/shumaguan/shumaguan.srcs/sim_1/new/shumaguan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shumaguan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/shumaguan/shumaguan.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
