Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,LSRAM 18K,Math (18x18),Chip Globals,PLL
PF_CCC_0/Primitives,0,0,0,0,0,0,0,0,1,1
PROC_SUBSYSTEM_0/AXI_GLUE_LOGIC_0/Primitives,16,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAHBTOAPB3_0/CAHBtoAPB3I0l/Primitives,33,80,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAHBTOAPB3_0/CAHBtoAPB3O0l/Primitives,2,2,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAHBTOAPB3_0/CAHBtoAPB3lll/Primitives,30,9,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_AHBMasterCtrl/Primitives,441,123,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_AXIOutReg/Primitives,0,71,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_AXISlaveCtrl/Primitives,300,62,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,4,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,36,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_rdFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_rdFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_rdFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_rdFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_rdFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_rdFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_wrFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_0/U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_AHBMasterCtrl/Primitives,463,135,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_AXIOutReg/Primitives,0,69,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_AXISlaveCtrl/Primitives,317,73,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,4,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,36,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_rdFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_rdFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_rdFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_rdFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_rdFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_rdFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_wrFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREAXITOAHBL_1/U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/COREJTAGDEBUG_0/Primitives,0,0,0,0,0,0,0,0,2,0
PROC_SUBSYSTEM_0/COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/Primitives,92,16,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/Primitives,244,324,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/data/Primitives,8,0,144,144,0,0,4,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/dataArb/Primitives,115,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/fq/Primitives,114,4,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/Primitives,66,8,36,36,0,0,1,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/T_1676_0_T_1676_0_0_0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/T_1676_0_T_1676_0_0_0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/T_1676_0_T_1676_0_0_0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/T_1676_0_T_1676_0_0_0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/metaReadArb/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/tlb/Primitives,15,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/Primitives,1245,441,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6999_1_T_6999_1_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6999_1_T_6999_1_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6999_1_T_6999_1_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6999_T_6999_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6999_T_6999_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6999_T_6999_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/alu/Primitives,488,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/bpu/Primitives,80,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/csr/Primitives,758,412,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/Primitives,383,119,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,2,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/Primitives,149,65,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/Primitives,320,172,180,180,0,0,5,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/tlb/Primitives,8,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/Primitives,353,106,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/ramMem_0_ramMem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/ramMem_0_ramMem_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/ramMem_1_ramMem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/ramMem_1_ramMem_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/ramMem_2_ramMem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/ramMem_2_ramMem_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/ramMem_ramMem_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/Primitives,45,10,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/gnt_arb/Primitives,51,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/roq/Primitives,20,4,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/roq/T_184_subblock_T_184_subblock_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/Primitives,214,69,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/Primitives,22,61,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/Primitives,171,129,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/Primitives,7,49,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Primitives,13,7,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_18_1/Primitives,4,26,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/Primitives,4,23,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/Primitives,8,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/ram_data_ram_data_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/ram_data_ram_data_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/ram_data_ram_data_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/ram_data_ram_data_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/ram_data_ram_data_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/ram_data_ram_data_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/ram_last_ram_last_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/Primitives,16,7,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/ram_data_ram_data_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/ram_data_ram_data_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/ram_data_ram_data_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/ram_data_ram_data_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/ram_data_ram_data_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/ram_data_ram_data_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_22_1/Primitives,2,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/Primitives,307,59,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/acq/Primitives,6,10,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/Primitives,13,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/gnt_arb/Primitives,312,7,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1/Primitives,9,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1/gnt_arb/Primitives,76,5,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/Primitives,19,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqArb/Primitives,124,5,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/Primitives,18,4,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/relRoq/Primitives,11,1,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/Primitives,57,10,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/gnt_arb/Primitives,16,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/roq/Primitives,18,2,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/roq/T_229_subblock_T_229_subblock_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_10_1/Primitives,6,37,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_11_1/Primitives,5,34,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/Primitives,14,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/ram_data_ram_data_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/ram_data_ram_data_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/ram_data_ram_data_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/ram_data_ram_data_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/ram_data_ram_data_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/ram_data_ram_data_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/ram_last_ram_last_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/Primitives,26,5,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_data_ram_data_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_data_ram_data_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_data_ram_data_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_data_ram_data_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_data_ram_data_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_data_ram_data_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_14_1/Primitives,2,2,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/Primitives,7,78,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_9_1/Primitives,7,169,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientTileLinkNetworkPort_1/Primitives,2,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/FinishQueue_1_1/Primitives,8,9,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/Primitives,11,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/Primitives,4,28,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_6_1/Primitives,3,1,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/Primitives,7,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/ram_header_src_ram_header_src_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/ram_payload_data_ram_payload_data_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/ram_payload_data_ram_payload_data_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/ram_payload_data_ram_payload_data_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/ram_payload_data_ram_payload_data_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/ram_payload_data_ram_payload_data_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/ram_payload_data_ram_payload_data_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/Primitives,11,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_header_dst_ram_header_dst_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_addr_block_ram_payload_addr_block_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_addr_block_ram_payload_addr_block_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_addr_block_ram_payload_addr_block_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_data_ram_payload_data_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_data_ram_payload_data_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_data_ram_payload_data_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_data_ram_payload_data_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_data_ram_payload_data_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/ram_payload_data_ram_payload_data_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/Primitives,7,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/ram_header_src_ram_header_src_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/ram_payload_data_ram_payload_data_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/ram_payload_data_ram_payload_data_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/ram_payload_data_ram_payload_data_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/ram_payload_data_ram_payload_data_0_3/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/ram_payload_data_ram_payload_data_0_4/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/ram_payload_data_ram_payload_data_0_5/Primitives,0,0,12,12,0,1,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_4/Primitives,2,77,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ackNet/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ackNet/arb/Primitives,9,2,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/Primitives,4,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/arb/Primitives,106,7,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/arb/Primitives,232,7,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/relNet/Primitives,1,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/relNet/arb/Primitives,25,7,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/mmioManager/Primitives,40,11,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/debugBusReqFifo/Primitives,51,98,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/debugBusRespFifo/Primitives,13,84,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORERISCV_AXI4_0/debugTransportModuleJtag0/Primitives,203,96,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORESYSSERVICES_PF_0/u_CoreSysServices_PF_APBS/Primitives,165,240,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORESYSSERVICES_PF_0/u_CoreSysServices_PF_Ctrl/Primitives,119,50,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORESYSSERVICES_PF_0/u_CoreSysServices_PF_Ctrl/u_MBXIF/Primitives,105,58,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORESYSSERVICES_PF_0/u_CoreSysServices_PF_Ctrl/u_ReqArbiter/Primitives,15,9,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CORESYSSERVICES_PF_0/u_CoreSysServices_PF_Ctrl/u_SSIIF/Primitives,11,23,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,51,31,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,4,1,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_0/matrix4x16/slavestage_1/Primitives,33,1,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/Primitives,26,13,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_1/matrix4x16/masterstage_0/Primitives,92,43,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_1/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_1/matrix4x16/slavestage_8/Primitives,38,1,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAHBLite_1/matrix4x16/slavestage_8/slave_arbiter/Primitives,18,3,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAPB3_0/Primitives,3,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreAPB3_0/u_mux_p_to_b3/Primitives,32,0,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreUARTapb_0/Primitives,27,24,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreUARTapb_0/uUART/Primitives,5,9,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreUARTapb_0/uUART/make_RX/Primitives,81,41,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/CoreUARTapb_0/uUART/make_TX/Primitives,28,21,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/Primitives,48,75,0,0,0,0,0,0,0,0
PROC_SUBSYSTEM_0/lsram_0/PF_TPSRAM_AHB_AXI_0/Primitives,378,0,18432,18432,0,0,512,0,0,0
Primitives/Primitives,2,0,0,0,10,0,0,0,1,0
led_blink_0/Primitives,28,27,0,0,0,0,0,0,0,0
reset_synchronizer_1/Primitives,1,4,0,0,0,0,0,0,1,0
