// Seed: 3706331266
module module_0 (
    id_1
);
  output wire id_1;
  supply1 id_2;
  wand id_3 = 1;
  generate
    assign id_2 = 1;
  endgenerate
  supply1 id_4 = id_3;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2,
    input logic id_3,
    input wire id_4,
    input logic id_5,
    output logic id_6,
    output logic id_7
);
  assign id_6 = id_5;
  assign id_7 = id_5;
  xor (id_0, id_2, id_9, id_3, id_4, id_10, id_1, id_5);
  string  id_9;
  supply0 id_10;
  assign id_9  = "";
  assign id_7  = 1'b0;
  assign id_7  = id_3;
  assign id_10 = 1;
  wire id_11;
  always @(*) begin
    id_6 <= 1;
  end
  module_0(
      id_11
  );
endmodule
