// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1714\sampleModel1714_1_sub\Mysubsystem_43.v
// Created: 2024-08-13 19:53:08
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_43
// Source Path: sampleModel1714_1_sub/Subsystem/Mysubsystem_43
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_43
          (clk,
           reset,
           enb,
           In1,
           Out1,
           Out2,
           Out3);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk165_out1;  // uint8
  reg [7:0] cfblk37_out1;  // uint8
  reg [8:0] cfblk37_div_temp;  // ufix9
  reg [8:0] cfblk37_t_0_0;  // ufix9


  cfblk165 u_cfblk165 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk165_out1)  // uint8
                       );

  always @(In1, cfblk165_out1) begin
    cfblk37_div_temp = 9'b000000000;
    cfblk37_t_0_0 = 9'b000000000;
    if (In1 == 8'b00000000) begin
      cfblk37_out1 = 8'b11111111;
    end
    else begin
      cfblk37_t_0_0 = {1'b0, cfblk165_out1};
      cfblk37_div_temp = cfblk37_t_0_0 / In1;
      if (cfblk37_div_temp[8] != 1'b0) begin
        cfblk37_out1 = 8'b11111111;
      end
      else begin
        cfblk37_out1 = cfblk37_div_temp[7:0];
      end
    end
  end



  assign Out1 = cfblk37_out1;

  assign Out2 = cfblk37_out1;

  assign Out3 = cfblk37_out1;

endmodule  // Mysubsystem_43

