

================================================================
== Synthesis Summary Report of 'gesummv'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 02:43:32 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        gesummv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ gesummv                            |     -|  0.40|     2520|  1.260e+04|         -|     2521|     -|        no|     -|  20 (~0%)|  17873 (~0%)|  9123 (~0%)|    -|
    | + gesummv_Pipeline_VITIS_LOOP_7_1   |     -|  2.35|       66|    330.000|         -|       66|     -|        no|     -|         -|      9 (~0%)|    52 (~0%)|    -|
    |  o VITIS_LOOP_7_1                   |     -|  3.65|       64|    320.000|         1|        1|    64|       yes|     -|         -|            -|           -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_13_2  |     -|  0.40|     2344|  1.172e+04|         -|     2344|     -|        no|     -|  12 (~0%)|  13076 (~0%)|  7814 (~0%)|    -|
    |  o VITIS_LOOP_13_2                  |    II|  3.65|     2342|  1.171e+04|       327|       32|    64|       yes|     -|         -|            -|           -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_21_4  |     -|  0.63|       75|    375.000|         -|       75|     -|        no|     -|         -|    194 (~0%)|    95 (~0%)|    -|
    |  o VITIS_LOOP_21_4                  |     -|  3.65|       73|    365.000|        11|        1|    64|       yes|     -|         -|            -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 12       |
| A_address1     | 12       |
| A_q0           | 32       |
| A_q1           | 32       |
| B_address0     | 12       |
| B_address1     | 12       |
| B_q0           | 32       |
| B_q1           | 32       |
| x_address0     | 6        |
| x_address1     | 6        |
| x_q0           | 32       |
| x_q1           | 32       |
| y_out_address0 | 6        |
| y_out_address1 | 6        |
| y_out_d0       | 32       |
| y_out_q0       | 32       |
| y_out_q1       | 32       |
+----------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| x        | in        | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| alpha    | alpha          | port    |          |
| beta     | beta           | port    |          |
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_q1           | port    |          |
| B        | B_address0     | port    | offset   |
| B        | B_ce0          | port    |          |
| B        | B_q0           | port    |          |
| B        | B_address1     | port    | offset   |
| B        | B_ce1          | port    |          |
| B        | B_q1           | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_q0           | port    |          |
| x        | x_address1     | port    | offset   |
| x        | x_ce1          | port    |          |
| x        | x_q1           | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_d0       | port    |          |
| y_out    | y_out_q0       | port    |          |
| y_out    | y_out_address1 | port    | offset   |
| y_out    | y_out_ce1      | port    |          |
| y_out    | y_out_q1       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + gesummv                            | 20  |        |          |      |         |         |
|  + gesummv_Pipeline_VITIS_LOOP_7_1   | 0   |        |          |      |         |         |
|    add_ln7_fu_84_p2                  | -   |        | add_ln7  | add  | fabric  | 0       |
|  + gesummv_Pipeline_VITIS_LOOP_13_2  | 12  |        |          |      |         |         |
|    add_ln13_fu_1935_p2               | -   |        | add_ln13 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_1    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_1   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_1   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_2   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_3    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_3   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_3   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_4   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_5    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_5   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_5   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_6   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_7    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_7   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_7   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_8   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_9    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_9   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_9   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_s   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_10   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_10  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_10  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_11  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_12   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_12  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_12  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_13  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_14   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_14  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_14  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_15  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_16   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_16  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_16  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_17  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_18   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_18  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_18  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_19  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_20   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_20  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_20  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_21  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_22   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_22  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_22  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_23  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_24   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_24  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_24  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_25  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_26   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_26  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_26  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_27  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_28   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_28  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_28  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_29  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_30   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_30  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add2_30  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_31   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_31  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_32   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_32   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_32  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_32  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_33   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_33  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_34   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_34   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_34  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_34  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_35   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_35  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_36   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_36   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_36  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_36  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_37   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_37  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_38   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_38   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_38  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_38  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_39   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_39  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_40   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_40   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_40  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_40  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_41   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_41  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_42   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_42   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_42  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_42  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_43   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_43  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_44   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_44   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_44  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_44  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_45   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_45  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_46   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_46   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_46  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_46  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_47   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_47  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_48   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_48   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_48  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_48  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_49   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_49  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_50   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_50   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_50  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_50  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_51   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_51  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_52   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_52   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_52  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_52  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_53   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_53  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_54   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_54   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_54  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_54  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_55   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_55  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_56   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_56   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_56  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_56  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_57   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_57  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_58   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_58   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_58  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_58  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_59   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_59  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_60   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_60   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_60  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_60  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_61   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_61  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_62   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add_62   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_62  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add2_62  | fadd | fulldsp | 4       |
|  + gesummv_Pipeline_VITIS_LOOP_21_4  | 0   |        |          |      |         |         |
|    add_ln21_fu_115_p2                | -   |        | add_ln21 | add  | fabric  | 0       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + gesummv | 0    | 0    |        |          |         |      |         |
|   tmp_U   | -    | -    |        | tmp      | ram_1p  | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

