Layer Pairs Export File for PCB: \\Files\users\rlobdill\Altum Projects\Sinistro\Clock Board\Clock Driver rev 4\175-00002 rev 4, PCB, Sinistro Clock Gen.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=175-00002 rev 4, pcb, sinistro clock gen-plated.txt|LayerPairs=gtl,gbl
