/* Register dumping
 *
 * Copyright (C) 2011 Google, Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/kernel.h>
#include <linux/io.h>

#include <mach/omap4_dump.h>

struct reginfo {
	const char *name;
	u32 addr;
};

static void regdump(const struct reginfo *regs, int n_regs)
{
	int i;
	u32 min_addr = ~0;
	u32 max_addr = 0;
	void __iomem *vaddr;

	for (i = 0; i < n_regs; i++) {
		if (regs[i].addr > max_addr)
			max_addr = regs[i].addr;
		if (regs[i].addr < min_addr)
			min_addr = regs[i].addr;
	}

	vaddr = ioremap(min_addr, max_addr - min_addr + 4);
	for (i = 0; i < n_regs; i++) {
		pr_info("	%-30s: 0x%08x\n", regs[i].name,
			__raw_readl(vaddr + (regs[i].addr - min_addr)));
	}
	iounmap(vaddr);
}
const struct reginfo regdata_all[] = {
};
void omap4_regdump_all(void) {
	pr_info("all:\n");
	regdump(regdata_all, ARRAY_SIZE(regdata_all));
	omap4_regdump_core_cm2();
	omap4_regdump_cam_prm();
	omap4_regdump_instr_prm();
	omap4_regdump_dsp_cm1();
	omap4_regdump_abe_cm1();
	omap4_regdump_emu_cm();
	omap4_regdump_cam_cm2();
	omap4_regdump_mpu_cm1();
	omap4_regdump_dsp_prm();
	omap4_regdump_instr_cm1();
	omap4_regdump_instr_cm2();
	omap4_regdump_device_prm();
	omap4_regdump_ckgen_prm();
	omap4_regdump_l3init_prm();
	omap4_regdump_abe_prm();
	omap4_regdump_always_on_prm();
	omap4_regdump_dss_prm();
	omap4_regdump_ckgen_cm1();
	omap4_regdump_ckgen_cm2();
	omap4_regdump_ivahd_cm2();
	omap4_regdump_dss_cm2();
	omap4_regdump_intrconn_socket_cm1();
	omap4_regdump_intrconn_socket_cm2();
	omap4_regdump_wkup_prm();
	omap4_regdump_intrconn_socket_prm();
	omap4_regdump_l4per_cm2();
	omap4_regdump_l3init_cm2();
	omap4_regdump_always_on_cm2();
	omap4_regdump_emu_prm();
	omap4_regdump_l4per_prm();
	omap4_regdump_ivahd_prm();
	omap4_regdump_sgx_prm();
	omap4_regdump_mpu_prm();
	omap4_regdump_sgx_cm2();
	omap4_regdump_wkup_cm();
	omap4_regdump_core_prm();
	omap4_regdump_restore_cm1();
	omap4_regdump_restore_cm2();
	omap4_regdump_scrm();
	omap4_regdump_sr_mpu();
	omap4_regdump_sr_iva();
	omap4_regdump_sr_core();
	omap4_regdump_cortexa9_socket_prcm();
	omap4_regdump_cortexa9_cpu0();
	omap4_regdump_cortexa9_cpu1();
	omap4_regdump_cortexa9_wugen();
	omap4_regdump_cortexa9_prm();
	omap4_regdump_scache_ctm();
	omap4_regdump_sys_pd();
	omap4_regdump_l1_scache();
	omap4_regdump_l2_scache();
	omap4_regdump_wugen();
	omap4_regdump_tptc0();
	omap4_regdump_tptc1();
	omap4_regdump_edm();
	omap4_regdump_sys_intc();
	omap4_regdump_tpcc();
	omap4_regdump_sysc();
	omap4_regdump_scache_mmu();
	omap4_regdump_calc3_ipgw_icont();
	omap4_regdump_calc3_ipgw_dsp();
	omap4_regdump_calc3_ipgw_l3interconnect();
	omap4_regdump_calc3_lse_icont();
	omap4_regdump_calc3_lse_dsp();
	omap4_regdump_calc3_lse_l3interconnect();
	omap4_regdump_calc3_mmr_icont();
	omap4_regdump_calc3_mmr_dsp();
	omap4_regdump_calc3_mmr_l3interconnect();
	omap4_regdump_calc3_bfsw_icont();
	omap4_regdump_calc3_bfsw_dsp();
	omap4_regdump_calc3_bfsw_l3interconnect();
	omap4_regdump_ecd3_mmr_icont();
	omap4_regdump_ecd3_mmr_dsp();
	omap4_regdump_ecd3_mmr_l3interconnect();
	omap4_regdump_ecd3_ipgw_icont();
	omap4_regdump_ecd3_ipgw_dsp();
	omap4_regdump_ecd3_ipgw_l3interconnect();
	omap4_regdump_ecd3_lse_icont();
	omap4_regdump_ecd3_lse_dsp();
	omap4_regdump_ecd3_lse_l3interconnect();
	omap4_regdump_ecd3_bfsw_icont();
	omap4_regdump_ecd3_bfsw_dsp();
	omap4_regdump_ecd3_bfsw_l3interconnect();
	omap4_regdump_sysctrl_icont();
	omap4_regdump_sysctrl_dsp();
	omap4_regdump_sysctrl_l3interconnect();
	omap4_regdump_icont1_cfg_icont();
	omap4_regdump_icont2_cfg_icont();
	omap4_regdump_icont1_cfg_dsp();
	omap4_regdump_icont2_cfg_dsp();
	omap4_regdump_icont1_cfg_l3interconnect();
	omap4_regdump_icont2_cfg_l3interconnect();
	omap4_regdump_icont1_dm_icont();
	omap4_regdump_icont2_dm_icont();
	omap4_regdump_icont1_dm_icontself_access();
	omap4_regdump_icont2_dm_icontself_access();
	omap4_regdump_icont1_dm_dsp();
	omap4_regdump_icont2_dm_dsp();
	omap4_regdump_icont1_dm_l3interconnect();
	omap4_regdump_icont2_dm_l3interconnect();
	omap4_regdump_icont1_sbh_icont();
	omap4_regdump_icont2_sbh_icont();
	omap4_regdump_icont1_sbh_icontself_access();
	omap4_regdump_icont2_sbh_icontself_access();
	omap4_regdump_icont1_sbh_dsp();
	omap4_regdump_icont2_sbh_dsp();
	omap4_regdump_icont1_sbh_l3interconnect();
	omap4_regdump_icont2_sbh_l3interconnect();
	omap4_regdump_icont1_irq_icont();
	omap4_regdump_icont2_irq_icont();
	omap4_regdump_icont1_irq_icontself_access();
	omap4_regdump_icont2_irq_icontself_access();
	omap4_regdump_icont1_irq_dsp();
	omap4_regdump_icont2_irq_dsp();
	omap4_regdump_icont1_irq_l3interconnect();
	omap4_regdump_icont2_irq_l3interconnect();
	omap4_regdump_vdma_icont();
	omap4_regdump_vdma_dsp();
	omap4_regdump_vdma_l3interconnect();
	omap4_regdump_ilf3_sb_icont();
	omap4_regdump_ime3_sb_icont();
	omap4_regdump_ilf3_sb_dsp();
	omap4_regdump_ime3_sb_dsp();
	omap4_regdump_ilf3_sb_l3interconnect();
	omap4_regdump_ime3_sb_l3interconnect();
	omap4_regdump_calc3_sb_icont();
	omap4_regdump_ipe3_sb_icont();
	omap4_regdump_mc3_sb_icont();
	omap4_regdump_ecd3_sb_icont();
	omap4_regdump_calc3_sb_dsp();
	omap4_regdump_ipe3_sb_dsp();
	omap4_regdump_mc3_sb_dsp();
	omap4_regdump_ecd3_sb_dsp();
	omap4_regdump_calc3_sb_l3interconnect();
	omap4_regdump_ipe3_sb_l3interconnect();
	omap4_regdump_mc3_sb_l3interconnect();
	omap4_regdump_ecd3_sb_l3interconnect();
	omap4_regdump_icont1_sb_icont();
	omap4_regdump_icont2_sb_icont();
	omap4_regdump_icont1_sb_dsp();
	omap4_regdump_icont2_sb_dsp();
	omap4_regdump_icont1_sb_l3interconnect();
	omap4_regdump_icont2_sb_l3interconnect();
	omap4_regdump_ipe3_lse_icont();
	omap4_regdump_mc3_lse_icont();
	omap4_regdump_ipe3_lse_dsp();
	omap4_regdump_mc3_lse_dsp();
	omap4_regdump_ipe3_lse_l3interconnect();
	omap4_regdump_mc3_lse_l3interconnect();
	omap4_regdump_ime3_icont();
	omap4_regdump_ime3_dsp();
	omap4_regdump_ime3_l3interconnect();
	omap4_regdump_ipe3_ipgw_icont();
	omap4_regdump_ipe3_ipgw_dsp();
	omap4_regdump_ipe3_ipgw_l3interconnect();
	omap4_regdump_ipe3_bfsw_icont();
	omap4_regdump_ipe3_bfsw_dsp();
	omap4_regdump_ipe3_bfsw_l3interconnect();
	omap4_regdump_ipe3_mmr_icont();
	omap4_regdump_ipe3_mmr_dsp();
	omap4_regdump_ipe3_mmr_l3interconnect();
	omap4_regdump_ilf3_icont();
	omap4_regdump_ilf3_dsp();
	omap4_regdump_ilf3_l3interconnect();
	omap4_regdump_mc3_ipgw_icont();
	omap4_regdump_mc3_ipgw_dsp();
	omap4_regdump_mc3_ipgw_l3interconnect();
	omap4_regdump_mc3_bfsw_icont();
	omap4_regdump_mc3_bfsw_dsp();
	omap4_regdump_mc3_bfsw_l3interconnect();
	omap4_regdump_mc3_mmr_icont();
	omap4_regdump_mc3_mmr_dsp();
	omap4_regdump_mc3_mmr_l3interconnect();
	omap4_regdump_cortexm3_wkup();
	omap4_regdump_cm3_rw_table();
	omap4_regdump_iss_top();
	omap4_regdump_iss_camerarx_core1();
	omap4_regdump_iss_camerarx_core2();
	omap4_regdump_iss_ccp2();
	omap4_regdump_iss_csi2_a_regs2();
	omap4_regdump_iss_csi2_b_regs2();
	omap4_regdump_iss_csi2_a_regs1();
	omap4_regdump_iss_csi2_b_regs1();
	omap4_regdump_iss_tctrl();
	omap4_regdump_iss_bte();
	omap4_regdump_iss_cbuff();
	omap4_regdump_iss_ipipeif();
	omap4_regdump_iss_isif();
	omap4_regdump_iss_resizer();
	omap4_regdump_iss_isp5_sys2();
	omap4_regdump_iss_h3a();
	omap4_regdump_iss_ipipe();
	omap4_regdump_iss_isp5_sys1();
	omap4_regdump_simcop_control_l3interconnect();
	omap4_regdump_simcop_control_cortex_m3();
	omap4_regdump_hwseq_l3interconnect();
	omap4_regdump_hwseq_cortex_m3();
	omap4_regdump_dma_l3interconnect();
	omap4_regdump_dma_cortex_m3();
	omap4_regdump_ldc_l3interconnect();
	omap4_regdump_ldc_cortex_m3();
	omap4_regdump_dct_l3interconnect();
	omap4_regdump_dct_cortex_m3();
	omap4_regdump_vlcdj_l3interconnect();
	omap4_regdump_vlcdj_cortex_m3();
	omap4_regdump_rot_l3interconnect();
	omap4_regdump_rot_cortex_m3();
	omap4_regdump_fdif();
	omap4_regdump_dss_l4_per();
	omap4_regdump_dss_l3();
	omap4_regdump_dispc_l4_per();
	omap4_regdump_dispc_l3();
	omap4_regdump_dsi1_pllctrl_l4_per();
	omap4_regdump_dsi2_pllctrl_l4_per();
	omap4_regdump_dsi1_pllctrl_l3();
	omap4_regdump_dsi2_pllctrl_l3();
	omap4_regdump_dsi1_phy_l4_per();
	omap4_regdump_dsi2_phy_l4_per();
	omap4_regdump_dsi1_phy_l3();
	omap4_regdump_dsi2_phy_l3();
	omap4_regdump_dsi1_protocol_engine_l4_per();
	omap4_regdump_dsi2_protocol_engine_l4_per();
	omap4_regdump_dsi1_protocol_engine_l3();
	omap4_regdump_dsi2_protocol_engine_l3();
	omap4_regdump_rfbi_l4_per();
	omap4_regdump_rfbi_l3();
	omap4_regdump_venc_l4_per();
	omap4_regdump_venc_l3();
	omap4_regdump_sgx();
	omap4_regdump_c2c_slave_niu_firewall();
	omap4_regdump_emif_firewall();
	omap4_regdump_clk2_clk2_targ_pwr_disc_clk1();
	omap4_regdump_clk1_host_clk1();
	omap4_regdump_clk2_host_clk2();
	omap4_regdump_clk3_host_clk3();
	omap4_regdump_debug_firewall();
	omap4_regdump_sgx_firewall();
	omap4_regdump_iss_firewall();
	omap4_regdump_dual_cortex_m3_firewall();
	omap4_regdump_dss_firewall();
	omap4_regdump_sl2_firewall();
	omap4_regdump_iva_hd_firewall();
	omap4_regdump_l4_abe_firewall();
	omap4_regdump_l3_ram_firewall();
	omap4_regdump_clk1_flagmux_clk1();
	omap4_regdump_clk2_flagmux_clk2();
	omap4_regdump_clk3_flagmux_clk3();
	omap4_regdump_clk3_statcoll_sdram();
	omap4_regdump_clk1_dmm1_targ();
	omap4_regdump_clk1_dmm2_targ();
	omap4_regdump_clk1_abe_targ();
	omap4_regdump_clk1_l4cfg_targ();
	omap4_regdump_clk2_gpmc_targ();
	omap4_regdump_clk2_ocmram_targ();
	omap4_regdump_clk2_dss_targ();
	omap4_regdump_clk2_iss_targ();
	omap4_regdump_clk2_cortexm3_targ();
	omap4_regdump_clk2_sgx_targ();
	omap4_regdump_clk2_ivahd_targ();
	omap4_regdump_clk2_sl2_targ();
	omap4_regdump_clk2_l4per0_targ();
	omap4_regdump_clk2_l4per1_targ();
	omap4_regdump_clk2_l4per2_targ();
	omap4_regdump_clk2_l4per3_targ();
	omap4_regdump_clk2_c2c_targ();
	omap4_regdump_clk3_l4emu_targ();
	omap4_regdump_clk1_rate_adapt_resp_32to128_clk1();
	omap4_regdump_clk2_rate_adapt_resp_32to128_clk2();
	omap4_regdump_clk3_statcoll_lat0();
	omap4_regdump_clk3_statcoll_lat1();
	omap4_regdump_c2c_master_niu_firewall();
	omap4_regdump_clk1_dss_bw_regulator();
	omap4_regdump_clk2_iss_bw_regulator();
	omap4_regdump_clk2_ivahd_bw_regulator();
	omap4_regdump_clk2_sgx_bw_regulator();
	omap4_regdump_gpmc_firewall();
	omap4_regdump_clk1_clk1_targ_pwr_disc_clk2();
	omap4_regdump_cfg_ap();
	omap4_regdump_per_ta_uart3();
	omap4_regdump_per_ta_gptimer2();
	omap4_regdump_per_ta_gptimer3();
	omap4_regdump_per_ta_gptimer4();
	omap4_regdump_per_ta_gptimer9();
	omap4_regdump_per_ta_dss();
	omap4_regdump_per_ta_gpio2();
	omap4_regdump_per_ta_gpio3();
	omap4_regdump_per_ta_gpio4();
	omap4_regdump_per_ta_gpio5();
	omap4_regdump_per_ta_gpio6();
	omap4_regdump_per_ta_i2c3();
	omap4_regdump_per_ta_uart1();
	omap4_regdump_per_ta_uart2();
	omap4_regdump_per_ta_uart4();
	omap4_regdump_per_ta_i2c1();
	omap4_regdump_per_ta_i2c2();
	omap4_regdump_per_ta_slimbus2();
	omap4_regdump_per_ta_elm();
	omap4_regdump_per_ta_gptimer10();
	omap4_regdump_per_ta_gptimer11();
	omap4_regdump_per_ta_mcbsp4();
	omap4_regdump_per_ta_mcspi1();
	omap4_regdump_per_ta_mcspi2();
	omap4_regdump_per_ta_hsmmc1();
	omap4_regdump_per_ta_hsmmc3();
	omap4_regdump_per_ta_hdq();
	omap4_regdump_per_ta_hsmmc2();
	omap4_regdump_per_ta_mcspi3();
	omap4_regdump_per_ta_mcspi4();
	omap4_regdump_per_ta_hsmmc4();
	omap4_regdump_per_ta_hsmmc5();
	omap4_regdump_per_ta_i2c4();
	omap4_regdump_cfg_ta_sysctrl_general_core();
	omap4_regdump_cfg_ta_cm1();
	omap4_regdump_cfg_ta_cm2();
	omap4_regdump_cfg_ta_sdma();
	omap4_regdump_cfg_ta_hsi();
	omap4_regdump_cfg_ta_sar_rom();
	omap4_regdump_cfg_ta_hsusbtll();
	omap4_regdump_cfg_ta_usbhosths();
	omap4_regdump_cfg_ta_dsp();
	omap4_regdump_cfg_ta_usbfs();
	omap4_regdump_cfg_ta_usbotghs();
	omap4_regdump_cfg_ta_usbphy();
	omap4_regdump_cfg_ta_sr1();
	omap4_regdump_cfg_ta_sr2();
	omap4_regdump_cfg_ta_sr3();
	omap4_regdump_cfg_ta_mailbox();
	omap4_regdump_cfg_ta_spinlock();
	omap4_regdump_cfg_ta_sysctrl_padconf_core();
	omap4_regdump_cfg_ta_facedetect();
	omap4_regdump_cfg_ta_emiffw();
	omap4_regdump_cfg_ta_gpmcfw();
	omap4_regdump_cfg_ta_ocmcramfw();
	omap4_regdump_cfg_ta_sgxfw();
	omap4_regdump_cfg_ta_issfw();
	omap4_regdump_cfg_ta_cortexm3fw();
	omap4_regdump_cfg_ta_dssfw();
	omap4_regdump_cfg_ta_sl2fw();
	omap4_regdump_cfg_ta_ivahdfw();
	omap4_regdump_cfg_ta_emussfw();
	omap4_regdump_cfg_ta_abefw();
	omap4_regdump_wkup_ta_32ktimer();
	omap4_regdump_wkup_ta_prm();
	omap4_regdump_wkup_ta_scrm();
	omap4_regdump_wkup_ta_sysctrl_general_wkup();
	omap4_regdump_wkup_ta_gpio1();
	omap4_regdump_wkup_ta_wdtimer2();
	omap4_regdump_wkup_ta_dm_timer1ms_1();
	omap4_regdump_wkup_ta_keyboard();
	omap4_regdump_wkup_ta_sysctrl_padconf_wkup();
	omap4_regdump_wkup_ta_sar_ram();
	omap4_regdump_cfg_ta_l4wkup();
	omap4_regdump_per_ia_0();
	omap4_regdump_cfg_ia_0();
	omap4_regdump_wkup_ia_0();
	omap4_regdump_per_ap();
	omap4_regdump_per_la();
	omap4_regdump_cfg_la();
	omap4_regdump_wkup_la();
	omap4_regdump_c2c();
	omap4_regdump_dmm();
	omap4_regdump_emif1();
	omap4_regdump_emif2();
	omap4_regdump_gpmc();
	omap4_regdump_elm();
	omap4_regdump_sdma();
	omap4_regdump_sysctrl_padconf_wkup();
	omap4_regdump_sysctrl_general_core();
	omap4_regdump_sysctrl_padconf_core();
	omap4_regdump_sysctrl_general_wkup();
	omap4_regdump_system_mailbox_l4_cfginterconnect();
	omap4_regdump_ivahd_mailbox_icont();
	omap4_regdump_ivahd_mailbox_dsp();
	omap4_regdump_ivahd_mailbox_l3interconnect();
	omap4_regdump_cortexm3_l2mmu();
	omap4_regdump_dsp_mmu();
	omap4_regdump_spinlock();
	omap4_regdump_gptimer5_dsp();
	omap4_regdump_gptimer6_dsp();
	omap4_regdump_gptimer7_dsp();
	omap4_regdump_gptimer8_dsp();
	omap4_regdump_gptimer5_cortex_a9();
	omap4_regdump_gptimer6_cortex_a9();
	omap4_regdump_gptimer7_cortex_a9();
	omap4_regdump_gptimer8_cortex_a9();
	omap4_regdump_gptimer3_l4interconnect();
	omap4_regdump_gptimer4_l4interconnect();
	omap4_regdump_gptimer9_l4interconnect();
	omap4_regdump_gptimer11_l4interconnect();
	omap4_regdump_gptimer5_l3interconnect();
	omap4_regdump_gptimer6_l3interconnect();
	omap4_regdump_gptimer7_l3interconnect();
	omap4_regdump_gptimer8_l3interconnect();
	omap4_regdump_gptimer2_l4interconnect();
	omap4_regdump_gptimer10_l4interconnect();
	omap4_regdump_gptimer1_l4interconnect();
	omap4_regdump_wdtimer3_dsp();
	omap4_regdump_wdtimer3_cortex_a9();
	omap4_regdump_wdtimer3_l3interconnect();
	omap4_regdump_wdtimer2_l4interconnect();
	omap4_regdump__32ktimer();
	omap4_regdump_ohci();
	omap4_regdump_ehci();
	omap4_regdump_hsusbhost();
	omap4_regdump_usbtllhs_config();
	omap4_regdump_usbtllhs_ulpi();
	omap4_regdump_hsusbotg();
	omap4_regdump_usbphy();
	omap4_regdump_usbfshost();
	omap4_regdump_i2c3();
	omap4_regdump_i2c1();
	omap4_regdump_i2c2();
	omap4_regdump_i2c4();
	omap4_regdump_hdq_1_wire();
	omap4_regdump_uart3();
	omap4_regdump_uart1();
	omap4_regdump_uart2();
	omap4_regdump_uart4();
	omap4_regdump_mcspi1();
	omap4_regdump_mcspi2();
	omap4_regdump_mcspi3();
	omap4_regdump_mcspi4();
	omap4_regdump_mcbsp1_dsp();
	omap4_regdump_mcbsp2_dsp();
	omap4_regdump_mcbsp3_dsp();
	omap4_regdump_mcbsp1_cortex_a9();
	omap4_regdump_mcbsp2_cortex_a9();
	omap4_regdump_mcbsp3_cortex_a9();
	omap4_regdump_mcbsp4_l4_perinterconnect();
	omap4_regdump_mcbsp1_l3interconnect();
	omap4_regdump_mcbsp2_l3interconnect();
	omap4_regdump_mcbsp3_l3interconnect();
	omap4_regdump_mcpdm_dsp();
	omap4_regdump_mcpdm_cortex_a9();
	omap4_regdump_mcpdm_l3interconnect();
	omap4_regdump_dmic_dsp();
	omap4_regdump_dmic_cortex_a9();
	omap4_regdump_dmic_l3interconnect();
	omap4_regdump_mcasp_dsp();
	omap4_regdump_mcasp_cortex_a9();
	omap4_regdump_mcasp_l3interconnect();
	omap4_regdump_slimbus2_l3interconnect();
	omap4_regdump_slimbus1_dsp();
	omap4_regdump_slimbus1_cortex_a9();
	omap4_regdump_slimbus1_l3interconnect();
	omap4_regdump_mmchs1();
	omap4_regdump_mmchs2();
	omap4_regdump_mmchs3();
	omap4_regdump_mmchs4();
	omap4_regdump_mmchs5();
	omap4_regdump_gpio2();
	omap4_regdump_gpio3();
	omap4_regdump_gpio4();
	omap4_regdump_gpio5();
	omap4_regdump_gpio6();
	omap4_regdump_gpio1();
	omap4_regdump_keyboard_controller();
	omap4_regdump_hsi_top();
	omap4_regdump_hsi_ports();
	omap4_regdump_hsi_dma_channels();
}

const struct reginfo regdata_core_cm2[] = {
	{"CM_L3_1_CLKSTCTRL", 0x4a008700},
	{"CM_L3_1_DYNAMICDEP", 0x4a008708},
	{"CM_L3_1_L3_1_CLKCTRL", 0x4a008720},
	{"CM_L3_2_CLKSTCTRL", 0x4a008800},
	{"CM_L3_2_DYNAMICDEP", 0x4a008808},
	{"CM_L3_2_L3_2_CLKCTRL", 0x4a008820},
	{"CM_L3_2_GPMC_CLKCTRL", 0x4a008828},
	{"CM_L3_2_OCMC_RAM_CLKCTRL", 0x4a008830},
	{"CM_MPU_M3_CLKSTCTRL", 0x4a008900},
	{"CM_MPU_M3_STATICDEP", 0x4a008904},
	{"CM_MPU_M3_DYNAMICDEP", 0x4a008908},
	{"CM_MPU_M3_MPU_M3_CLKCTRL", 0x4a008920},
	{"CM_SDMA_CLKSTCTRL", 0x4a008a00},
	{"CM_SDMA_STATICDEP", 0x4a008a04},
	{"CM_SDMA_DYNAMICDEP", 0x4a008a08},
	{"CM_SDMA_SDMA_CLKCTRL", 0x4a008a20},
	{"CM_MEMIF_CLKSTCTRL", 0x4a008b00},
	{"CM_MEMIF_DMM_CLKCTRL", 0x4a008b20},
	{"CM_MEMIF_EMIF_FW_CLKCTRL", 0x4a008b28},
	{"CM_MEMIF_EMIF_1_CLKCTRL", 0x4a008b30},
	{"CM_MEMIF_EMIF_2_CLKCTRL", 0x4a008b38},
	{"CM_MEMIF_DLL_CLKCTRL", 0x4a008b40},
	{"CM_C2C_CLKSTCTRL", 0x4a008c00},
	{"CM_C2C_STATICDEP", 0x4a008c04},
	{"CM_C2C_DYNAMICDEP", 0x4a008c08},
	{"CM_C2C_C2C_CLKCTRL", 0x4a008c20},
	{"CM_C2C_C2C_FW_CLKCTRL", 0x4a008c30},
	{"CM_L4CFG_CLKSTCTRL", 0x4a008d00},
	{"CM_L4CFG_DYNAMICDEP", 0x4a008d08},
	{"CM_L4CFG_L4_CFG_CLKCTRL", 0x4a008d20},
	{"CM_L4CFG_SPINLOCK_CLKCTRL", 0x4a008d28},
	{"CM_L4CFG_MAILBOX_CLKCTRL", 0x4a008d30},
	{"CM_L4CFG_SAR_ROM_CLKCTRL", 0x4a008d38},
	{"CM_L3INSTR_CLKSTCTRL", 0x4a008e00},
	{"CM_L3INSTR_L3_3_CLKCTRL", 0x4a008e20},
	{"CM_L3INSTR_L3_INSTR_CLKCTRL", 0x4a008e28},
	{"CM_L3INSTR_OCP_WP1_CLKCTRL", 0x4a008e40},
};
void omap4_regdump_core_cm2(void) {
	pr_info("core_cm2:\n");
	regdump(regdata_core_cm2, ARRAY_SIZE(regdata_core_cm2));
}

const struct reginfo regdata_cam_prm[] = {
	{"PM_CAM_PWRSTCTRL", 0x4a307000},
	{"PM_CAM_PWRSTST", 0x4a307004},
	{"RM_CAM_ISS_CONTEXT", 0x4a307024},
	{"RM_CAM_FDIF_CONTEXT", 0x4a30702c},
};
void omap4_regdump_cam_prm(void) {
	pr_info("cam_prm:\n");
	regdump(regdata_cam_prm, ARRAY_SIZE(regdata_cam_prm));
}

const struct reginfo regdata_instr_prm[] = {
	{"PMI_IDENTICATION", 0x4a307f00},
	{"PMI_SYS_CONFIG", 0x4a307f10},
	{"PMI_STATUS", 0x4a307f14},
	{"PMI_CONFIGURATION", 0x4a307f24},
	{"PMI_CLASS_FILTERING", 0x4a307f28},
	{"PMI_TRIGGERING", 0x4a307f2c},
	{"PMI_SAMPLING", 0x4a307f30},
};
void omap4_regdump_instr_prm(void) {
	pr_info("instr_prm:\n");
	regdump(regdata_instr_prm, ARRAY_SIZE(regdata_instr_prm));
}

const struct reginfo regdata_dsp_cm1[] = {
	{"CM_DSP_CLKSTCTRL", 0x4a004400},
	{"CM_DSP_STATICDEP", 0x4a004404},
	{"CM_DSP_DYNAMICDEP", 0x4a004408},
	{"CM_DSP_DSP_CLKCTRL", 0x4a004420},
};
void omap4_regdump_dsp_cm1(void) {
	pr_info("dsp_cm1:\n");
	regdump(regdata_dsp_cm1, ARRAY_SIZE(regdata_dsp_cm1));
}

const struct reginfo regdata_abe_cm1[] = {
	{"CM1_ABE_CLKSTCTRL", 0x4a004500},
	{"CM1_ABE_L4ABE_CLKCTRL", 0x4a004520},
	{"CM1_ABE_AESS_CLKCTRL", 0x4a004528},
	{"CM1_ABE_PDM_CLKCTRL", 0x4a004530},
	{"CM1_ABE_DMIC_CLKCTRL", 0x4a004538},
	{"CM1_ABE_MCASP_CLKCTRL", 0x4a004540},
	{"CM1_ABE_MCBSP1_CLKCTRL", 0x4a004548},
	{"CM1_ABE_MCBSP2_CLKCTRL", 0x4a004550},
	{"CM1_ABE_MCBSP3_CLKCTRL", 0x4a004558},
	{"CM1_ABE_SLIMBUS_CLKCTRL", 0x4a004560},
	{"CM1_ABE_GPTIMER5_CLKCTRL", 0x4a004568},
	{"CM1_ABE_GPTIMER6_CLKCTRL", 0x4a004570},
	{"CM1_ABE_GPTIMER7_CLKCTRL", 0x4a004578},
	{"CM1_ABE_GPTIMER8_CLKCTRL", 0x4a004580},
	{"CM1_ABE_WDTIMER3_CLKCTRL", 0x4a004588},
};
void omap4_regdump_abe_cm1(void) {
	pr_info("abe_cm1:\n");
	regdump(regdata_abe_cm1, ARRAY_SIZE(regdata_abe_cm1));
}

const struct reginfo regdata_emu_cm[] = {
	{"CM_EMU_CLKSTCTRL", 0x4a307a00},
	{"CM_EMU_DYNAMICDEP", 0x4a307a08},
	{"CM_EMU_DEBUGSS_CLKCTRL", 0x4a307a20},
};
void omap4_regdump_emu_cm(void) {
	pr_info("emu_cm:\n");
	regdump(regdata_emu_cm, ARRAY_SIZE(regdata_emu_cm));
}

const struct reginfo regdata_cam_cm2[] = {
	{"CM_CAM_CLKSTCTRL", 0x4a009000},
	{"CM_CAM_STATICDEP", 0x4a009004},
	{"CM_CAM_DYNAMICDEP", 0x4a009008},
	{"CM_CAM_ISS_CLKCTRL", 0x4a009020},
	{"CM_CAM_FDIF_CLKCTRL", 0x4a009028},
};
void omap4_regdump_cam_cm2(void) {
	pr_info("cam_cm2:\n");
	regdump(regdata_cam_cm2, ARRAY_SIZE(regdata_cam_cm2));
}

const struct reginfo regdata_mpu_cm1[] = {
	{"CM_MPU_CLKSTCTRL", 0x4a004300},
	{"CM_MPU_STATICDEP", 0x4a004304},
	{"CM_MPU_DYNAMICDEP", 0x4a004308},
	{"CM_MPU_MPU_CLKCTRL", 0x4a004320},
};
void omap4_regdump_mpu_cm1(void) {
	pr_info("mpu_cm1:\n");
	regdump(regdata_mpu_cm1, ARRAY_SIZE(regdata_mpu_cm1));
}

const struct reginfo regdata_dsp_prm[] = {
	{"PM_DSP_PWRSTCTRL", 0x4a306400},
	{"PM_DSP_PWRSTST", 0x4a306404},
	{"RM_DSP_RSTCTRL", 0x4a306410},
	{"RM_DSP_RSTST", 0x4a306414},
	{"RM_DSP_DSP_CONTEXT", 0x4a306424},
};
void omap4_regdump_dsp_prm(void) {
	pr_info("dsp_prm:\n");
	regdump(regdata_dsp_prm, ARRAY_SIZE(regdata_dsp_prm));
}

const struct reginfo regdata_instr_cm1[] = {
	{"CMI_IDENTICATION", 0x4a004f00},
	{"CMI_SYS_CONFIG", 0x4a004f10},
	{"CMI_STATUS", 0x4a004f14},
	{"CMI_CONFIGURATION", 0x4a004f24},
	{"CMI_CLASS_FILTERING", 0x4a004f28},
	{"CMI_TRIGGERING", 0x4a004f2c},
	{"CMI_SAMPLING", 0x4a004f30},
};
void omap4_regdump_instr_cm1(void) {
	pr_info("instr_cm1:\n");
	regdump(regdata_instr_cm1, ARRAY_SIZE(regdata_instr_cm1));
}

const struct reginfo regdata_instr_cm2[] = {
	{"CMI_IDENTICATION", 0x4a009f00},
	{"CMI_SYS_CONFIG", 0x4a009f10},
	{"CMI_STATUS", 0x4a009f14},
	{"CMI_CONFIGURATION", 0x4a009f24},
	{"CMI_CLASS_FILTERING", 0x4a009f28},
	{"CMI_TRIGGERING", 0x4a009f2c},
	{"CMI_SAMPLING", 0x4a009f30},
};
void omap4_regdump_instr_cm2(void) {
	pr_info("instr_cm2:\n");
	regdump(regdata_instr_cm2, ARRAY_SIZE(regdata_instr_cm2));
}

const struct reginfo regdata_device_prm[] = {
	{"PRM_RSTCTRL", 0x4a307b00},
	{"PRM_RSTST", 0x4a307b04},
	{"PRM_RSTTIME", 0x4a307b08},
	{"PRM_CLKREQCTRL", 0x4a307b0c},
	{"PRM_VOLTCTRL", 0x4a307b10},
	{"PRM_PWRREQCTRL", 0x4a307b14},
	{"PRM_PSCON_COUNT", 0x4a307b18},
	{"PRM_IO_COUNT", 0x4a307b1c},
	{"PRM_IO_PMCTRL", 0x4a307b20},
	{"PRM_VOLTSETUP_WARMRESET", 0x4a307b24},
	{"PRM_VOLTSETUP_CORE_OFF", 0x4a307b28},
	{"PRM_VOLTSETUP_MPU_OFF", 0x4a307b2c},
	{"PRM_VOLTSETUP_IVA_OFF", 0x4a307b30},
	{"PRM_VOLTSETUP_CORE_RET_SLEEP", 0x4a307b34},
	{"PRM_VOLTSETUP_MPU_RET_SLEEP", 0x4a307b38},
	{"PRM_VOLTSETUP_IVA_RET_SLEEP", 0x4a307b3c},
	{"PRM_VP_CORE_CONFIG", 0x4a307b40},
	{"PRM_VP_CORE_STATUS", 0x4a307b44},
	{"PRM_VP_CORE_VLIMITTO", 0x4a307b48},
	{"PRM_VP_CORE_VOLTAGE", 0x4a307b4c},
	{"PRM_VP_CORE_VSTEPMAX", 0x4a307b50},
	{"PRM_VP_CORE_VSTEPMIN", 0x4a307b54},
	{"PRM_VP_MPU_CONFIG", 0x4a307b58},
	{"PRM_VP_MPU_STATUS", 0x4a307b5c},
	{"PRM_VP_MPU_VLIMITTO", 0x4a307b60},
	{"PRM_VP_MPU_VOLTAGE", 0x4a307b64},
	{"PRM_VP_MPU_VSTEPMAX", 0x4a307b68},
	{"PRM_VP_MPU_VSTEPMIN", 0x4a307b6c},
	{"PRM_VP_IVA_CONFIG", 0x4a307b70},
	{"PRM_VP_IVA_STATUS", 0x4a307b74},
	{"PRM_VP_IVA_VLIMITTO", 0x4a307b78},
	{"PRM_VP_IVA_VOLTAGE", 0x4a307b7c},
	{"PRM_VP_IVA_VSTEPMAX", 0x4a307b80},
	{"PRM_VP_IVA_VSTEPMIN", 0x4a307b84},
	{"PRM_VC_SMPS_SA", 0x4a307b88},
	{"PRM_VC_VAL_SMPS_RA_VOL", 0x4a307b8c},
	{"PRM_VC_VAL_SMPS_RA_CMD", 0x4a307b90},
	{"PRM_VC_VAL_CMD_VDD_CORE_L", 0x4a307b94},
	{"PRM_VC_VAL_CMD_VDD_MPU_L", 0x4a307b98},
	{"PRM_VC_VAL_CMD_VDD_IVA_L", 0x4a307b9c},
	{"PRM_VC_VAL_BYPASS", 0x4a307ba0},
	{"PRM_VC_CFG_CHANNEL", 0x4a307ba4},
	{"PRM_VC_CFG_I2C_MODE", 0x4a307ba8},
	{"PRM_VC_CFG_I2C_CLK", 0x4a307bac},
	{"PRM_SRAM_COUNT", 0x4a307bb0},
	{"PRM_SRAM_WKUP_SETUP", 0x4a307bb4},
	{"PRM_LDO_SRAM_CORE_SETUP", 0x4a307bb8},
	{"PRM_LDO_SRAM_CORE_CTRL", 0x4a307bbc},
	{"PRM_LDO_SRAM_MPU_SETUP", 0x4a307bc0},
	{"PRM_LDO_SRAM_MPU_CTRL", 0x4a307bc4},
	{"PRM_LDO_SRAM_IVA_SETUP", 0x4a307bc8},
	{"PRM_LDO_SRAM_IVA_CTRL", 0x4a307bcc},
	{"PRM_LDO_ABB_MPU_SETUP", 0x4a307bd0},
	{"PRM_LDO_ABB_MPU_CTRL", 0x4a307bd4},
	{"PRM_LDO_ABB_IVA_SETUP", 0x4a307bd8},
	{"PRM_LDO_ABB_IVA_CTRL", 0x4a307bdc},
	{"PRM_LDO_BANDGAP_SETUP", 0x4a307be0},
	{"PRM_DEVICE_OFF_CTRL", 0x4a307be4},
	{"PRM_PHASE1_CNDP", 0x4a307be8},
	{"PRM_PHASE2A_CNDP", 0x4a307bec},
	{"PRM_PHASE2B_CNDP", 0x4a307bf0},
	{"PRM_VC_ERRST", 0x4a307bf8},
};
void omap4_regdump_device_prm(void) {
	pr_info("device_prm:\n");
	regdump(regdata_device_prm, ARRAY_SIZE(regdata_device_prm));
}

const struct reginfo regdata_ckgen_prm[] = {
	{"CM_ABE_DSS_SYS_CLKSEL", 0x4a306100},
	{"CM_L4_WKUP_CLKSEL", 0x4a306108},
	{"CM_ABE_PLL_REF_CLKSEL", 0x4a30610c},
	{"CM_SYS_CLKSEL", 0x4a306110},
};
void omap4_regdump_ckgen_prm(void) {
	pr_info("ckgen_prm:\n");
	regdump(regdata_ckgen_prm, ARRAY_SIZE(regdata_ckgen_prm));
}

const struct reginfo regdata_l3init_prm[] = {
	{"PM_L3INIT_PWRSTCTRL", 0x4a307300},
	{"PM_L3INIT_PWRSTST", 0x4a307304},
	{"PM_L3INIT_MMC1_WKDEP", 0x4a307328},
	{"RM_L3INIT_MMC1_CONTEXT", 0x4a30732c},
	{"PM_L3INIT_MMC2_WKDEP", 0x4a307330},
	{"RM_L3INIT_MMC2_CONTEXT", 0x4a307334},
	{"PM_L3INIT_HSI_WKDEP", 0x4a307338},
	{"RM_L3INIT_HSI_CONTEXT", 0x4a30733c},
	{"PM_L3INIT_HSUSBHOST_WKDEP", 0x4a307358},
	{"RM_L3INIT_HSUSBHOST_CONTEXT", 0x4a30735c},
	{"PM_L3INIT_HSUSBOTG_WKDEP", 0x4a307360},
	{"RM_L3INIT_HSUSBOTG_CONTEXT", 0x4a307364},
	{"PM_L3INIT_HSUSBTLL_WKDEP", 0x4a307368},
	{"RM_L3INIT_HSUSBTLL_CONTEXT", 0x4a30736c},
	{"PM_L3INIT_FSUSB_WKDEP", 0x4a3073d0},
	{"RM_L3INIT_FSUSB_CONTEXT", 0x4a3073d4},
	{"RM_L3INIT_USBPHY_CONTEXT", 0x4a3073e4},
};
void omap4_regdump_l3init_prm(void) {
	pr_info("l3init_prm:\n");
	regdump(regdata_l3init_prm, ARRAY_SIZE(regdata_l3init_prm));
}

const struct reginfo regdata_abe_prm[] = {
	{"PM_ABE_PWRSTCTRL", 0x4a306500},
	{"PM_ABE_PWRSTST", 0x4a306504},
	{"RM_ABE_AESS_CONTEXT", 0x4a30652c},
	{"PM_ABE_PDM_WKDEP", 0x4a306530},
	{"RM_ABE_PDM_CONTEXT", 0x4a306534},
	{"PM_ABE_DMIC_WKDEP", 0x4a306538},
	{"RM_ABE_DMIC_CONTEXT", 0x4a30653c},
	{"PM_ABE_MCASP_WKDEP", 0x4a306540},
	{"RM_ABE_MCASP_CONTEXT", 0x4a306544},
	{"PM_ABE_MCBSP1_WKDEP", 0x4a306548},
	{"RM_ABE_MCBSP1_CONTEXT", 0x4a30654c},
	{"PM_ABE_MCBSP2_WKDEP", 0x4a306550},
	{"RM_ABE_MCBSP2_CONTEXT", 0x4a306554},
	{"PM_ABE_MCBSP3_WKDEP", 0x4a306558},
	{"RM_ABE_MCBSP3_CONTEXT", 0x4a30655c},
	{"PM_ABE_SLIMBUS_WKDEP", 0x4a306560},
	{"RM_ABE_SLIMBUS_CONTEXT", 0x4a306564},
	{"PM_ABE_GPTIMER5_WKDEP", 0x4a306568},
	{"RM_ABE_GPTIMER5_CONTEXT", 0x4a30656c},
	{"PM_ABE_GPTIMER6_WKDEP", 0x4a306570},
	{"RM_ABE_GPTIMER6_CONTEXT", 0x4a306574},
	{"PM_ABE_GPTIMER7_WKDEP", 0x4a306578},
	{"RM_ABE_GPTIMER7_CONTEXT", 0x4a30657c},
	{"PM_ABE_GPTIMER8_WKDEP", 0x4a306580},
	{"RM_ABE_GPTIMER8_CONTEXT", 0x4a306584},
	{"PM_ABE_WDTIMER3_WKDEP", 0x4a306588},
	{"RM_ABE_WDTIMER3_CONTEXT", 0x4a30658c},
};
void omap4_regdump_abe_prm(void) {
	pr_info("abe_prm:\n");
	regdump(regdata_abe_prm, ARRAY_SIZE(regdata_abe_prm));
}

const struct reginfo regdata_always_on_prm[] = {
	{"PM_ALWON_SR_MPU_WKDEP", 0x4a306628},
	{"RM_ALWON_SR_MPU_CONTEXT", 0x4a30662c},
	{"PM_ALWON_SR_IVA_WKDEP", 0x4a306630},
	{"RM_ALWON_SR_IVA_CONTEXT", 0x4a306634},
	{"PM_ALWON_SR_CORE_WKDEP", 0x4a306638},
	{"RM_ALWON_SR_CORE_CONTEXT", 0x4a30663c},
};
void omap4_regdump_always_on_prm(void) {
	pr_info("always_on_prm:\n");
	regdump(regdata_always_on_prm, ARRAY_SIZE(regdata_always_on_prm));
}

const struct reginfo regdata_dss_prm[] = {
	{"PM_DSS_PWRSTCTRL", 0x4a307100},
	{"PM_DSS_PWRSTST", 0x4a307104},
	{"PM_DSS_DSS_WKDEP", 0x4a307120},
	{"RM_DSS_DSS_CONTEXT", 0x4a307124},
};
void omap4_regdump_dss_prm(void) {
	pr_info("dss_prm:\n");
	regdump(regdata_dss_prm, ARRAY_SIZE(regdata_dss_prm));
}

const struct reginfo regdata_ckgen_cm1[] = {
	{"CM_CLKSEL_CORE", 0x4a004100},
	{"CM_CLKSEL_ABE", 0x4a004108},
	{"CM_DLL_CTRL", 0x4a004110},
	{"CM_CLKMODE_DPLL_CORE", 0x4a004120},
	{"CM_IDLEST_DPLL_CORE", 0x4a004124},
	{"CM_AUTOIDLE_DPLL_CORE", 0x4a004128},
	{"CM_CLKSEL_DPLL_CORE", 0x4a00412c},
	{"CM_DIV_M2_DPLL_CORE", 0x4a004130},
	{"CM_DIV_M3_DPLL_CORE", 0x4a004134},
	{"CM_DIV_M4_DPLL_CORE", 0x4a004138},
	{"CM_DIV_M5_DPLL_CORE", 0x4a00413c},
	{"CM_DIV_M6_DPLL_CORE", 0x4a004140},
	{"CM_DIV_M7_DPLL_CORE", 0x4a004144},
	{"CM_SSC_DELTAMSTEP_DPLL_CORE", 0x4a004148},
	{"CM_SSC_MODFREQDIV_DPLL_CORE", 0x4a00414c},
	{"CM_EMU_OVERRIDE_DPLL_CORE", 0x4a004150},
	{"CM_CLKMODE_DPLL_MPU", 0x4a004160},
	{"CM_IDLEST_DPLL_MPU", 0x4a004164},
	{"CM_AUTOIDLE_DPLL_MPU", 0x4a004168},
	{"CM_CLKSEL_DPLL_MPU", 0x4a00416c},
	{"CM_DIV_M2_DPLL_MPU", 0x4a004170},
	{"CM_SSC_DELTAMSTEP_DPLL_MPU", 0x4a004188},
	{"CM_SSC_MODFREQDIV_DPLL_MPU", 0x4a00418c},
	{"CM_BYPCLK_DPLL_MPU", 0x4a00419c},
	{"CM_CLKMODE_DPLL_IVA", 0x4a0041a0},
	{"CM_IDLEST_DPLL_IVA", 0x4a0041a4},
	{"CM_AUTOIDLE_DPLL_IVA", 0x4a0041a8},
	{"CM_CLKSEL_DPLL_IVA", 0x4a0041ac},
	{"CM_DIV_M4_DPLL_IVA", 0x4a0041b8},
	{"CM_DIV_M5_DPLL_IVA", 0x4a0041bc},
	{"CM_SSC_DELTAMSTEP_DPLL_IVA", 0x4a0041c8},
	{"CM_SSC_MODFREQDIV_DPLL_IVA", 0x4a0041cc},
	{"CM_BYPCLK_DPLL_IVA", 0x4a0041dc},
	{"CM_CLKMODE_DPLL_ABE", 0x4a0041e0},
	{"CM_IDLEST_DPLL_ABE", 0x4a0041e4},
	{"CM_AUTOIDLE_DPLL_ABE", 0x4a0041e8},
	{"CM_CLKSEL_DPLL_ABE", 0x4a0041ec},
	{"CM_DIV_M2_DPLL_ABE", 0x4a0041f0},
	{"CM_DIV_M3_DPLL_ABE", 0x4a0041f4},
	{"CM_SSC_DELTAMSTEP_DPLL_ABE", 0x4a004208},
	{"CM_SSC_MODFREQDIV_DPLL_ABE", 0x4a00420c},
	{"CM_SHADOW_FREQ_CONFIG1", 0x4a004260},
	{"CM_SHADOW_FREQ_CONFIG2", 0x4a004264},
	{"CM_DYN_DEP_PRESCAL", 0x4a004270},
	{"CM_RESTORE_ST", 0x4a004280},
};
void omap4_regdump_ckgen_cm1(void) {
	pr_info("ckgen_cm1:\n");
	regdump(regdata_ckgen_cm1, ARRAY_SIZE(regdata_ckgen_cm1));
}

const struct reginfo regdata_ckgen_cm2[] = {
	{"CM_CLKSEL_MPU_M3_ISS_ROOT", 0x4a008100},
	{"CM_CLKSEL_USB_60MHZ", 0x4a008104},
	{"CM_SCALE_FCLK", 0x4a008108},
	{"CM_CORE_DVFS_PERF1", 0x4a008110},
	{"CM_CORE_DVFS_PERF2", 0x4a008114},
	{"CM_CORE_DVFS_PERF3", 0x4a008118},
	{"CM_CORE_DVFS_PERF4", 0x4a00811c},
	{"CM_CORE_DVFS_CURRENT", 0x4a008124},
	{"CM_IVA_DVFS_PERF_DSP", 0x4a008128},
	{"CM_IVA_DVFS_PERF_IVAHD", 0x4a00812c},
	{"CM_IVA_DVFS_PERF_ABE", 0x4a008130},
	{"CM_IVA_DVFS_CURRENT", 0x4a008138},
	{"CM_CLKMODE_DPLL_PER", 0x4a008140},
	{"CM_IDLEST_DPLL_PER", 0x4a008144},
	{"CM_AUTOIDLE_DPLL_PER", 0x4a008148},
	{"CM_CLKSEL_DPLL_PER", 0x4a00814c},
	{"CM_DIV_M2_DPLL_PER", 0x4a008150},
	{"CM_DIV_M3_DPLL_PER", 0x4a008154},
	{"CM_DIV_M4_DPLL_PER", 0x4a008158},
	{"CM_DIV_M5_DPLL_PER", 0x4a00815c},
	{"CM_DIV_M6_DPLL_PER", 0x4a008160},
	{"CM_DIV_M7_DPLL_PER", 0x4a008164},
	{"CM_SSC_DELTAMSTEP_DPLL_PER", 0x4a008168},
	{"CM_SSC_MODFREQDIV_DPLL_PER", 0x4a00816c},
	{"CM_CLKMODE_DPLL_USB", 0x4a008180},
	{"CM_IDLEST_DPLL_USB", 0x4a008184},
	{"CM_AUTOIDLE_DPLL_USB", 0x4a008188},
	{"CM_CLKSEL_DPLL_USB", 0x4a00818c},
	{"CM_DIV_M2_DPLL_USB", 0x4a008190},
	{"CM_SSC_DELTAMSTEP_DPLL_USB", 0x4a0081a8},
	{"CM_SSC_MODFREQDIV_DPLL_USB", 0x4a0081ac},
	{"CM_CLKDCOLDO_DPLL_USB", 0x4a0081b4},
};
void omap4_regdump_ckgen_cm2(void) {
	pr_info("ckgen_cm2:\n");
	regdump(regdata_ckgen_cm2, ARRAY_SIZE(regdata_ckgen_cm2));
}

const struct reginfo regdata_ivahd_cm2[] = {
	{"CM_IVAHD_CLKSTCTRL", 0x4a008f00},
	{"CM_IVAHD_STATICDEP", 0x4a008f04},
	{"CM_IVAHD_DYNAMICDEP", 0x4a008f08},
	{"CM_IVAHD_IVAHD_CLKCTRL", 0x4a008f20},
	{"CM_IVAHD_SL2_CLKCTRL", 0x4a008f28},
};
void omap4_regdump_ivahd_cm2(void) {
	pr_info("ivahd_cm2:\n");
	regdump(regdata_ivahd_cm2, ARRAY_SIZE(regdata_ivahd_cm2));
}

const struct reginfo regdata_dss_cm2[] = {
	{"CM_DSS_CLKSTCTRL", 0x4a009100},
	{"CM_DSS_STATICDEP", 0x4a009104},
	{"CM_DSS_DYNAMICDEP", 0x4a009108},
	{"CM_DSS_DSS_CLKCTRL", 0x4a009120},
};
void omap4_regdump_dss_cm2(void) {
	pr_info("dss_cm2:\n");
	regdump(regdata_dss_cm2, ARRAY_SIZE(regdata_dss_cm2));
}

const struct reginfo regdata_intrconn_socket_cm1[] = {
	{"REVISION_CM1", 0x4a004000},
	{"CM_CM1_PROFILING_CLKCTRL", 0x4a004040},
	{"CM1_DEBUG_CFG", 0x4a0040f0},
};
void omap4_regdump_intrconn_socket_cm1(void) {
	pr_info("intrconn_socket_cm1:\n");
	regdump(regdata_intrconn_socket_cm1, ARRAY_SIZE(regdata_intrconn_socket_cm1));
}

const struct reginfo regdata_intrconn_socket_cm2[] = {
	{"REVISION_CM2", 0x4a008000},
	{"CM_CM2_PROFILING_CLKCTRL", 0x4a008040},
	{"CM2_DEBUG_CFG", 0x4a0080f0},
};
void omap4_regdump_intrconn_socket_cm2(void) {
	pr_info("intrconn_socket_cm2:\n");
	regdump(regdata_intrconn_socket_cm2, ARRAY_SIZE(regdata_intrconn_socket_cm2));
}

const struct reginfo regdata_wkup_prm[] = {
	{"RM_WKUP_L4WKUP_CONTEXT", 0x4a307724},
	{"PM_WKUP_WDTIMER2_WKDEP", 0x4a307730},
	{"RM_WKUP_WDTIMER2_CONTEXT", 0x4a307734},
	{"PM_WKUP_GPIO1_WKDEP", 0x4a307738},
	{"RM_WKUP_GPIO1_CONTEXT", 0x4a30773c},
	{"PM_WKUP_GPTIMER1_WKDEP", 0x4a307740},
	{"RM_WKUP_GPTIMER1_CONTEXT", 0x4a307744},
	{"RM_WKUP_32KTIMER_CONTEXT", 0x4a307754},
	{"RM_WKUP_SARRAM_CONTEXT", 0x4a307764},
	{"PM_WKUP_KEYBOARD_WKDEP", 0x4a307778},
	{"RM_WKUP_KEYBOARD_CONTEXT", 0x4a30777c},
};
void omap4_regdump_wkup_prm(void) {
	pr_info("wkup_prm:\n");
	regdump(regdata_wkup_prm, ARRAY_SIZE(regdata_wkup_prm));
}

const struct reginfo regdata_intrconn_socket_prm[] = {
	{"REVISION_PRM", 0x4a306000},
	{"PRM_IRQSTATUS_MPU_A9", 0x4a306010},
	{"PRM_IRQSTATUS_MPU_A9_2", 0x4a306014},
	{"PRM_IRQENABLE_MPU_A9", 0x4a306018},
	{"PRM_IRQENABLE_MPU_A9_2", 0x4a30601c},
	{"PRM_IRQSTATUS_MPU_M3", 0x4a306020},
	{"PRM_IRQENABLE_MPU_M3", 0x4a306028},
	{"PRM_IRQSTATUS_DSP", 0x4a306030},
	{"PRM_IRQENABLE_DSP", 0x4a306038},
	{"CM_PRM_PROFILING_CLKCTRL", 0x4a306040},
	{"PRM_DEBUG_CFG", 0x4a3060f0},
};
void omap4_regdump_intrconn_socket_prm(void) {
	pr_info("intrconn_socket_prm:\n");
	regdump(regdata_intrconn_socket_prm, ARRAY_SIZE(regdata_intrconn_socket_prm));
}

const struct reginfo regdata_l4per_cm2[] = {
	{"CM_L4PER_CLKSTCTRL", 0x4a009400},
	{"CM_L4PER_DYNAMICDEP", 0x4a009408},
	{"CM_L4PER_GPTIMER10_CLKCTRL", 0x4a009428},
	{"CM_L4PER_GPTIMER11_CLKCTRL", 0x4a009430},
	{"CM_L4PER_GPTIMER2_CLKCTRL", 0x4a009438},
	{"CM_L4PER_GPTIMER3_CLKCTRL", 0x4a009440},
	{"CM_L4PER_GPTIMER4_CLKCTRL", 0x4a009448},
	{"CM_L4PER_GPTIMER9_CLKCTRL", 0x4a009450},
	{"CM_L4PER_ELM_CLKCTRL", 0x4a009458},
	{"CM_L4PER_GPIO2_CLKCTRL", 0x4a009460},
	{"CM_L4PER_GPIO3_CLKCTRL", 0x4a009468},
	{"CM_L4PER_GPIO4_CLKCTRL", 0x4a009470},
	{"CM_L4PER_GPIO5_CLKCTRL", 0x4a009478},
	{"CM_L4PER_GPIO6_CLKCTRL", 0x4a009480},
	{"CM_L4PER_HDQ1W_CLKCTRL", 0x4a009488},
	{"CM_L4PER_I2C1_CLKCTRL", 0x4a0094a0},
	{"CM_L4PER_I2C2_CLKCTRL", 0x4a0094a8},
	{"CM_L4PER_I2C3_CLKCTRL", 0x4a0094b0},
	{"CM_L4PER_I2C4_CLKCTRL", 0x4a0094b8},
	{"CM_L4PER_L4PER_CLKCTRL", 0x4a0094c0},
	{"CM_L4PER_MCBSP4_CLKCTRL", 0x4a0094e0},
	{"CM_L4PER_MCSPI1_CLKCTRL", 0x4a0094f0},
	{"CM_L4PER_MCSPI2_CLKCTRL", 0x4a0094f8},
	{"CM_L4PER_MCSPI3_CLKCTRL", 0x4a009500},
	{"CM_L4PER_MCSPI4_CLKCTRL", 0x4a009508},
	{"CM_L4PER_MMCSD3_CLKCTRL", 0x4a009520},
	{"CM_L4PER_MMCSD4_CLKCTRL", 0x4a009528},
	{"CM_L4PER_SLIMBUS2_CLKCTRL", 0x4a009538},
	{"CM_L4PER_UART1_CLKCTRL", 0x4a009540},
	{"CM_L4PER_UART2_CLKCTRL", 0x4a009548},
	{"CM_L4PER_UART3_CLKCTRL", 0x4a009550},
	{"CM_L4PER_UART4_CLKCTRL", 0x4a009558},
	{"CM_L4PER_MMCSD5_CLKCTRL", 0x4a009560},
};
void omap4_regdump_l4per_cm2(void) {
	pr_info("l4per_cm2:\n");
	regdump(regdata_l4per_cm2, ARRAY_SIZE(regdata_l4per_cm2));
}

const struct reginfo regdata_l3init_cm2[] = {
	{"CM_L3INIT_CLKSTCTRL", 0x4a009300},
	{"CM_L3INIT_STATICDEP", 0x4a009304},
	{"CM_L3INIT_DYNAMICDEP", 0x4a009308},
	{"CM_L3INIT_HSMMC1_CLKCTRL", 0x4a009328},
	{"CM_L3INIT_HSMMC2_CLKCTRL", 0x4a009330},
	{"CM_L3INIT_HSI_CLKCTRL", 0x4a009338},
	{"CM_L3INIT_HSUSBHOST_CLKCTRL", 0x4a009358},
	{"CM_L3INIT_HSUSBOTG_CLKCTRL", 0x4a009360},
	{"CM_L3INIT_HSUSBTLL_CLKCTRL", 0x4a009368},
	{"CM_L3INIT_FSUSB_CLKCTRL", 0x4a0093d0},
	{"CM_L3INIT_USBPHY_CLKCTRL", 0x4a0093e0},
};
void omap4_regdump_l3init_cm2(void) {
	pr_info("l3init_cm2:\n");
	regdump(regdata_l3init_cm2, ARRAY_SIZE(regdata_l3init_cm2));
}

const struct reginfo regdata_always_on_cm2[] = {
	{"CM_ALWON_CLKSTCTRL", 0x4a008600},
	{"CM_ALWON_SR_MPU_CLKCTRL", 0x4a008628},
	{"CM_ALWON_SR_IVA_CLKCTRL", 0x4a008630},
	{"CM_ALWON_SR_CORE_CLKCTRL", 0x4a008638},
	{"CM_ALWON_USBPHY_CLKCTRL", 0x4a008640},
};
void omap4_regdump_always_on_cm2(void) {
	pr_info("always_on_cm2:\n");
	regdump(regdata_always_on_cm2, ARRAY_SIZE(regdata_always_on_cm2));
}

const struct reginfo regdata_emu_prm[] = {
	{"PM_EMU_PWRSTCTRL", 0x4a307900},
	{"PM_EMU_PWRSTST", 0x4a307904},
	{"RM_EMU_DEBUGSS_CONTEXT", 0x4a307924},
};
void omap4_regdump_emu_prm(void) {
	pr_info("emu_prm:\n");
	regdump(regdata_emu_prm, ARRAY_SIZE(regdata_emu_prm));
}

const struct reginfo regdata_l4per_prm[] = {
	{"PM_L4PER_PWRSTCTRL", 0x4a307400},
	{"PM_L4PER_PWRSTST", 0x4a307404},
	{"PM_L4PER_GPTIMER10_WKDEP", 0x4a307428},
	{"RM_L4PER_GPTIMER10_CONTEXT", 0x4a30742c},
	{"PM_L4PER_GPTIMER11_WKDEP", 0x4a307430},
	{"RM_L4PER_GPTIMER11_CONTEXT", 0x4a307434},
	{"PM_L4PER_GPTIMER2_WKDEP", 0x4a307438},
	{"RM_L4PER_GPTIMER2_CONTEXT", 0x4a30743c},
	{"PM_L4PER_GPTIMER3_WKDEP", 0x4a307440},
	{"RM_L4PER_GPTIMER3_CONTEXT", 0x4a307444},
	{"PM_L4PER_GPTIMER4_WKDEP", 0x4a307448},
	{"RM_L4PER_GPTIMER4_CONTEXT", 0x4a30744c},
	{"PM_L4PER_GPTIMER9_WKDEP", 0x4a307450},
	{"RM_L4PER_GPTIMER9_CONTEXT", 0x4a307454},
	{"RM_L4PER_ELM_CONTEXT", 0x4a30745c},
	{"PM_L4PER_GPIO2_WKDEP", 0x4a307460},
	{"RM_L4PER_GPIO2_CONTEXT", 0x4a307464},
	{"PM_L4PER_GPIO3_WKDEP", 0x4a307468},
	{"RM_L4PER_GPIO3_CONTEXT", 0x4a30746c},
	{"PM_L4PER_GPIO4_WKDEP", 0x4a307470},
	{"RM_L4PER_GPIO4_CONTEXT", 0x4a307474},
	{"PM_L4PER_GPIO5_WKDEP", 0x4a307478},
	{"RM_L4PER_GPIO5_CONTEXT", 0x4a30747c},
	{"PM_L4PER_GPIO6_WKDEP", 0x4a307480},
	{"RM_L4PER_GPIO6_CONTEXT", 0x4a307484},
	{"RM_L4PER_HDQ1W_CONTEXT", 0x4a30748c},
	{"PM_L4PER_I2C1_WKDEP", 0x4a3074a0},
	{"RM_L4PER_I2C1_CONTEXT", 0x4a3074a4},
	{"PM_L4PER_I2C2_WKDEP", 0x4a3074a8},
	{"RM_L4PER_I2C2_CONTEXT", 0x4a3074ac},
	{"PM_L4PER_I2C3_WKDEP", 0x4a3074b0},
	{"RM_L4PER_I2C3_CONTEXT", 0x4a3074b4},
	{"PM_L4PER_I2C4_WKDEP", 0x4a3074b8},
	{"RM_L4PER_I2C4_CONTEXT", 0x4a3074bc},
	{"RM_L4PER_L4_PER_CONTEXT", 0x4a3074c0},
	{"PM_L4PER_MCBSP4_WKDEP", 0x4a3074e0},
	{"RM_L4PER_MCBSP4_CONTEXT", 0x4a3074e4},
	{"PM_L4PER_MCSPI1_WKDEP", 0x4a3074f0},
	{"RM_L4PER_MCSPI1_CONTEXT", 0x4a3074f4},
	{"PM_L4PER_MCSPI2_WKDEP", 0x4a3074f8},
	{"RM_L4PER_MCSPI2_CONTEXT", 0x4a3074fc},
	{"PM_L4PER_MCSPI3_WKDEP", 0x4a307500},
	{"RM_L4PER_MCSPI3_CONTEXT", 0x4a307504},
	{"PM_L4PER_MCSPI4_WKDEP", 0x4a307508},
	{"RM_L4PER_MCSPI4_CONTEXT", 0x4a30750c},
	{"PM_L4PER_MMCSD3_WKDEP", 0x4a307520},
	{"RM_L4PER_MMCSD3_CONTEXT", 0x4a307524},
	{"PM_L4PER_MMCSD4_WKDEP", 0x4a307528},
	{"RM_L4PER_MMCSD4_CONTEXT", 0x4a30752c},
	{"PM_L4PER_SLIMBUS2_WKDEP", 0x4a307538},
	{"RM_L4PER_SLIMBUS2_CONTEXT", 0x4a30753c},
	{"PM_L4PER_UART1_WKDEP", 0x4a307540},
	{"RM_L4PER_UART1_CONTEXT", 0x4a307544},
	{"PM_L4PER_UART2_WKDEP", 0x4a307548},
	{"RM_L4PER_UART2_CONTEXT", 0x4a30754c},
	{"PM_L4PER_UART3_WKDEP", 0x4a307550},
	{"RM_L4PER_UART3_CONTEXT", 0x4a307554},
	{"PM_L4PER_UART4_WKDEP", 0x4a307558},
	{"RM_L4PER_UART4_CONTEXT", 0x4a30755c},
	{"PM_L4PER_MMCSD5_WKDEP", 0x4a307560},
	{"RM_L4PER_MMCSD5_CONTEXT", 0x4a307564},
};
void omap4_regdump_l4per_prm(void) {
	pr_info("l4per_prm:\n");
	regdump(regdata_l4per_prm, ARRAY_SIZE(regdata_l4per_prm));
}

const struct reginfo regdata_ivahd_prm[] = {
	{"PM_IVAHD_PWRSTCTRL", 0x4a306f00},
	{"PM_IVAHD_PWRSTST", 0x4a306f04},
	{"RM_IVAHD_RSTCTRL", 0x4a306f10},
	{"RM_IVAHD_RSTST", 0x4a306f14},
	{"RM_IVAHD_IVAHD_CONTEXT", 0x4a306f24},
	{"RM_IVAHD_SL2_CONTEXT", 0x4a306f2c},
};
void omap4_regdump_ivahd_prm(void) {
	pr_info("ivahd_prm:\n");
	regdump(regdata_ivahd_prm, ARRAY_SIZE(regdata_ivahd_prm));
}

const struct reginfo regdata_sgx_prm[] = {
	{"PM_SGX_PWRSTCTRL", 0x4a307200},
	{"PM_SGX_PWRSTST", 0x4a307204},
	{"RM_SGX_SGX_CONTEXT", 0x4a307224},
};
void omap4_regdump_sgx_prm(void) {
	pr_info("sgx_prm:\n");
	regdump(regdata_sgx_prm, ARRAY_SIZE(regdata_sgx_prm));
}

const struct reginfo regdata_mpu_prm[] = {
	{"PM_MPU_PWRSTCTRL", 0x4a306300},
	{"PM_MPU_PWRSTST", 0x4a306304},
	{"RM_MPU_RSTST", 0x4a306314},
	{"RM_MPU_MPU_CONTEXT", 0x4a306324},
};
void omap4_regdump_mpu_prm(void) {
	pr_info("mpu_prm:\n");
	regdump(regdata_mpu_prm, ARRAY_SIZE(regdata_mpu_prm));
}

const struct reginfo regdata_sgx_cm2[] = {
	{"CM_SGX_CLKSTCTRL", 0x4a009200},
	{"CM_SGX_STATICDEP", 0x4a009204},
	{"CM_SGX_DYNAMICDEP", 0x4a009208},
	{"CM_SGX_SGX_CLKCTRL", 0x4a009220},
};
void omap4_regdump_sgx_cm2(void) {
	pr_info("sgx_cm2:\n");
	regdump(regdata_sgx_cm2, ARRAY_SIZE(regdata_sgx_cm2));
}

const struct reginfo regdata_wkup_cm[] = {
	{"CM_WKUP_CLKSTCTRL", 0x4a307800},
	{"CM_WKUP_L4WKUP_CLKCTRL", 0x4a307820},
	{"CM_WKUP_WDTIMER2_CLKCTRL", 0x4a307830},
	{"CM_WKUP_GPIO1_CLKCTRL", 0x4a307838},
	{"CM_WKUP_GPTIMER1_CLKCTRL", 0x4a307840},
	{"CM_WKUP_32KTIMER_CLKCTRL", 0x4a307850},
	{"CM_WKUP_SARRAM_CLKCTRL", 0x4a307860},
	{"CM_WKUP_KEYBOARD_CLKCTRL", 0x4a307878},
	{"CM_WKUP_BANDGAP_CLKCTRL", 0x4a307888},
};
void omap4_regdump_wkup_cm(void) {
	pr_info("wkup_cm:\n");
	regdump(regdata_wkup_cm, ARRAY_SIZE(regdata_wkup_cm));
}

const struct reginfo regdata_core_prm[] = {
	{"PM_CORE_PWRSTCTRL", 0x4a306700},
	{"PM_CORE_PWRSTST", 0x4a306704},
	{"RM_L3_1_L3_1_CONTEXT", 0x4a306724},
	{"RM_L3_2_L3_2_CONTEXT", 0x4a306824},
	{"RM_L3_2_GPMC_CONTEXT", 0x4a30682c},
	{"RM_L3_2_OCMC_RAM_CONTEXT", 0x4a306834},
	{"RM_MPU_M3_RSTCTRL", 0x4a306910},
	{"RM_MPU_M3_RSTST", 0x4a306914},
	{"RM_MPU_M3_MPU_M3_CONTEXT", 0x4a306924},
	{"RM_SDMA_SDMA_CONTEXT", 0x4a306a24},
	{"RM_MEMIF_DMM_CONTEXT", 0x4a306b24},
	{"RM_MEMIF_EMIF_FW_CONTEXT", 0x4a306b2c},
	{"RM_MEMIF_EMIF_1_CONTEXT", 0x4a306b34},
	{"RM_MEMIF_EMIF_2_CONTEXT", 0x4a306b3c},
	{"RM_MEMIF_DLL_CONTEXT", 0x4a306b44},
	{"RM_C2C_C2C_CONTEXT", 0x4a306c24},
	{"RM_C2C_C2C_FW_CONTEXT", 0x4a306c34},
	{"RM_L4CFG_L4_CFG_CONTEXT", 0x4a306d24},
	{"RM_L4CFG_SPINLOCK_CONTEXT", 0x4a306d2c},
	{"RM_L4CFG_MAILBOX_CONTEXT", 0x4a306d34},
	{"RM_L4CFG_SAR_ROM_CONTEXT", 0x4a306d3c},
	{"RM_L3INSTR_L3_3_CONTEXT", 0x4a306e24},
	{"RM_L3INSTR_L3_INSTR_CONTEXT", 0x4a306e2c},
	{"RM_L3INSTR_OCP_WP1_CONTEXT", 0x4a306e44},
};
void omap4_regdump_core_prm(void) {
	pr_info("core_prm:\n");
	regdump(regdata_core_prm, ARRAY_SIZE(regdata_core_prm));
}

const struct reginfo regdata_restore_cm1[] = {
	{"CM_CLKSEL_CORE_RESTORE", 0x4a004e00},
	{"CM_DIV_M2_DPLL_CORE_RESTORE", 0x4a004e04},
	{"CM_DIV_M3_DPLL_CORE_RESTORE", 0x4a004e08},
	{"CM_DIV_M4_DPLL_CORE_RESTORE", 0x4a004e0c},
	{"CM_DIV_M5_DPLL_CORE_RESTORE", 0x4a004e10},
	{"CM_DIV_M6_DPLL_CORE_RESTORE", 0x4a004e14},
	{"CM_DIV_M7_DPLL_CORE_RESTORE", 0x4a004e18},
	{"CM_CLKSEL_DPLL_CORE_RESTORE", 0x4a004e1c},
	{"CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE", 0x4a004e20},
	{"CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE", 0x4a004e24},
	{"CM_CLKMODE_DPLL_CORE_RESTORE", 0x4a004e28},
	{"CM_SHADOW_FREQ_CONFIG2_RESTORE", 0x4a004e2c},
	{"CM_SHADOW_FREQ_CONFIG1_RESTORE", 0x4a004e30},
	{"CM_AUTOIDLE_DPLL_CORE_RESTORE", 0x4a004e34},
	{"CM_MPU_CLKSTCTRL_RESTORE", 0x4a004e38},
	{"CM_CM1_PROFILING_CLKCTRL_RESTORE", 0x4a004e3c},
	{"CM_DYN_DEP_PRESCAL_RESTORE", 0x4a004e40},
};
void omap4_regdump_restore_cm1(void) {
	pr_info("restore_cm1:\n");
	regdump(regdata_restore_cm1, ARRAY_SIZE(regdata_restore_cm1));
}

const struct reginfo regdata_restore_cm2[] = {
	{"CM_L3_1_CLKSTCTRL_RESTORE", 0x4a009e00},
	{"CM_L3_2_CLKSTCTRL_RESTORE", 0x4a009e04},
	{"CM_L4CFG_CLKSTCTRL_RESTORE", 0x4a009e08},
	{"CM_MEMIF_CLKSTCTRL_RESTORE", 0x4a009e0c},
	{"CM_L4PER_CLKSTCTRL_RESTORE", 0x4a009e10},
	{"CM_L3INIT_CLKSTCTRL_RESTORE", 0x4a009e14},
	{"CM_L3INSTR_L3_3_CLKCTRL_RESTORE", 0x4a009e18},
	{"CM_L3INSTR_L3_INSTR_CLKCTRL_RESTORE", 0x4a009e1c},
	{"CM_L3INSTR_OCP_WP1_CLKCTRL_RESTORE", 0x4a009e20},
	{"CM_CM2_PROFILING_CLKCTRL_RESTORE", 0x4a009e24},
	{"CM_C2C_STATICDEP_RESTORE", 0x4a009e28},
	{"CM_L3_1_DYNAMICDEP_RESTORE", 0x4a009e2c},
	{"CM_L3_2_DYNAMICDEP_RESTORE", 0x4a009e30},
	{"CM_C2C_DYNAMICDEP_RESTORE", 0x4a009e34},
	{"CM_L4CFG_DYNAMICDEP_RESTORE", 0x4a009e38},
	{"CM_L4PER_DYNAMICDEP_RESTORE", 0x4a009e3c},
	{"CM_L4PER_GPIO2_CLKCTRL_RESTORE", 0x4a009e40},
	{"CM_L4PER_GPIO3_CLKCTRL_RESTORE", 0x4a009e44},
	{"CM_L4PER_GPIO4_CLKCTRL_RESTORE", 0x4a009e48},
	{"CM_L4PER_GPIO5_CLKCTRL_RESTORE", 0x4a009e4c},
	{"CM_L4PER_GPIO6_CLKCTRL_RESTORE", 0x4a009e50},
	{"CM_L3INIT_HSUSBHOST_CLKCTRL_RESTORE", 0x4a009e54},
	{"CM_L3INIT_HSUSBTLL_CLKCTRL_RESTORE", 0x4a009e58},
	{"CM_SDMA_STATICDEP_RESTORE", 0x4a009e5c},
};
void omap4_regdump_restore_cm2(void) {
	pr_info("restore_cm2:\n");
	regdump(regdata_restore_cm2, ARRAY_SIZE(regdata_restore_cm2));
}

const struct reginfo regdata_scrm[] = {
	{"REVISION_SCRM", 0x4a30a000},
	{"CLKSETUPTIME", 0x4a30a100},
	{"PMICSETUPTIME", 0x4a30a104},
	{"ALTCLKSRC", 0x4a30a110},
	{"C2CCLKM", 0x4a30a11c},
	{"EXTCLKREQ", 0x4a30a200},
	{"ACCCLKREQ", 0x4a30a204},
	{"PWRREQ", 0x4a30a208},
	{"AUXCLKREQ0", 0x4a30a210},
	{"AUXCLKREQ1", 0x4a30a214},
	{"AUXCLKREQ2", 0x4a30a218},
	{"AUXCLKREQ3", 0x4a30a21c},
	{"AUXCLKREQ4", 0x4a30a220},
	{"AUXCLKREQ5", 0x4a30a224},
	{"C2CCLKREQ", 0x4a30a234},
	{"AUXCLK0", 0x4a30a310},
	{"AUXCLK1", 0x4a30a314},
	{"AUXCLK2", 0x4a30a318},
	{"AUXCLK3", 0x4a30a31c},
	{"AUXCLK4", 0x4a30a320},
	{"AUXCLK5", 0x4a30a324},
	{"RSTTIME_REG", 0x4a30a400},
	{"C2CRSTCTRL", 0x4a30a41c},
	{"EXTPWRONRSTCTRL", 0x4a30a420},
	{"EXTWARMRSTST_REG", 0x4a30a510},
	{"APEWARMRSTST_REG", 0x4a30a514},
	{"C2CWARMRSTST_REG", 0x4a30a51c},
};
void omap4_regdump_scrm(void) {
	pr_info("scrm:\n");
	regdump(regdata_scrm, ARRAY_SIZE(regdata_scrm));
}

const struct reginfo regdata_sr_mpu[] = {
	{"SRCONFIG", 0x4a0d9000},
	{"SRSTATUS", 0x4a0d9004},
	{"SENVAL", 0x4a0d9008},
	{"SENMIN", 0x4a0d900c},
	{"SENMAX", 0x4a0d9010},
	{"SENAVG", 0x4a0d9014},
	{"AVGWEIGHT", 0x4a0d9018},
	{"NVALUERECIPROCAL", 0x4a0d901c},
	{"IRQSTATUS_RAW", 0x4a0d9024},
	{"IRQSTATUS", 0x4a0d9028},
	{"IRQENABLE_SET", 0x4a0d902c},
	{"IRQENABLE_CLR", 0x4a0d9030},
	{"SENERROR", 0x4a0d9034},
	{"ERRCONFIG", 0x4a0d9038},
};
void omap4_regdump_sr_mpu(void) {
	pr_info("sr_mpu:\n");
	regdump(regdata_sr_mpu, ARRAY_SIZE(regdata_sr_mpu));
}

const struct reginfo regdata_sr_iva[] = {
	{"SRCONFIG", 0x4a0db000},
	{"SRSTATUS", 0x4a0db004},
	{"SENVAL", 0x4a0db008},
	{"SENMIN", 0x4a0db00c},
	{"SENMAX", 0x4a0db010},
	{"SENAVG", 0x4a0db014},
	{"AVGWEIGHT", 0x4a0db018},
	{"NVALUERECIPROCAL", 0x4a0db01c},
	{"IRQSTATUS_RAW", 0x4a0db024},
	{"IRQSTATUS", 0x4a0db028},
	{"IRQENABLE_SET", 0x4a0db02c},
	{"IRQENABLE_CLR", 0x4a0db030},
	{"SENERROR", 0x4a0db034},
	{"ERRCONFIG", 0x4a0db038},
};
void omap4_regdump_sr_iva(void) {
	pr_info("sr_iva:\n");
	regdump(regdata_sr_iva, ARRAY_SIZE(regdata_sr_iva));
}

const struct reginfo regdata_sr_core[] = {
	{"SRCONFIG", 0x4a0dd000},
	{"SRSTATUS", 0x4a0dd004},
	{"SENVAL", 0x4a0dd008},
	{"SENMIN", 0x4a0dd00c},
	{"SENMAX", 0x4a0dd010},
	{"SENAVG", 0x4a0dd014},
	{"AVGWEIGHT", 0x4a0dd018},
	{"NVALUERECIPROCAL", 0x4a0dd01c},
	{"IRQSTATUS_RAW", 0x4a0dd024},
	{"IRQSTATUS", 0x4a0dd028},
	{"IRQENABLE_SET", 0x4a0dd02c},
	{"IRQENABLE_CLR", 0x4a0dd030},
	{"SENERROR", 0x4a0dd034},
	{"ERRCONFIG", 0x4a0dd038},
};
void omap4_regdump_sr_core(void) {
	pr_info("sr_core:\n");
	regdump(regdata_sr_core, ARRAY_SIZE(regdata_sr_core));
}

const struct reginfo regdata_cortexa9_socket_prcm[] = {
	{"CORTEXA9_PRCM_REVISION", 0x48243000},
};
void omap4_regdump_cortexa9_socket_prcm(void) {
	pr_info("cortexa9_socket_prcm:\n");
	regdump(regdata_cortexa9_socket_prcm, ARRAY_SIZE(regdata_cortexa9_socket_prcm));
}

const struct reginfo regdata_cortexa9_cpu0[] = {
	{"PM_PDA_CPUi_PWRSTCTRL", 0x48243400},
	{"PM_PDA_CPUi_PWRSTST", 0x48243404},
	{"RM_PDA_CPUi_CONTEXT", 0x48243408},
	{"RM_PDA_CPUi_RSTCTRL", 0x4824340c},
	{"CM_PDA_CPUi_CLKCTRL", 0x48243414},
	{"CM_PDA_CPUi_CLKSTCTRL", 0x48243418},
};
void omap4_regdump_cortexa9_cpu0(void) {
	pr_info("cortexa9_cpu0:\n");
	regdump(regdata_cortexa9_cpu0, ARRAY_SIZE(regdata_cortexa9_cpu0));
}

const struct reginfo regdata_cortexa9_cpu1[] = {
	{"PM_PDA_CPUi_PWRSTCTRL", 0x48243800},
	{"PM_PDA_CPUi_PWRSTST", 0x48243804},
	{"RM_PDA_CPUi_CONTEXT", 0x48243808},
	{"RM_PDA_CPUi_RSTCTRL", 0x4824380c},
	{"CM_PDA_CPUi_CLKCTRL", 0x48243814},
	{"CM_PDA_CPUi_CLKSTCTRL", 0x48243818},
};
void omap4_regdump_cortexa9_cpu1(void) {
	pr_info("cortexa9_cpu1:\n");
	regdump(regdata_cortexa9_cpu1, ARRAY_SIZE(regdata_cortexa9_cpu1));
}

const struct reginfo regdata_cortexa9_wugen[] = {
	{"WKG_CONTROL_0", 0x48281000},
	{"WKG_ENB_A_0", 0x48281010},
	{"WKG_ENB_B_0", 0x48281014},
	{"WKG_ENB_C_0", 0x48281018},
	{"WKG_ENB_D_0", 0x4828101c},
	{"WKG_CONTROL_1", 0x48281400},
	{"WKG_ENB_A_1", 0x48281410},
	{"WKG_ENB_B_1", 0x48281414},
	{"WKG_ENB_C_1", 0x48281418},
	{"WKG_ENB_D_1", 0x4828141c},
};
void omap4_regdump_cortexa9_wugen(void) {
	pr_info("cortexa9_wugen:\n");
	regdump(regdata_cortexa9_wugen, ARRAY_SIZE(regdata_cortexa9_wugen));
}

const struct reginfo regdata_cortexa9_prm[] = {
	{"PRM_RSTST", 0x48243200},
	{"PRM_PSCON_COUNT", 0x48243204},
};
void omap4_regdump_cortexa9_prm(void) {
	pr_info("cortexa9_prm:\n");
	regdump(regdata_cortexa9_prm, ARRAY_SIZE(regdata_cortexa9_prm));
}

const struct reginfo regdata_scache_ctm[] = {
	{"SCACHE_CTM_CTCNTL", 0x01c30400},
	{"SCACHE_CTM_CTSTMCNTL", 0x01c30420},
	{"SCACHE_CTM_CTSTMMSTID", 0x01c30424},
	{"SCACHE_CTM_CTSTMINTVL", 0x01c30428},
	{"SCACHE_CTM_CTSTMSEL", 0x01c3042c},
	{"SCACHE_CTM_CTDBGNUM", 0x01c3047c},
	{"SCACHE_CTM_CTGNBL", 0x01c304f0},
	{"SCACHE_CTM_CTGRST", 0x01c304f8},
};
void omap4_regdump_scache_ctm(void) {
	pr_info("scache_ctm:\n");
	regdump(regdata_scache_ctm, ARRAY_SIZE(regdata_scache_ctm));
	omap4_regdump_scache_ctm_channel_0();
	omap4_regdump_scache_ctm_channel_1();
	omap4_regdump_scache_ctm_channel_2();
	omap4_regdump_scache_ctm_channel_3();
	omap4_regdump_scache_ctm_channel_4();
	omap4_regdump_scache_ctm_channel_5();
}

const struct reginfo regdata_scache_ctm_channel_0[] = {
	{"SCACHE_CTM_CTCNTR_k_0", 0x01c30580},
	{"SCACHE_CTM_CTCR_WOT_j_0", 0x01c30508},
	{"SCACHE_CTM_CTCR_WT_i_0", 0x01c30500},
	{"SCACHE_CTM_TINTVLR_i_0", 0x01c30440},
};
void omap4_regdump_scache_ctm_channel_0(void) {
	pr_info("scache_ctm_channel_0:\n");
	regdump(regdata_scache_ctm_channel_0, ARRAY_SIZE(regdata_scache_ctm_channel_0));
}

const struct reginfo regdata_scache_ctm_channel_1[] = {
	{"SCACHE_CTM_CTCNTR_k_1", 0x01c30584},
	{"SCACHE_CTM_CTCR_WOT_j_1", 0x01c3050c},
	{"SCACHE_CTM_CTCR_WT_i_1", 0x01c30504},
	{"SCACHE_CTM_TINTVLR_i_1", 0x01c30444},
};
void omap4_regdump_scache_ctm_channel_1(void) {
	pr_info("scache_ctm_channel_1:\n");
	regdump(regdata_scache_ctm_channel_1, ARRAY_SIZE(regdata_scache_ctm_channel_1));
}

const struct reginfo regdata_scache_ctm_channel_2[] = {
	{"SCACHE_CTM_CTCNTR_k_2", 0x01c30588},
	{"SCACHE_CTM_CTCR_WOT_j_2", 0x01c30510},
};
void omap4_regdump_scache_ctm_channel_2(void) {
	pr_info("scache_ctm_channel_2:\n");
	regdump(regdata_scache_ctm_channel_2, ARRAY_SIZE(regdata_scache_ctm_channel_2));
}

const struct reginfo regdata_scache_ctm_channel_3[] = {
	{"SCACHE_CTM_CTCNTR_k_3", 0x01c3058c},
	{"SCACHE_CTM_CTCR_WOT_j_3", 0x01c30514},
};
void omap4_regdump_scache_ctm_channel_3(void) {
	pr_info("scache_ctm_channel_3:\n");
	regdump(regdata_scache_ctm_channel_3, ARRAY_SIZE(regdata_scache_ctm_channel_3));
}

const struct reginfo regdata_scache_ctm_channel_4[] = {
	{"SCACHE_CTM_CTCNTR_k_4", 0x01c30590},
	{"SCACHE_CTM_CTCR_WOT_j_4", 0x01c30518},
};
void omap4_regdump_scache_ctm_channel_4(void) {
	pr_info("scache_ctm_channel_4:\n");
	regdump(regdata_scache_ctm_channel_4, ARRAY_SIZE(regdata_scache_ctm_channel_4));
}

const struct reginfo regdata_scache_ctm_channel_5[] = {
	{"SCACHE_CTM_CTCNTR_k_5", 0x01c30594},
	{"SCACHE_CTM_CTCR_WOT_j_5", 0x01c3051c},
	{"SCACHE_CTM_CTCNTR_k_6", 0x01c30598},
	{"SCACHE_CTM_CTCNTR_k_7", 0x01c3059c},
};
void omap4_regdump_scache_ctm_channel_5(void) {
	pr_info("scache_ctm_channel_5:\n");
	regdump(regdata_scache_ctm_channel_5, ARRAY_SIZE(regdata_scache_ctm_channel_5));
}

const struct reginfo regdata_sys_pd[] = {
	{"SYS_PD_PDCCMD", 0x01c60000},
	{"SYS_PD_REVID", 0x01c62000},
};
void omap4_regdump_sys_pd(void) {
	pr_info("sys_pd:\n");
	regdump(regdata_sys_pd, ARRAY_SIZE(regdata_sys_pd));
	omap4_regdump_sys_pd_channel_0();
}

const struct reginfo regdata_sys_pd_channel_0[] = {
	{"SYS_PD_UID_i_0", 0x01c61000},
	{"SYS_PD_UID_i_1", 0x01c61004},
	{"SYS_PD_UID_i_2", 0x01c61008},
	{"SYS_PD_UID_i_3", 0x01c6100c},
	{"SYS_PD_UID_i_4", 0x01c61010},
	{"SYS_PD_UID_i_5", 0x01c61014},
	{"SYS_PD_UID_i_6", 0x01c61018},
	{"SYS_PD_UID_i_7", 0x01c6101c},
};
void omap4_regdump_sys_pd_channel_0(void) {
	pr_info("sys_pd_channel_0:\n");
	regdump(regdata_sys_pd_channel_0, ARRAY_SIZE(regdata_sys_pd_channel_0));
}

const struct reginfo regdata_l1_scache[] = {
	{"SCACHE_CONFIG", 0x01c30004},
	{"SCACHE_INT", 0x01c30008},
	{"SCACHE_OCP", 0x01c3000c},
	{"SCACHE_MAINT", 0x01c30010},
	{"SCACHE_MTSTART", 0x01c30014},
	{"SCACHE_MTEND", 0x01c30018},
	{"SCACHE_CTADDR", 0x01c3001c},
	{"SCACHE_CTDATA", 0x01c30020},
};
void omap4_regdump_l1_scache(void) {
	pr_info("l1_scache:\n");
	regdump(regdata_l1_scache, ARRAY_SIZE(regdata_l1_scache));
}

const struct reginfo regdata_l2_scache[] = {
	{"SCACHE_CONFIG", 0x01c30204},
	{"SCACHE_INT", 0x01c30208},
	{"SCACHE_OCP", 0x01c3020c},
	{"SCACHE_MAINT", 0x01c30210},
	{"SCACHE_MTSTART", 0x01c30214},
	{"SCACHE_MTEND", 0x01c30218},
	{"SCACHE_CTADDR", 0x01c3021c},
	{"SCACHE_CTDATA", 0x01c30220},
};
void omap4_regdump_l2_scache(void) {
	pr_info("l2_scache:\n");
	regdump(regdata_l2_scache, ARRAY_SIZE(regdata_l2_scache));
}

const struct reginfo regdata_wugen[] = {
	{"WUGEN_REVISION", 0x01c21000},
	{"WUGEN_SYSCONFIG", 0x01c21008},
	{"WUGEN_MEVT0", 0x01c21060},
	{"WUGEN_MEVT1", 0x01c21064},
	{"WUGEN_MEVT2", 0x01c21068},
	{"WUGEN_MEVT3", 0x01c2106c},
	{"WUGEN_MEVT4", 0x01c21070},
	{"WUGEN_MEVTCLR0", 0x01c21074},
	{"WUGEN_MEVTCLR1", 0x01c21078},
	{"WUGEN_MEVTCLR2", 0x01c2107c},
	{"WUGEN_MEVTCLR3", 0x01c21080},
	{"WUGEN_MEVTCLR4", 0x01c21084},
	{"WUGEN_MEVTSET0", 0x01c21088},
	{"WUGEN_MEVTSET1", 0x01c2108c},
	{"WUGEN_MEVTSET2", 0x01c21090},
	{"WUGEN_MEVTSET3", 0x01c21094},
	{"WUGEN_MEVTSET4", 0x01c21098},
	{"WUGEN_PENDEVT0", 0x01c2109c},
	{"WUGEN_PENDEVT1", 0x01c210a0},
	{"WUGEN_PENDEVT2", 0x01c210a4},
	{"WUGEN_PENDEVT3", 0x01c210a8},
	{"WUGEN_PENDEVT4", 0x01c210ac},
	{"WUGEN_PENDEVTCLR0", 0x01c210b0},
	{"WUGEN_PENDEVTCLR1", 0x01c210b4},
	{"WUGEN_PENDEVTCLR2", 0x01c210b8},
	{"WUGEN_PENDEVTCLR3", 0x01c210bc},
	{"WUGEN_PENDEVTCLR4", 0x01c210c0},
};
void omap4_regdump_wugen(void) {
	pr_info("wugen:\n");
	regdump(regdata_wugen, ARRAY_SIZE(regdata_wugen));
}

const struct reginfo regdata_tptc0[] = {
	{"TPTC_TCSTAT", 0x01c10100},
	{"TPTC_INTSTAT", 0x01c10104},
	{"TPTC_INTEN", 0x01c10108},
	{"TPTC_INTCLR", 0x01c1010c},
	{"TPTC_INTCMD", 0x01c10110},
	{"TPTC_ERRSTAT", 0x01c10120},
	{"TPTC_ERREN", 0x01c10124},
	{"TPTC_ERRCLR", 0x01c10128},
	{"TPTC_ERRDET", 0x01c1012c},
	{"TPTC_ERRCMD", 0x01c10130},
	{"TPTC_RDRATE", 0x01c10140},
	{"TPTC_POPT", 0x01c10200},
	{"TPTC_PSRC", 0x01c10204},
	{"TPTC_PCNT", 0x01c10208},
	{"TPTC_PDST", 0x01c1020c},
	{"TPTC_PBIDX", 0x01c10210},
	{"TPTC_PMPPRXY", 0x01c10214},
	{"TPTC_SAOPT", 0x01c10240},
	{"TPTC_SASRC", 0x01c10244},
	{"TPTC_SACNT", 0x01c10248},
	{"TPTC_SADST", 0x01c1024c},
	{"TPTC_SABIDX", 0x01c10250},
	{"TPTC_SAMPPRXY", 0x01c10254},
	{"TPTC_SACNTRLD", 0x01c10258},
	{"TPTC_SASRCBREF", 0x01c1025c},
	{"TPTC_SADSTBREF", 0x01c10260},
	{"TPTC_DFCNTRLD", 0x01c10280},
	{"TPTC_DFSRCBREF", 0x01c10284},
	{"TPTC_DFDSTBREF", 0x01c10288},
};
void omap4_regdump_tptc0(void) {
	pr_info("tptc0:\n");
	regdump(regdata_tptc0, ARRAY_SIZE(regdata_tptc0));
}

const struct reginfo regdata_tptc1[] = {
	{"TPTC_TCSTAT", 0x01c10500},
	{"TPTC_INTSTAT", 0x01c10504},
	{"TPTC_INTEN", 0x01c10508},
	{"TPTC_INTCLR", 0x01c1050c},
	{"TPTC_INTCMD", 0x01c10510},
	{"TPTC_ERRSTAT", 0x01c10520},
	{"TPTC_ERREN", 0x01c10524},
	{"TPTC_ERRCLR", 0x01c10528},
	{"TPTC_ERRDET", 0x01c1052c},
	{"TPTC_ERRCMD", 0x01c10530},
	{"TPTC_RDRATE", 0x01c10540},
	{"TPTC_POPT", 0x01c10600},
	{"TPTC_PSRC", 0x01c10604},
	{"TPTC_PCNT", 0x01c10608},
	{"TPTC_PDST", 0x01c1060c},
	{"TPTC_PBIDX", 0x01c10610},
	{"TPTC_PMPPRXY", 0x01c10614},
	{"TPTC_SAOPT", 0x01c10640},
	{"TPTC_SASRC", 0x01c10644},
	{"TPTC_SACNT", 0x01c10648},
	{"TPTC_SADST", 0x01c1064c},
	{"TPTC_SABIDX", 0x01c10650},
	{"TPTC_SAMPPRXY", 0x01c10654},
	{"TPTC_SACNTRLD", 0x01c10658},
	{"TPTC_SASRCBREF", 0x01c1065c},
	{"TPTC_SADSTBREF", 0x01c10660},
	{"TPTC_DFCNTRLD", 0x01c10680},
	{"TPTC_DFSRCBREF", 0x01c10684},
	{"TPTC_DFDSTBREF", 0x01c10688},
};
void omap4_regdump_tptc1(void) {
	pr_info("tptc1:\n");
	regdump(regdata_tptc1, ARRAY_SIZE(regdata_tptc1));
}

const struct reginfo regdata_edm[] = {
	{"EDM_IAR_ADD", 0x01bc0020},
	{"EDM_IAR_DAT", 0x01bc0024},
	{"EDM_DP_EVT", 0x01bc0028},
	{"EDM_DP_PID", 0x01bc002c},
	{"EDM_DP_PC", 0x01bc0030},
};
void omap4_regdump_edm(void) {
	pr_info("edm:\n");
	regdump(regdata_edm, ARRAY_SIZE(regdata_edm));
}

const struct reginfo regdata_sys_intc[] = {
	{"SYS_INTC_EVTFLAG0", 0x01c50000},
	{"SYS_INTC_EVTFLAG1", 0x01c50004},
	{"SYS_INTC_EVTFLAG2", 0x01c50008},
	{"SYS_INTC_EVTFLAG3", 0x01c5000c},
	{"SYS_INTC_EVTSET0", 0x01c50020},
	{"SYS_INTC_EVTSET1", 0x01c50024},
	{"SYS_INTC_EVTSET2", 0x01c50028},
	{"SYS_INTC_EVTSET3", 0x01c5002c},
	{"SYS_INTC_EVTCLR0", 0x01c50040},
	{"SYS_INTC_EVTCLR1", 0x01c50044},
	{"SYS_INTC_EVTCLR2", 0x01c50048},
	{"SYS_INTC_EVTCLR3", 0x01c5004c},
	{"SYS_INTC_EVTMASK0", 0x01c50080},
	{"SYS_INTC_EVTMASK1", 0x01c50084},
	{"SYS_INTC_EVTMASK2", 0x01c50088},
	{"SYS_INTC_EVTMASK3", 0x01c5008c},
	{"SYS_INTC_MEVTFLAG0", 0x01c500a0},
	{"SYS_INTC_MEVTFLAG1", 0x01c500a4},
	{"SYS_INTC_MEVTFLAG2", 0x01c500a8},
	{"SYS_INTC_MEVTFLAG3", 0x01c500ac},
	{"SYS_INTC_EXPMASK0", 0x01c500c0},
	{"SYS_INTC_EXPMASK1", 0x01c500c4},
	{"SYS_INTC_EXPMASK2", 0x01c500c8},
	{"SYS_INTC_EXPMASK3", 0x01c500cc},
	{"SYS_INTC_MEXPFLAG0", 0x01c500e0},
	{"SYS_INTC_MEXPFLAG1", 0x01c500e4},
	{"SYS_INTC_MEXPFLAG2", 0x01c500e8},
	{"SYS_INTC_MEXPFLAG3", 0x01c500ec},
	{"SYS_INTC_INTMUX1", 0x01c50104},
	{"SYS_INTC_INTMUX2", 0x01c50108},
	{"SYS_INTC_INTMUX3", 0x01c5010c},
	{"SYS_INTC_AEGMUX0", 0x01c50140},
	{"SYS_INTC_AEGMUX1", 0x01c50144},
	{"SYS_INTC_INTXSTAT", 0x01c50180},
	{"SYS_INTC_INTXCLR", 0x01c50184},
	{"SYS_INTC_INTDMASK", 0x01c50188},
	{"SYS_INTC_EVTASRT", 0x01c501c0},
};
void omap4_regdump_sys_intc(void) {
	pr_info("sys_intc:\n");
	regdump(regdata_sys_intc, ARRAY_SIZE(regdata_sys_intc));
}

const struct reginfo regdata_tpcc[] = {
	{"TPCC_PID", 0x01c00000},
	{"TPCC_CCCFG", 0x01c00004},
	{"TPCC_CLKGDIS", 0x01c000fc},
	{"TPCC_QDMAQNUM", 0x01c00260},
	{"TPCC_QUETCMAP", 0x01c00280},
	{"TPCC_QUEPRI", 0x01c00284},
	{"TPCC_EMR", 0x01c00300},
	{"TPCC_EMRH", 0x01c00304},
	{"TPCC_EMCR", 0x01c00308},
	{"TPCC_EMCRH", 0x01c0030c},
	{"TPCC_QEMR", 0x01c00310},
	{"TPCC_QEMCR", 0x01c00314},
	{"TPCC_CCERR", 0x01c00318},
	{"TPCC_CCERRCLR", 0x01c0031c},
	{"TPCC_EEVAL", 0x01c00320},
	{"TPCC_QWMTHRA", 0x01c00620},
	{"TPCC_QWMTHRB", 0x01c00624},
	{"TPCC_CCSTAT", 0x01c00640},
	{"TPCC_AETCTL", 0x01c00700},
	{"TPCC_AETSTAT", 0x01c00704},
	{"TPCC_AETCMD", 0x01c00708},
	{"TPCC_ER", 0x01c01000},
	{"TPCC_ERH", 0x01c01004},
	{"TPCC_ECR", 0x01c01008},
	{"TPCC_ECRH", 0x01c0100c},
	{"TPCC_ESR", 0x01c01010},
	{"TPCC_ESRH", 0x01c01014},
	{"TPCC_CER", 0x01c01018},
	{"TPCC_CERH", 0x01c0101c},
	{"TPCC_EER", 0x01c01020},
	{"TPCC_EERH", 0x01c01024},
	{"TPCC_EECR", 0x01c01028},
	{"TPCC_EECRH", 0x01c0102c},
	{"TPCC_EESR", 0x01c01030},
	{"TPCC_EESRH", 0x01c01034},
	{"TPCC_SER", 0x01c01038},
	{"TPCC_SERH", 0x01c0103c},
	{"TPCC_SECR", 0x01c01040},
	{"TPCC_SECRH", 0x01c01044},
	{"TPCC_IER", 0x01c01050},
	{"TPCC_IERH", 0x01c01054},
	{"TPCC_IECR", 0x01c01058},
	{"TPCC_IECRH", 0x01c0105c},
	{"TPCC_IESR", 0x01c01060},
	{"TPCC_IESRH", 0x01c01064},
	{"TPCC_IPR", 0x01c01068},
	{"TPCC_IPRH", 0x01c0106c},
	{"TPCC_ICR", 0x01c01070},
	{"TPCC_ICRH", 0x01c01074},
	{"TPCC_IEVAL", 0x01c01078},
	{"TPCC_QER", 0x01c01080},
	{"TPCC_QEER", 0x01c01084},
	{"TPCC_QEECR", 0x01c01088},
	{"TPCC_QEESR", 0x01c0108c},
	{"TPCC_QSER", 0x01c01090},
	{"TPCC_QSECR", 0x01c01094},
};
void omap4_regdump_tpcc(void) {
	pr_info("tpcc:\n");
	regdump(regdata_tpcc, ARRAY_SIZE(regdata_tpcc));
	omap4_regdump_tpcc_channel_0();
	omap4_regdump_tpcc_channel_1();
	omap4_regdump_tpcc_channel_2();
	omap4_regdump_tpcc_channel_3();
	omap4_regdump_tpcc_channel_4();
	omap4_regdump_tpcc_channel_5();
	omap4_regdump_tpcc_channel_6();
	omap4_regdump_tpcc_channel_7();
	omap4_regdump_tpcc_channel_8();
	omap4_regdump_tpcc_channel_9();
	omap4_regdump_tpcc_channel_10();
	omap4_regdump_tpcc_channel_11();
	omap4_regdump_tpcc_channel_12();
	omap4_regdump_tpcc_channel_13();
	omap4_regdump_tpcc_channel_14();
	omap4_regdump_tpcc_channel_15();
	omap4_regdump_tpcc_channel_16();
	omap4_regdump_tpcc_channel_17();
	omap4_regdump_tpcc_channel_18();
	omap4_regdump_tpcc_channel_19();
	omap4_regdump_tpcc_channel_20();
	omap4_regdump_tpcc_channel_21();
	omap4_regdump_tpcc_channel_22();
	omap4_regdump_tpcc_channel_23();
	omap4_regdump_tpcc_channel_24();
	omap4_regdump_tpcc_channel_25();
	omap4_regdump_tpcc_channel_26();
	omap4_regdump_tpcc_channel_27();
	omap4_regdump_tpcc_channel_28();
	omap4_regdump_tpcc_channel_29();
	omap4_regdump_tpcc_channel_30();
	omap4_regdump_tpcc_channel_31();
	omap4_regdump_tpcc_channel_32();
	omap4_regdump_tpcc_channel_33();
	omap4_regdump_tpcc_channel_34();
	omap4_regdump_tpcc_channel_35();
	omap4_regdump_tpcc_channel_36();
	omap4_regdump_tpcc_channel_37();
	omap4_regdump_tpcc_channel_38();
	omap4_regdump_tpcc_channel_39();
	omap4_regdump_tpcc_channel_40();
	omap4_regdump_tpcc_channel_41();
	omap4_regdump_tpcc_channel_42();
	omap4_regdump_tpcc_channel_43();
	omap4_regdump_tpcc_channel_44();
	omap4_regdump_tpcc_channel_45();
	omap4_regdump_tpcc_channel_46();
	omap4_regdump_tpcc_channel_47();
	omap4_regdump_tpcc_channel_48();
	omap4_regdump_tpcc_channel_49();
	omap4_regdump_tpcc_channel_50();
	omap4_regdump_tpcc_channel_51();
	omap4_regdump_tpcc_channel_52();
	omap4_regdump_tpcc_channel_53();
	omap4_regdump_tpcc_channel_54();
	omap4_regdump_tpcc_channel_55();
	omap4_regdump_tpcc_channel_56();
	omap4_regdump_tpcc_channel_57();
	omap4_regdump_tpcc_channel_58();
	omap4_regdump_tpcc_channel_59();
	omap4_regdump_tpcc_channel_60();
	omap4_regdump_tpcc_channel_61();
	omap4_regdump_tpcc_channel_62();
	omap4_regdump_tpcc_channel_63();
	omap4_regdump_tpcc_channel_64();
	omap4_regdump_tpcc_channel_65();
	omap4_regdump_tpcc_channel_66();
	omap4_regdump_tpcc_channel_67();
	omap4_regdump_tpcc_channel_68();
	omap4_regdump_tpcc_channel_69();
	omap4_regdump_tpcc_channel_70();
	omap4_regdump_tpcc_channel_71();
	omap4_regdump_tpcc_channel_72();
	omap4_regdump_tpcc_channel_73();
	omap4_regdump_tpcc_channel_74();
	omap4_regdump_tpcc_channel_75();
	omap4_regdump_tpcc_channel_76();
	omap4_regdump_tpcc_channel_77();
	omap4_regdump_tpcc_channel_78();
	omap4_regdump_tpcc_channel_79();
	omap4_regdump_tpcc_channel_80();
	omap4_regdump_tpcc_channel_81();
	omap4_regdump_tpcc_channel_82();
	omap4_regdump_tpcc_channel_83();
	omap4_regdump_tpcc_channel_84();
	omap4_regdump_tpcc_channel_85();
	omap4_regdump_tpcc_channel_86();
	omap4_regdump_tpcc_channel_87();
	omap4_regdump_tpcc_channel_88();
	omap4_regdump_tpcc_channel_89();
	omap4_regdump_tpcc_channel_90();
	omap4_regdump_tpcc_channel_91();
	omap4_regdump_tpcc_channel_92();
	omap4_regdump_tpcc_channel_93();
	omap4_regdump_tpcc_channel_94();
	omap4_regdump_tpcc_channel_95();
	omap4_regdump_tpcc_channel_96();
	omap4_regdump_tpcc_channel_97();
	omap4_regdump_tpcc_channel_98();
	omap4_regdump_tpcc_channel_99();
	omap4_regdump_tpcc_channel_100();
	omap4_regdump_tpcc_channel_101();
	omap4_regdump_tpcc_channel_102();
	omap4_regdump_tpcc_channel_103();
	omap4_regdump_tpcc_channel_104();
	omap4_regdump_tpcc_channel_105();
	omap4_regdump_tpcc_channel_106();
	omap4_regdump_tpcc_channel_107();
	omap4_regdump_tpcc_channel_108();
	omap4_regdump_tpcc_channel_109();
	omap4_regdump_tpcc_channel_110();
	omap4_regdump_tpcc_channel_111();
	omap4_regdump_tpcc_channel_112();
	omap4_regdump_tpcc_channel_113();
	omap4_regdump_tpcc_channel_114();
	omap4_regdump_tpcc_channel_115();
	omap4_regdump_tpcc_channel_116();
	omap4_regdump_tpcc_channel_117();
	omap4_regdump_tpcc_channel_118();
	omap4_regdump_tpcc_channel_119();
	omap4_regdump_tpcc_channel_120();
	omap4_regdump_tpcc_channel_121();
	omap4_regdump_tpcc_channel_122();
	omap4_regdump_tpcc_channel_123();
	omap4_regdump_tpcc_channel_124();
	omap4_regdump_tpcc_channel_125();
	omap4_regdump_tpcc_channel_126();
	omap4_regdump_tpcc_channel_127();
}

const struct reginfo regdata_tpcc_channel_0[] = {
	{"TPCC_ABCNT_m_0", 0x01c04008},
	{"TPCC_BIDX_m_0", 0x01c04010},
	{"TPCC_CCNT_m_0", 0x01c0401c},
	{"TPCC_CERH_RN_k_0", 0x01c0201c},
	{"TPCC_CER_RN_k_0", 0x01c02018},
	{"TPCC_CIDX_m_0", 0x01c04018},
	{"TPCC_DCHMAPN_i_0", 0x01c00100},
	{"TPCC_DMAQNUM_n_0", 0x01c00240},
	{"TPCC_DRAEHM_k_0", 0x01c00344},
	{"TPCC_DRAEM_k_0", 0x01c00340},
	{"TPCC_DST_m_0", 0x01c0400c},
	{"TPCC_ECRH_RN_k_0", 0x01c0200c},
	{"TPCC_ECR_RN_k_0", 0x01c02008},
	{"TPCC_EECRH_RN_k_0", 0x01c0202c},
	{"TPCC_EECR_RN_k_0", 0x01c02028},
	{"TPCC_EERH_RN_k_0", 0x01c02024},
	{"TPCC_EER_RN_k_0", 0x01c02020},
	{"TPCC_EESRH_RN_k_0", 0x01c02034},
	{"TPCC_EESR_RN_k_0", 0x01c02030},
	{"TPCC_ERH_RN_k_0", 0x01c02004},
	{"TPCC_ER_RN_k_0", 0x01c02000},
	{"TPCC_ESRH_RN_k_0", 0x01c02014},
	{"TPCC_ESR_RN_k_0", 0x01c02010},
	{"TPCC_ICRH_RN_k_0", 0x01c02074},
	{"TPCC_ICR_RN_k_0", 0x01c02070},
	{"TPCC_IECRH_RN_k_0", 0x01c0205c},
	{"TPCC_IECR_RN_k_0", 0x01c02058},
	{"TPCC_IERH_RN_k_0", 0x01c02054},
	{"TPCC_IER_RN_k_0", 0x01c02050},
	{"TPCC_IESRH_RN_k_0", 0x01c02064},
	{"TPCC_IESR_RN_k_0", 0x01c02060},
	{"TPCC_IEVAL_RN_k_0", 0x01c02078},
	{"TPCC_IPRH_RN_k_0", 0x01c0206c},
	{"TPCC_IPR_RN_k_0", 0x01c02068},
	{"TPCC_LNK_m_0", 0x01c04014},
	{"TPCC_OPT_m_0", 0x01c04000},
	{"TPCC_Q0E_o_0", 0x01c00400},
	{"TPCC_Q1E_o_0", 0x01c00440},
	{"TPCC_QCHMAPN_j_0", 0x01c00200},
	{"TPCC_QEECR_RN_k_0", 0x01c02088},
	{"TPCC_QEER_RN_k_0", 0x01c02084},
	{"TPCC_QEESR_RN_k_0", 0x01c0208c},
	{"TPCC_QER_RN_k_0", 0x01c02080},
	{"TPCC_QRAEM_k_0", 0x01c00380},
	{"TPCC_QSECR_RN_k_0", 0x01c02094},
	{"TPCC_QSER_RN_k_0", 0x01c02090},
	{"TPCC_QSTATN_l_0", 0x01c00600},
	{"TPCC_SECRH_RN_k_0", 0x01c02044},
	{"TPCC_SECR_RN_k_0", 0x01c02040},
	{"TPCC_SERH_RN_k_0", 0x01c0203c},
	{"TPCC_SER_RN_k_0", 0x01c02038},
	{"TPCC_SRC_m_0", 0x01c04004},
};
void omap4_regdump_tpcc_channel_0(void) {
	pr_info("tpcc_channel_0:\n");
	regdump(regdata_tpcc_channel_0, ARRAY_SIZE(regdata_tpcc_channel_0));
}

const struct reginfo regdata_tpcc_channel_1[] = {
	{"TPCC_ABCNT_m_1", 0x01c04028},
	{"TPCC_BIDX_m_1", 0x01c04030},
	{"TPCC_CCNT_m_1", 0x01c0403c},
	{"TPCC_CERH_RN_k_1", 0x01c0221c},
	{"TPCC_CER_RN_k_1", 0x01c02218},
	{"TPCC_CIDX_m_1", 0x01c04038},
	{"TPCC_DCHMAPN_i_1", 0x01c00104},
	{"TPCC_DMAQNUM_n_1", 0x01c00244},
	{"TPCC_DRAEHM_k_1", 0x01c0034c},
	{"TPCC_DRAEM_k_1", 0x01c00348},
	{"TPCC_DST_m_1", 0x01c0402c},
	{"TPCC_ECRH_RN_k_1", 0x01c0220c},
	{"TPCC_ECR_RN_k_1", 0x01c02208},
	{"TPCC_EECRH_RN_k_1", 0x01c0222c},
	{"TPCC_EECR_RN_k_1", 0x01c02228},
	{"TPCC_EERH_RN_k_1", 0x01c02224},
	{"TPCC_EER_RN_k_1", 0x01c02220},
	{"TPCC_EESRH_RN_k_1", 0x01c02234},
	{"TPCC_EESR_RN_k_1", 0x01c02230},
	{"TPCC_ERH_RN_k_1", 0x01c02204},
	{"TPCC_ER_RN_k_1", 0x01c02200},
	{"TPCC_ESRH_RN_k_1", 0x01c02214},
	{"TPCC_ESR_RN_k_1", 0x01c02210},
	{"TPCC_ICRH_RN_k_1", 0x01c02274},
	{"TPCC_ICR_RN_k_1", 0x01c02270},
	{"TPCC_IECRH_RN_k_1", 0x01c0225c},
	{"TPCC_IECR_RN_k_1", 0x01c02258},
	{"TPCC_IERH_RN_k_1", 0x01c02254},
	{"TPCC_IER_RN_k_1", 0x01c02250},
	{"TPCC_IESRH_RN_k_1", 0x01c02264},
	{"TPCC_IESR_RN_k_1", 0x01c02260},
	{"TPCC_IEVAL_RN_k_1", 0x01c02278},
	{"TPCC_IPRH_RN_k_1", 0x01c0226c},
	{"TPCC_IPR_RN_k_1", 0x01c02268},
	{"TPCC_LNK_m_1", 0x01c04034},
	{"TPCC_OPT_m_1", 0x01c04020},
	{"TPCC_Q0E_o_1", 0x01c00404},
	{"TPCC_Q1E_o_1", 0x01c00444},
	{"TPCC_QCHMAPN_j_1", 0x01c00204},
	{"TPCC_QEECR_RN_k_1", 0x01c02288},
	{"TPCC_QEER_RN_k_1", 0x01c02284},
	{"TPCC_QEESR_RN_k_1", 0x01c0228c},
	{"TPCC_QER_RN_k_1", 0x01c02280},
	{"TPCC_QRAEM_k_1", 0x01c00384},
	{"TPCC_QSECR_RN_k_1", 0x01c02294},
	{"TPCC_QSER_RN_k_1", 0x01c02290},
	{"TPCC_QSTATN_l_1", 0x01c00604},
	{"TPCC_SECRH_RN_k_1", 0x01c02244},
	{"TPCC_SECR_RN_k_1", 0x01c02240},
	{"TPCC_SERH_RN_k_1", 0x01c0223c},
	{"TPCC_SER_RN_k_1", 0x01c02238},
	{"TPCC_SRC_m_1", 0x01c04024},
};
void omap4_regdump_tpcc_channel_1(void) {
	pr_info("tpcc_channel_1:\n");
	regdump(regdata_tpcc_channel_1, ARRAY_SIZE(regdata_tpcc_channel_1));
}

const struct reginfo regdata_tpcc_channel_2[] = {
	{"TPCC_ABCNT_m_2", 0x01c04048},
	{"TPCC_BIDX_m_2", 0x01c04050},
	{"TPCC_CCNT_m_2", 0x01c0405c},
	{"TPCC_CERH_RN_k_2", 0x01c0241c},
	{"TPCC_CER_RN_k_2", 0x01c02418},
	{"TPCC_CIDX_m_2", 0x01c04058},
	{"TPCC_DCHMAPN_i_2", 0x01c00108},
	{"TPCC_DMAQNUM_n_2", 0x01c00248},
	{"TPCC_DRAEHM_k_2", 0x01c00354},
	{"TPCC_DRAEM_k_2", 0x01c00350},
	{"TPCC_DST_m_2", 0x01c0404c},
	{"TPCC_ECRH_RN_k_2", 0x01c0240c},
	{"TPCC_ECR_RN_k_2", 0x01c02408},
	{"TPCC_EECRH_RN_k_2", 0x01c0242c},
	{"TPCC_EECR_RN_k_2", 0x01c02428},
	{"TPCC_EERH_RN_k_2", 0x01c02424},
	{"TPCC_EER_RN_k_2", 0x01c02420},
	{"TPCC_EESRH_RN_k_2", 0x01c02434},
	{"TPCC_EESR_RN_k_2", 0x01c02430},
	{"TPCC_ERH_RN_k_2", 0x01c02404},
	{"TPCC_ER_RN_k_2", 0x01c02400},
	{"TPCC_ESRH_RN_k_2", 0x01c02414},
	{"TPCC_ESR_RN_k_2", 0x01c02410},
	{"TPCC_ICRH_RN_k_2", 0x01c02474},
	{"TPCC_ICR_RN_k_2", 0x01c02470},
	{"TPCC_IECRH_RN_k_2", 0x01c0245c},
	{"TPCC_IECR_RN_k_2", 0x01c02458},
	{"TPCC_IERH_RN_k_2", 0x01c02454},
	{"TPCC_IER_RN_k_2", 0x01c02450},
	{"TPCC_IESRH_RN_k_2", 0x01c02464},
	{"TPCC_IESR_RN_k_2", 0x01c02460},
	{"TPCC_IEVAL_RN_k_2", 0x01c02478},
	{"TPCC_IPRH_RN_k_2", 0x01c0246c},
	{"TPCC_IPR_RN_k_2", 0x01c02468},
	{"TPCC_LNK_m_2", 0x01c04054},
	{"TPCC_OPT_m_2", 0x01c04040},
	{"TPCC_Q0E_o_2", 0x01c00408},
	{"TPCC_Q1E_o_2", 0x01c00448},
	{"TPCC_QCHMAPN_j_2", 0x01c00208},
	{"TPCC_QEECR_RN_k_2", 0x01c02488},
	{"TPCC_QEER_RN_k_2", 0x01c02484},
	{"TPCC_QEESR_RN_k_2", 0x01c0248c},
	{"TPCC_QER_RN_k_2", 0x01c02480},
	{"TPCC_QRAEM_k_2", 0x01c00388},
	{"TPCC_QSECR_RN_k_2", 0x01c02494},
	{"TPCC_QSER_RN_k_2", 0x01c02490},
	{"TPCC_SECRH_RN_k_2", 0x01c02444},
	{"TPCC_SECR_RN_k_2", 0x01c02440},
	{"TPCC_SERH_RN_k_2", 0x01c0243c},
	{"TPCC_SER_RN_k_2", 0x01c02438},
	{"TPCC_SRC_m_2", 0x01c04044},
};
void omap4_regdump_tpcc_channel_2(void) {
	pr_info("tpcc_channel_2:\n");
	regdump(regdata_tpcc_channel_2, ARRAY_SIZE(regdata_tpcc_channel_2));
}

const struct reginfo regdata_tpcc_channel_3[] = {
	{"TPCC_ABCNT_m_3", 0x01c04068},
	{"TPCC_BIDX_m_3", 0x01c04070},
	{"TPCC_CCNT_m_3", 0x01c0407c},
	{"TPCC_CERH_RN_k_3", 0x01c0261c},
	{"TPCC_CER_RN_k_3", 0x01c02618},
	{"TPCC_CIDX_m_3", 0x01c04078},
	{"TPCC_DCHMAPN_i_3", 0x01c0010c},
	{"TPCC_DMAQNUM_n_3", 0x01c0024c},
	{"TPCC_DRAEHM_k_3", 0x01c0035c},
	{"TPCC_DRAEM_k_3", 0x01c00358},
	{"TPCC_DST_m_3", 0x01c0406c},
	{"TPCC_ECRH_RN_k_3", 0x01c0260c},
	{"TPCC_ECR_RN_k_3", 0x01c02608},
	{"TPCC_EECRH_RN_k_3", 0x01c0262c},
	{"TPCC_EECR_RN_k_3", 0x01c02628},
	{"TPCC_EERH_RN_k_3", 0x01c02624},
	{"TPCC_EER_RN_k_3", 0x01c02620},
	{"TPCC_EESRH_RN_k_3", 0x01c02634},
	{"TPCC_EESR_RN_k_3", 0x01c02630},
	{"TPCC_ERH_RN_k_3", 0x01c02604},
	{"TPCC_ER_RN_k_3", 0x01c02600},
	{"TPCC_ESRH_RN_k_3", 0x01c02614},
	{"TPCC_ESR_RN_k_3", 0x01c02610},
	{"TPCC_ICRH_RN_k_3", 0x01c02674},
	{"TPCC_ICR_RN_k_3", 0x01c02670},
	{"TPCC_IECRH_RN_k_3", 0x01c0265c},
	{"TPCC_IECR_RN_k_3", 0x01c02658},
	{"TPCC_IERH_RN_k_3", 0x01c02654},
	{"TPCC_IER_RN_k_3", 0x01c02650},
	{"TPCC_IESRH_RN_k_3", 0x01c02664},
	{"TPCC_IESR_RN_k_3", 0x01c02660},
	{"TPCC_IEVAL_RN_k_3", 0x01c02678},
	{"TPCC_IPRH_RN_k_3", 0x01c0266c},
	{"TPCC_IPR_RN_k_3", 0x01c02668},
	{"TPCC_LNK_m_3", 0x01c04074},
	{"TPCC_OPT_m_3", 0x01c04060},
	{"TPCC_Q0E_o_3", 0x01c0040c},
	{"TPCC_Q1E_o_3", 0x01c0044c},
	{"TPCC_QCHMAPN_j_3", 0x01c0020c},
	{"TPCC_QEECR_RN_k_3", 0x01c02688},
	{"TPCC_QEER_RN_k_3", 0x01c02684},
	{"TPCC_QEESR_RN_k_3", 0x01c0268c},
	{"TPCC_QER_RN_k_3", 0x01c02680},
	{"TPCC_QRAEM_k_3", 0x01c0038c},
	{"TPCC_QSECR_RN_k_3", 0x01c02694},
	{"TPCC_QSER_RN_k_3", 0x01c02690},
	{"TPCC_SECRH_RN_k_3", 0x01c02644},
	{"TPCC_SECR_RN_k_3", 0x01c02640},
	{"TPCC_SERH_RN_k_3", 0x01c0263c},
	{"TPCC_SER_RN_k_3", 0x01c02638},
	{"TPCC_SRC_m_3", 0x01c04064},
};
void omap4_regdump_tpcc_channel_3(void) {
	pr_info("tpcc_channel_3:\n");
	regdump(regdata_tpcc_channel_3, ARRAY_SIZE(regdata_tpcc_channel_3));
}

const struct reginfo regdata_tpcc_channel_4[] = {
	{"TPCC_ABCNT_m_4", 0x01c04088},
	{"TPCC_BIDX_m_4", 0x01c04090},
	{"TPCC_CCNT_m_4", 0x01c0409c},
	{"TPCC_CERH_RN_k_4", 0x01c0281c},
	{"TPCC_CER_RN_k_4", 0x01c02818},
	{"TPCC_CIDX_m_4", 0x01c04098},
	{"TPCC_DCHMAPN_i_4", 0x01c00110},
	{"TPCC_DMAQNUM_n_4", 0x01c00250},
	{"TPCC_DRAEHM_k_4", 0x01c00364},
	{"TPCC_DRAEM_k_4", 0x01c00360},
	{"TPCC_DST_m_4", 0x01c0408c},
	{"TPCC_ECRH_RN_k_4", 0x01c0280c},
	{"TPCC_ECR_RN_k_4", 0x01c02808},
	{"TPCC_EECRH_RN_k_4", 0x01c0282c},
	{"TPCC_EECR_RN_k_4", 0x01c02828},
	{"TPCC_EERH_RN_k_4", 0x01c02824},
	{"TPCC_EER_RN_k_4", 0x01c02820},
	{"TPCC_EESRH_RN_k_4", 0x01c02834},
	{"TPCC_EESR_RN_k_4", 0x01c02830},
	{"TPCC_ERH_RN_k_4", 0x01c02804},
	{"TPCC_ER_RN_k_4", 0x01c02800},
	{"TPCC_ESRH_RN_k_4", 0x01c02814},
	{"TPCC_ESR_RN_k_4", 0x01c02810},
	{"TPCC_ICRH_RN_k_4", 0x01c02874},
	{"TPCC_ICR_RN_k_4", 0x01c02870},
	{"TPCC_IECRH_RN_k_4", 0x01c0285c},
	{"TPCC_IECR_RN_k_4", 0x01c02858},
	{"TPCC_IERH_RN_k_4", 0x01c02854},
	{"TPCC_IER_RN_k_4", 0x01c02850},
	{"TPCC_IESRH_RN_k_4", 0x01c02864},
	{"TPCC_IESR_RN_k_4", 0x01c02860},
	{"TPCC_IEVAL_RN_k_4", 0x01c02878},
	{"TPCC_IPRH_RN_k_4", 0x01c0286c},
	{"TPCC_IPR_RN_k_4", 0x01c02868},
	{"TPCC_LNK_m_4", 0x01c04094},
	{"TPCC_OPT_m_4", 0x01c04080},
	{"TPCC_Q0E_o_4", 0x01c00410},
	{"TPCC_Q1E_o_4", 0x01c00450},
	{"TPCC_QEECR_RN_k_4", 0x01c02888},
	{"TPCC_QEER_RN_k_4", 0x01c02884},
	{"TPCC_QEESR_RN_k_4", 0x01c0288c},
	{"TPCC_QER_RN_k_4", 0x01c02880},
	{"TPCC_QRAEM_k_4", 0x01c00390},
	{"TPCC_QSECR_RN_k_4", 0x01c02894},
	{"TPCC_QSER_RN_k_4", 0x01c02890},
	{"TPCC_SECRH_RN_k_4", 0x01c02844},
	{"TPCC_SECR_RN_k_4", 0x01c02840},
	{"TPCC_SERH_RN_k_4", 0x01c0283c},
	{"TPCC_SER_RN_k_4", 0x01c02838},
	{"TPCC_SRC_m_4", 0x01c04084},
};
void omap4_regdump_tpcc_channel_4(void) {
	pr_info("tpcc_channel_4:\n");
	regdump(regdata_tpcc_channel_4, ARRAY_SIZE(regdata_tpcc_channel_4));
}

const struct reginfo regdata_tpcc_channel_5[] = {
	{"TPCC_ABCNT_m_5", 0x01c040a8},
	{"TPCC_BIDX_m_5", 0x01c040b0},
	{"TPCC_CCNT_m_5", 0x01c040bc},
	{"TPCC_CERH_RN_k_5", 0x01c02a1c},
	{"TPCC_CER_RN_k_5", 0x01c02a18},
	{"TPCC_CIDX_m_5", 0x01c040b8},
	{"TPCC_DCHMAPN_i_5", 0x01c00114},
	{"TPCC_DMAQNUM_n_5", 0x01c00254},
	{"TPCC_DRAEHM_k_5", 0x01c0036c},
	{"TPCC_DRAEM_k_5", 0x01c00368},
	{"TPCC_DST_m_5", 0x01c040ac},
	{"TPCC_ECRH_RN_k_5", 0x01c02a0c},
	{"TPCC_ECR_RN_k_5", 0x01c02a08},
	{"TPCC_EECRH_RN_k_5", 0x01c02a2c},
	{"TPCC_EECR_RN_k_5", 0x01c02a28},
	{"TPCC_EERH_RN_k_5", 0x01c02a24},
	{"TPCC_EER_RN_k_5", 0x01c02a20},
	{"TPCC_EESRH_RN_k_5", 0x01c02a34},
	{"TPCC_EESR_RN_k_5", 0x01c02a30},
	{"TPCC_ERH_RN_k_5", 0x01c02a04},
	{"TPCC_ER_RN_k_5", 0x01c02a00},
	{"TPCC_ESRH_RN_k_5", 0x01c02a14},
	{"TPCC_ESR_RN_k_5", 0x01c02a10},
	{"TPCC_ICRH_RN_k_5", 0x01c02a74},
	{"TPCC_ICR_RN_k_5", 0x01c02a70},
	{"TPCC_IECRH_RN_k_5", 0x01c02a5c},
	{"TPCC_IECR_RN_k_5", 0x01c02a58},
	{"TPCC_IERH_RN_k_5", 0x01c02a54},
	{"TPCC_IER_RN_k_5", 0x01c02a50},
	{"TPCC_IESRH_RN_k_5", 0x01c02a64},
	{"TPCC_IESR_RN_k_5", 0x01c02a60},
	{"TPCC_IEVAL_RN_k_5", 0x01c02a78},
	{"TPCC_IPRH_RN_k_5", 0x01c02a6c},
	{"TPCC_IPR_RN_k_5", 0x01c02a68},
	{"TPCC_LNK_m_5", 0x01c040b4},
	{"TPCC_OPT_m_5", 0x01c040a0},
	{"TPCC_Q0E_o_5", 0x01c00414},
	{"TPCC_Q1E_o_5", 0x01c00454},
	{"TPCC_QEECR_RN_k_5", 0x01c02a88},
	{"TPCC_QEER_RN_k_5", 0x01c02a84},
	{"TPCC_QEESR_RN_k_5", 0x01c02a8c},
	{"TPCC_QER_RN_k_5", 0x01c02a80},
	{"TPCC_QRAEM_k_5", 0x01c00394},
	{"TPCC_QSECR_RN_k_5", 0x01c02a94},
	{"TPCC_QSER_RN_k_5", 0x01c02a90},
	{"TPCC_SECRH_RN_k_5", 0x01c02a44},
	{"TPCC_SECR_RN_k_5", 0x01c02a40},
	{"TPCC_SERH_RN_k_5", 0x01c02a3c},
	{"TPCC_SER_RN_k_5", 0x01c02a38},
	{"TPCC_SRC_m_5", 0x01c040a4},
};
void omap4_regdump_tpcc_channel_5(void) {
	pr_info("tpcc_channel_5:\n");
	regdump(regdata_tpcc_channel_5, ARRAY_SIZE(regdata_tpcc_channel_5));
}

const struct reginfo regdata_tpcc_channel_6[] = {
	{"TPCC_ABCNT_m_6", 0x01c040c8},
	{"TPCC_BIDX_m_6", 0x01c040d0},
	{"TPCC_CCNT_m_6", 0x01c040dc},
	{"TPCC_CERH_RN_k_6", 0x01c02c1c},
	{"TPCC_CER_RN_k_6", 0x01c02c18},
	{"TPCC_CIDX_m_6", 0x01c040d8},
	{"TPCC_DCHMAPN_i_6", 0x01c00118},
	{"TPCC_DMAQNUM_n_6", 0x01c00258},
	{"TPCC_DRAEHM_k_6", 0x01c00374},
	{"TPCC_DRAEM_k_6", 0x01c00370},
	{"TPCC_DST_m_6", 0x01c040cc},
	{"TPCC_ECRH_RN_k_6", 0x01c02c0c},
	{"TPCC_ECR_RN_k_6", 0x01c02c08},
	{"TPCC_EECRH_RN_k_6", 0x01c02c2c},
	{"TPCC_EECR_RN_k_6", 0x01c02c28},
	{"TPCC_EERH_RN_k_6", 0x01c02c24},
	{"TPCC_EER_RN_k_6", 0x01c02c20},
	{"TPCC_EESRH_RN_k_6", 0x01c02c34},
	{"TPCC_EESR_RN_k_6", 0x01c02c30},
	{"TPCC_ERH_RN_k_6", 0x01c02c04},
	{"TPCC_ER_RN_k_6", 0x01c02c00},
	{"TPCC_ESRH_RN_k_6", 0x01c02c14},
	{"TPCC_ESR_RN_k_6", 0x01c02c10},
	{"TPCC_ICRH_RN_k_6", 0x01c02c74},
	{"TPCC_ICR_RN_k_6", 0x01c02c70},
	{"TPCC_IECRH_RN_k_6", 0x01c02c5c},
	{"TPCC_IECR_RN_k_6", 0x01c02c58},
	{"TPCC_IERH_RN_k_6", 0x01c02c54},
	{"TPCC_IER_RN_k_6", 0x01c02c50},
	{"TPCC_IESRH_RN_k_6", 0x01c02c64},
	{"TPCC_IESR_RN_k_6", 0x01c02c60},
	{"TPCC_IEVAL_RN_k_6", 0x01c02c78},
	{"TPCC_IPRH_RN_k_6", 0x01c02c6c},
	{"TPCC_IPR_RN_k_6", 0x01c02c68},
	{"TPCC_LNK_m_6", 0x01c040d4},
	{"TPCC_OPT_m_6", 0x01c040c0},
	{"TPCC_Q0E_o_6", 0x01c00418},
	{"TPCC_Q1E_o_6", 0x01c00458},
	{"TPCC_QEECR_RN_k_6", 0x01c02c88},
	{"TPCC_QEER_RN_k_6", 0x01c02c84},
	{"TPCC_QEESR_RN_k_6", 0x01c02c8c},
	{"TPCC_QER_RN_k_6", 0x01c02c80},
	{"TPCC_QRAEM_k_6", 0x01c00398},
	{"TPCC_QSECR_RN_k_6", 0x01c02c94},
	{"TPCC_QSER_RN_k_6", 0x01c02c90},
	{"TPCC_SECRH_RN_k_6", 0x01c02c44},
	{"TPCC_SECR_RN_k_6", 0x01c02c40},
	{"TPCC_SERH_RN_k_6", 0x01c02c3c},
	{"TPCC_SER_RN_k_6", 0x01c02c38},
	{"TPCC_SRC_m_6", 0x01c040c4},
};
void omap4_regdump_tpcc_channel_6(void) {
	pr_info("tpcc_channel_6:\n");
	regdump(regdata_tpcc_channel_6, ARRAY_SIZE(regdata_tpcc_channel_6));
}

const struct reginfo regdata_tpcc_channel_7[] = {
	{"TPCC_ABCNT_m_7", 0x01c040e8},
	{"TPCC_BIDX_m_7", 0x01c040f0},
	{"TPCC_CCNT_m_7", 0x01c040fc},
	{"TPCC_CERH_RN_k_7", 0x01c02e1c},
	{"TPCC_CER_RN_k_7", 0x01c02e18},
	{"TPCC_CIDX_m_7", 0x01c040f8},
	{"TPCC_DCHMAPN_i_7", 0x01c0011c},
	{"TPCC_DMAQNUM_n_7", 0x01c0025c},
	{"TPCC_DRAEHM_k_7", 0x01c0037c},
	{"TPCC_DRAEM_k_7", 0x01c00378},
	{"TPCC_DST_m_7", 0x01c040ec},
	{"TPCC_ECRH_RN_k_7", 0x01c02e0c},
	{"TPCC_ECR_RN_k_7", 0x01c02e08},
	{"TPCC_EECRH_RN_k_7", 0x01c02e2c},
	{"TPCC_EECR_RN_k_7", 0x01c02e28},
	{"TPCC_EERH_RN_k_7", 0x01c02e24},
	{"TPCC_EER_RN_k_7", 0x01c02e20},
	{"TPCC_EESRH_RN_k_7", 0x01c02e34},
	{"TPCC_EESR_RN_k_7", 0x01c02e30},
	{"TPCC_ERH_RN_k_7", 0x01c02e04},
	{"TPCC_ER_RN_k_7", 0x01c02e00},
	{"TPCC_ESRH_RN_k_7", 0x01c02e14},
	{"TPCC_ESR_RN_k_7", 0x01c02e10},
	{"TPCC_ICRH_RN_k_7", 0x01c02e74},
	{"TPCC_ICR_RN_k_7", 0x01c02e70},
	{"TPCC_IECRH_RN_k_7", 0x01c02e5c},
	{"TPCC_IECR_RN_k_7", 0x01c02e58},
	{"TPCC_IERH_RN_k_7", 0x01c02e54},
	{"TPCC_IER_RN_k_7", 0x01c02e50},
	{"TPCC_IESRH_RN_k_7", 0x01c02e64},
	{"TPCC_IESR_RN_k_7", 0x01c02e60},
	{"TPCC_IEVAL_RN_k_7", 0x01c02e78},
	{"TPCC_IPRH_RN_k_7", 0x01c02e6c},
	{"TPCC_IPR_RN_k_7", 0x01c02e68},
	{"TPCC_LNK_m_7", 0x01c040f4},
	{"TPCC_OPT_m_7", 0x01c040e0},
	{"TPCC_Q0E_o_7", 0x01c0041c},
	{"TPCC_Q1E_o_7", 0x01c0045c},
	{"TPCC_QEECR_RN_k_7", 0x01c02e88},
	{"TPCC_QEER_RN_k_7", 0x01c02e84},
	{"TPCC_QEESR_RN_k_7", 0x01c02e8c},
	{"TPCC_QER_RN_k_7", 0x01c02e80},
	{"TPCC_QRAEM_k_7", 0x01c0039c},
	{"TPCC_QSECR_RN_k_7", 0x01c02e94},
	{"TPCC_QSER_RN_k_7", 0x01c02e90},
	{"TPCC_SECRH_RN_k_7", 0x01c02e44},
	{"TPCC_SECR_RN_k_7", 0x01c02e40},
	{"TPCC_SERH_RN_k_7", 0x01c02e3c},
	{"TPCC_SER_RN_k_7", 0x01c02e38},
	{"TPCC_SRC_m_7", 0x01c040e4},
};
void omap4_regdump_tpcc_channel_7(void) {
	pr_info("tpcc_channel_7:\n");
	regdump(regdata_tpcc_channel_7, ARRAY_SIZE(regdata_tpcc_channel_7));
}

const struct reginfo regdata_tpcc_channel_8[] = {
	{"TPCC_ABCNT_m_8", 0x01c04108},
	{"TPCC_BIDX_m_8", 0x01c04110},
	{"TPCC_CCNT_m_8", 0x01c0411c},
	{"TPCC_CIDX_m_8", 0x01c04118},
	{"TPCC_DCHMAPN_i_8", 0x01c00120},
	{"TPCC_DST_m_8", 0x01c0410c},
	{"TPCC_LNK_m_8", 0x01c04114},
	{"TPCC_OPT_m_8", 0x01c04100},
	{"TPCC_Q0E_o_8", 0x01c00420},
	{"TPCC_Q1E_o_8", 0x01c00460},
	{"TPCC_SRC_m_8", 0x01c04104},
};
void omap4_regdump_tpcc_channel_8(void) {
	pr_info("tpcc_channel_8:\n");
	regdump(regdata_tpcc_channel_8, ARRAY_SIZE(regdata_tpcc_channel_8));
}

const struct reginfo regdata_tpcc_channel_9[] = {
	{"TPCC_ABCNT_m_9", 0x01c04128},
	{"TPCC_BIDX_m_9", 0x01c04130},
	{"TPCC_CCNT_m_9", 0x01c0413c},
	{"TPCC_CIDX_m_9", 0x01c04138},
	{"TPCC_DCHMAPN_i_9", 0x01c00124},
	{"TPCC_DST_m_9", 0x01c0412c},
	{"TPCC_LNK_m_9", 0x01c04134},
	{"TPCC_OPT_m_9", 0x01c04120},
	{"TPCC_Q0E_o_9", 0x01c00424},
	{"TPCC_Q1E_o_9", 0x01c00464},
	{"TPCC_SRC_m_9", 0x01c04124},
};
void omap4_regdump_tpcc_channel_9(void) {
	pr_info("tpcc_channel_9:\n");
	regdump(regdata_tpcc_channel_9, ARRAY_SIZE(regdata_tpcc_channel_9));
}

const struct reginfo regdata_tpcc_channel_10[] = {
	{"TPCC_ABCNT_m_10", 0x01c04148},
	{"TPCC_BIDX_m_10", 0x01c04150},
	{"TPCC_CCNT_m_10", 0x01c0415c},
	{"TPCC_CIDX_m_10", 0x01c04158},
	{"TPCC_DCHMAPN_i_10", 0x01c00128},
	{"TPCC_DST_m_10", 0x01c0414c},
	{"TPCC_LNK_m_10", 0x01c04154},
	{"TPCC_OPT_m_10", 0x01c04140},
	{"TPCC_Q0E_o_10", 0x01c00428},
	{"TPCC_Q1E_o_10", 0x01c00468},
	{"TPCC_SRC_m_10", 0x01c04144},
};
void omap4_regdump_tpcc_channel_10(void) {
	pr_info("tpcc_channel_10:\n");
	regdump(regdata_tpcc_channel_10, ARRAY_SIZE(regdata_tpcc_channel_10));
}

const struct reginfo regdata_tpcc_channel_11[] = {
	{"TPCC_ABCNT_m_11", 0x01c04168},
	{"TPCC_BIDX_m_11", 0x01c04170},
	{"TPCC_CCNT_m_11", 0x01c0417c},
	{"TPCC_CIDX_m_11", 0x01c04178},
	{"TPCC_DCHMAPN_i_11", 0x01c0012c},
	{"TPCC_DST_m_11", 0x01c0416c},
	{"TPCC_LNK_m_11", 0x01c04174},
	{"TPCC_OPT_m_11", 0x01c04160},
	{"TPCC_Q0E_o_11", 0x01c0042c},
	{"TPCC_Q1E_o_11", 0x01c0046c},
	{"TPCC_SRC_m_11", 0x01c04164},
};
void omap4_regdump_tpcc_channel_11(void) {
	pr_info("tpcc_channel_11:\n");
	regdump(regdata_tpcc_channel_11, ARRAY_SIZE(regdata_tpcc_channel_11));
}

const struct reginfo regdata_tpcc_channel_12[] = {
	{"TPCC_ABCNT_m_12", 0x01c04188},
	{"TPCC_BIDX_m_12", 0x01c04190},
	{"TPCC_CCNT_m_12", 0x01c0419c},
	{"TPCC_CIDX_m_12", 0x01c04198},
	{"TPCC_DCHMAPN_i_12", 0x01c00130},
	{"TPCC_DST_m_12", 0x01c0418c},
	{"TPCC_LNK_m_12", 0x01c04194},
	{"TPCC_OPT_m_12", 0x01c04180},
	{"TPCC_Q0E_o_12", 0x01c00430},
	{"TPCC_Q1E_o_12", 0x01c00470},
	{"TPCC_SRC_m_12", 0x01c04184},
};
void omap4_regdump_tpcc_channel_12(void) {
	pr_info("tpcc_channel_12:\n");
	regdump(regdata_tpcc_channel_12, ARRAY_SIZE(regdata_tpcc_channel_12));
}

const struct reginfo regdata_tpcc_channel_13[] = {
	{"TPCC_ABCNT_m_13", 0x01c041a8},
	{"TPCC_BIDX_m_13", 0x01c041b0},
	{"TPCC_CCNT_m_13", 0x01c041bc},
	{"TPCC_CIDX_m_13", 0x01c041b8},
	{"TPCC_DCHMAPN_i_13", 0x01c00134},
	{"TPCC_DST_m_13", 0x01c041ac},
	{"TPCC_LNK_m_13", 0x01c041b4},
	{"TPCC_OPT_m_13", 0x01c041a0},
	{"TPCC_Q0E_o_13", 0x01c00434},
	{"TPCC_Q1E_o_13", 0x01c00474},
	{"TPCC_SRC_m_13", 0x01c041a4},
};
void omap4_regdump_tpcc_channel_13(void) {
	pr_info("tpcc_channel_13:\n");
	regdump(regdata_tpcc_channel_13, ARRAY_SIZE(regdata_tpcc_channel_13));
}

const struct reginfo regdata_tpcc_channel_14[] = {
	{"TPCC_ABCNT_m_14", 0x01c041c8},
	{"TPCC_BIDX_m_14", 0x01c041d0},
	{"TPCC_CCNT_m_14", 0x01c041dc},
	{"TPCC_CIDX_m_14", 0x01c041d8},
	{"TPCC_DCHMAPN_i_14", 0x01c00138},
	{"TPCC_DST_m_14", 0x01c041cc},
	{"TPCC_LNK_m_14", 0x01c041d4},
	{"TPCC_OPT_m_14", 0x01c041c0},
	{"TPCC_Q0E_o_14", 0x01c00438},
	{"TPCC_Q1E_o_14", 0x01c00478},
	{"TPCC_SRC_m_14", 0x01c041c4},
};
void omap4_regdump_tpcc_channel_14(void) {
	pr_info("tpcc_channel_14:\n");
	regdump(regdata_tpcc_channel_14, ARRAY_SIZE(regdata_tpcc_channel_14));
}

const struct reginfo regdata_tpcc_channel_15[] = {
	{"TPCC_ABCNT_m_15", 0x01c041e8},
	{"TPCC_BIDX_m_15", 0x01c041f0},
	{"TPCC_CCNT_m_15", 0x01c041fc},
	{"TPCC_CIDX_m_15", 0x01c041f8},
	{"TPCC_DCHMAPN_i_15", 0x01c0013c},
	{"TPCC_DST_m_15", 0x01c041ec},
	{"TPCC_LNK_m_15", 0x01c041f4},
	{"TPCC_OPT_m_15", 0x01c041e0},
	{"TPCC_Q0E_o_15", 0x01c0043c},
	{"TPCC_Q1E_o_15", 0x01c0047c},
	{"TPCC_SRC_m_15", 0x01c041e4},
};
void omap4_regdump_tpcc_channel_15(void) {
	pr_info("tpcc_channel_15:\n");
	regdump(regdata_tpcc_channel_15, ARRAY_SIZE(regdata_tpcc_channel_15));
}

const struct reginfo regdata_tpcc_channel_16[] = {
	{"TPCC_ABCNT_m_16", 0x01c04208},
	{"TPCC_BIDX_m_16", 0x01c04210},
	{"TPCC_CCNT_m_16", 0x01c0421c},
	{"TPCC_CIDX_m_16", 0x01c04218},
	{"TPCC_DCHMAPN_i_16", 0x01c00140},
	{"TPCC_DST_m_16", 0x01c0420c},
	{"TPCC_LNK_m_16", 0x01c04214},
	{"TPCC_OPT_m_16", 0x01c04200},
	{"TPCC_SRC_m_16", 0x01c04204},
};
void omap4_regdump_tpcc_channel_16(void) {
	pr_info("tpcc_channel_16:\n");
	regdump(regdata_tpcc_channel_16, ARRAY_SIZE(regdata_tpcc_channel_16));
}

const struct reginfo regdata_tpcc_channel_17[] = {
	{"TPCC_ABCNT_m_17", 0x01c04228},
	{"TPCC_BIDX_m_17", 0x01c04230},
	{"TPCC_CCNT_m_17", 0x01c0423c},
	{"TPCC_CIDX_m_17", 0x01c04238},
	{"TPCC_DCHMAPN_i_17", 0x01c00144},
	{"TPCC_DST_m_17", 0x01c0422c},
	{"TPCC_LNK_m_17", 0x01c04234},
	{"TPCC_OPT_m_17", 0x01c04220},
	{"TPCC_SRC_m_17", 0x01c04224},
};
void omap4_regdump_tpcc_channel_17(void) {
	pr_info("tpcc_channel_17:\n");
	regdump(regdata_tpcc_channel_17, ARRAY_SIZE(regdata_tpcc_channel_17));
}

const struct reginfo regdata_tpcc_channel_18[] = {
	{"TPCC_ABCNT_m_18", 0x01c04248},
	{"TPCC_BIDX_m_18", 0x01c04250},
	{"TPCC_CCNT_m_18", 0x01c0425c},
	{"TPCC_CIDX_m_18", 0x01c04258},
	{"TPCC_DCHMAPN_i_18", 0x01c00148},
	{"TPCC_DST_m_18", 0x01c0424c},
	{"TPCC_LNK_m_18", 0x01c04254},
	{"TPCC_OPT_m_18", 0x01c04240},
	{"TPCC_SRC_m_18", 0x01c04244},
};
void omap4_regdump_tpcc_channel_18(void) {
	pr_info("tpcc_channel_18:\n");
	regdump(regdata_tpcc_channel_18, ARRAY_SIZE(regdata_tpcc_channel_18));
}

const struct reginfo regdata_tpcc_channel_19[] = {
	{"TPCC_ABCNT_m_19", 0x01c04268},
	{"TPCC_BIDX_m_19", 0x01c04270},
	{"TPCC_CCNT_m_19", 0x01c0427c},
	{"TPCC_CIDX_m_19", 0x01c04278},
	{"TPCC_DCHMAPN_i_19", 0x01c0014c},
	{"TPCC_DST_m_19", 0x01c0426c},
	{"TPCC_LNK_m_19", 0x01c04274},
	{"TPCC_OPT_m_19", 0x01c04260},
	{"TPCC_SRC_m_19", 0x01c04264},
};
void omap4_regdump_tpcc_channel_19(void) {
	pr_info("tpcc_channel_19:\n");
	regdump(regdata_tpcc_channel_19, ARRAY_SIZE(regdata_tpcc_channel_19));
}

const struct reginfo regdata_tpcc_channel_20[] = {
	{"TPCC_ABCNT_m_20", 0x01c04288},
	{"TPCC_BIDX_m_20", 0x01c04290},
	{"TPCC_CCNT_m_20", 0x01c0429c},
	{"TPCC_CIDX_m_20", 0x01c04298},
	{"TPCC_DCHMAPN_i_20", 0x01c00150},
	{"TPCC_DST_m_20", 0x01c0428c},
	{"TPCC_LNK_m_20", 0x01c04294},
	{"TPCC_OPT_m_20", 0x01c04280},
	{"TPCC_SRC_m_20", 0x01c04284},
};
void omap4_regdump_tpcc_channel_20(void) {
	pr_info("tpcc_channel_20:\n");
	regdump(regdata_tpcc_channel_20, ARRAY_SIZE(regdata_tpcc_channel_20));
}

const struct reginfo regdata_tpcc_channel_21[] = {
	{"TPCC_ABCNT_m_21", 0x01c042a8},
	{"TPCC_BIDX_m_21", 0x01c042b0},
	{"TPCC_CCNT_m_21", 0x01c042bc},
	{"TPCC_CIDX_m_21", 0x01c042b8},
	{"TPCC_DCHMAPN_i_21", 0x01c00154},
	{"TPCC_DST_m_21", 0x01c042ac},
	{"TPCC_LNK_m_21", 0x01c042b4},
	{"TPCC_OPT_m_21", 0x01c042a0},
	{"TPCC_SRC_m_21", 0x01c042a4},
};
void omap4_regdump_tpcc_channel_21(void) {
	pr_info("tpcc_channel_21:\n");
	regdump(regdata_tpcc_channel_21, ARRAY_SIZE(regdata_tpcc_channel_21));
}

const struct reginfo regdata_tpcc_channel_22[] = {
	{"TPCC_ABCNT_m_22", 0x01c042c8},
	{"TPCC_BIDX_m_22", 0x01c042d0},
	{"TPCC_CCNT_m_22", 0x01c042dc},
	{"TPCC_CIDX_m_22", 0x01c042d8},
	{"TPCC_DCHMAPN_i_22", 0x01c00158},
	{"TPCC_DST_m_22", 0x01c042cc},
	{"TPCC_LNK_m_22", 0x01c042d4},
	{"TPCC_OPT_m_22", 0x01c042c0},
	{"TPCC_SRC_m_22", 0x01c042c4},
};
void omap4_regdump_tpcc_channel_22(void) {
	pr_info("tpcc_channel_22:\n");
	regdump(regdata_tpcc_channel_22, ARRAY_SIZE(regdata_tpcc_channel_22));
}

const struct reginfo regdata_tpcc_channel_23[] = {
	{"TPCC_ABCNT_m_23", 0x01c042e8},
	{"TPCC_BIDX_m_23", 0x01c042f0},
	{"TPCC_CCNT_m_23", 0x01c042fc},
	{"TPCC_CIDX_m_23", 0x01c042f8},
	{"TPCC_DCHMAPN_i_23", 0x01c0015c},
	{"TPCC_DST_m_23", 0x01c042ec},
	{"TPCC_LNK_m_23", 0x01c042f4},
	{"TPCC_OPT_m_23", 0x01c042e0},
	{"TPCC_SRC_m_23", 0x01c042e4},
};
void omap4_regdump_tpcc_channel_23(void) {
	pr_info("tpcc_channel_23:\n");
	regdump(regdata_tpcc_channel_23, ARRAY_SIZE(regdata_tpcc_channel_23));
}

const struct reginfo regdata_tpcc_channel_24[] = {
	{"TPCC_ABCNT_m_24", 0x01c04308},
	{"TPCC_BIDX_m_24", 0x01c04310},
	{"TPCC_CCNT_m_24", 0x01c0431c},
	{"TPCC_CIDX_m_24", 0x01c04318},
	{"TPCC_DCHMAPN_i_24", 0x01c00160},
	{"TPCC_DST_m_24", 0x01c0430c},
	{"TPCC_LNK_m_24", 0x01c04314},
	{"TPCC_OPT_m_24", 0x01c04300},
	{"TPCC_SRC_m_24", 0x01c04304},
};
void omap4_regdump_tpcc_channel_24(void) {
	pr_info("tpcc_channel_24:\n");
	regdump(regdata_tpcc_channel_24, ARRAY_SIZE(regdata_tpcc_channel_24));
}

const struct reginfo regdata_tpcc_channel_25[] = {
	{"TPCC_ABCNT_m_25", 0x01c04328},
	{"TPCC_BIDX_m_25", 0x01c04330},
	{"TPCC_CCNT_m_25", 0x01c0433c},
	{"TPCC_CIDX_m_25", 0x01c04338},
	{"TPCC_DCHMAPN_i_25", 0x01c00164},
	{"TPCC_DST_m_25", 0x01c0432c},
	{"TPCC_LNK_m_25", 0x01c04334},
	{"TPCC_OPT_m_25", 0x01c04320},
	{"TPCC_SRC_m_25", 0x01c04324},
};
void omap4_regdump_tpcc_channel_25(void) {
	pr_info("tpcc_channel_25:\n");
	regdump(regdata_tpcc_channel_25, ARRAY_SIZE(regdata_tpcc_channel_25));
}

const struct reginfo regdata_tpcc_channel_26[] = {
	{"TPCC_ABCNT_m_26", 0x01c04348},
	{"TPCC_BIDX_m_26", 0x01c04350},
	{"TPCC_CCNT_m_26", 0x01c0435c},
	{"TPCC_CIDX_m_26", 0x01c04358},
	{"TPCC_DCHMAPN_i_26", 0x01c00168},
	{"TPCC_DST_m_26", 0x01c0434c},
	{"TPCC_LNK_m_26", 0x01c04354},
	{"TPCC_OPT_m_26", 0x01c04340},
	{"TPCC_SRC_m_26", 0x01c04344},
};
void omap4_regdump_tpcc_channel_26(void) {
	pr_info("tpcc_channel_26:\n");
	regdump(regdata_tpcc_channel_26, ARRAY_SIZE(regdata_tpcc_channel_26));
}

const struct reginfo regdata_tpcc_channel_27[] = {
	{"TPCC_ABCNT_m_27", 0x01c04368},
	{"TPCC_BIDX_m_27", 0x01c04370},
	{"TPCC_CCNT_m_27", 0x01c0437c},
	{"TPCC_CIDX_m_27", 0x01c04378},
	{"TPCC_DCHMAPN_i_27", 0x01c0016c},
	{"TPCC_DST_m_27", 0x01c0436c},
	{"TPCC_LNK_m_27", 0x01c04374},
	{"TPCC_OPT_m_27", 0x01c04360},
	{"TPCC_SRC_m_27", 0x01c04364},
};
void omap4_regdump_tpcc_channel_27(void) {
	pr_info("tpcc_channel_27:\n");
	regdump(regdata_tpcc_channel_27, ARRAY_SIZE(regdata_tpcc_channel_27));
}

const struct reginfo regdata_tpcc_channel_28[] = {
	{"TPCC_ABCNT_m_28", 0x01c04388},
	{"TPCC_BIDX_m_28", 0x01c04390},
	{"TPCC_CCNT_m_28", 0x01c0439c},
	{"TPCC_CIDX_m_28", 0x01c04398},
	{"TPCC_DCHMAPN_i_28", 0x01c00170},
	{"TPCC_DST_m_28", 0x01c0438c},
	{"TPCC_LNK_m_28", 0x01c04394},
	{"TPCC_OPT_m_28", 0x01c04380},
	{"TPCC_SRC_m_28", 0x01c04384},
};
void omap4_regdump_tpcc_channel_28(void) {
	pr_info("tpcc_channel_28:\n");
	regdump(regdata_tpcc_channel_28, ARRAY_SIZE(regdata_tpcc_channel_28));
}

const struct reginfo regdata_tpcc_channel_29[] = {
	{"TPCC_ABCNT_m_29", 0x01c043a8},
	{"TPCC_BIDX_m_29", 0x01c043b0},
	{"TPCC_CCNT_m_29", 0x01c043bc},
	{"TPCC_CIDX_m_29", 0x01c043b8},
	{"TPCC_DCHMAPN_i_29", 0x01c00174},
	{"TPCC_DST_m_29", 0x01c043ac},
	{"TPCC_LNK_m_29", 0x01c043b4},
	{"TPCC_OPT_m_29", 0x01c043a0},
	{"TPCC_SRC_m_29", 0x01c043a4},
};
void omap4_regdump_tpcc_channel_29(void) {
	pr_info("tpcc_channel_29:\n");
	regdump(regdata_tpcc_channel_29, ARRAY_SIZE(regdata_tpcc_channel_29));
}

const struct reginfo regdata_tpcc_channel_30[] = {
	{"TPCC_ABCNT_m_30", 0x01c043c8},
	{"TPCC_BIDX_m_30", 0x01c043d0},
	{"TPCC_CCNT_m_30", 0x01c043dc},
	{"TPCC_CIDX_m_30", 0x01c043d8},
	{"TPCC_DCHMAPN_i_30", 0x01c00178},
	{"TPCC_DST_m_30", 0x01c043cc},
	{"TPCC_LNK_m_30", 0x01c043d4},
	{"TPCC_OPT_m_30", 0x01c043c0},
	{"TPCC_SRC_m_30", 0x01c043c4},
};
void omap4_regdump_tpcc_channel_30(void) {
	pr_info("tpcc_channel_30:\n");
	regdump(regdata_tpcc_channel_30, ARRAY_SIZE(regdata_tpcc_channel_30));
}

const struct reginfo regdata_tpcc_channel_31[] = {
	{"TPCC_ABCNT_m_31", 0x01c043e8},
	{"TPCC_BIDX_m_31", 0x01c043f0},
	{"TPCC_CCNT_m_31", 0x01c043fc},
	{"TPCC_CIDX_m_31", 0x01c043f8},
	{"TPCC_DCHMAPN_i_31", 0x01c0017c},
	{"TPCC_DST_m_31", 0x01c043ec},
	{"TPCC_LNK_m_31", 0x01c043f4},
	{"TPCC_OPT_m_31", 0x01c043e0},
	{"TPCC_SRC_m_31", 0x01c043e4},
};
void omap4_regdump_tpcc_channel_31(void) {
	pr_info("tpcc_channel_31:\n");
	regdump(regdata_tpcc_channel_31, ARRAY_SIZE(regdata_tpcc_channel_31));
}

const struct reginfo regdata_tpcc_channel_32[] = {
	{"TPCC_ABCNT_m_32", 0x01c04408},
	{"TPCC_BIDX_m_32", 0x01c04410},
	{"TPCC_CCNT_m_32", 0x01c0441c},
	{"TPCC_CIDX_m_32", 0x01c04418},
	{"TPCC_DCHMAPN_i_32", 0x01c00180},
	{"TPCC_DST_m_32", 0x01c0440c},
	{"TPCC_LNK_m_32", 0x01c04414},
	{"TPCC_OPT_m_32", 0x01c04400},
	{"TPCC_SRC_m_32", 0x01c04404},
};
void omap4_regdump_tpcc_channel_32(void) {
	pr_info("tpcc_channel_32:\n");
	regdump(regdata_tpcc_channel_32, ARRAY_SIZE(regdata_tpcc_channel_32));
}

const struct reginfo regdata_tpcc_channel_33[] = {
	{"TPCC_ABCNT_m_33", 0x01c04428},
	{"TPCC_BIDX_m_33", 0x01c04430},
	{"TPCC_CCNT_m_33", 0x01c0443c},
	{"TPCC_CIDX_m_33", 0x01c04438},
	{"TPCC_DCHMAPN_i_33", 0x01c00184},
	{"TPCC_DST_m_33", 0x01c0442c},
	{"TPCC_LNK_m_33", 0x01c04434},
	{"TPCC_OPT_m_33", 0x01c04420},
	{"TPCC_SRC_m_33", 0x01c04424},
};
void omap4_regdump_tpcc_channel_33(void) {
	pr_info("tpcc_channel_33:\n");
	regdump(regdata_tpcc_channel_33, ARRAY_SIZE(regdata_tpcc_channel_33));
}

const struct reginfo regdata_tpcc_channel_34[] = {
	{"TPCC_ABCNT_m_34", 0x01c04448},
	{"TPCC_BIDX_m_34", 0x01c04450},
	{"TPCC_CCNT_m_34", 0x01c0445c},
	{"TPCC_CIDX_m_34", 0x01c04458},
	{"TPCC_DCHMAPN_i_34", 0x01c00188},
	{"TPCC_DST_m_34", 0x01c0444c},
	{"TPCC_LNK_m_34", 0x01c04454},
	{"TPCC_OPT_m_34", 0x01c04440},
	{"TPCC_SRC_m_34", 0x01c04444},
};
void omap4_regdump_tpcc_channel_34(void) {
	pr_info("tpcc_channel_34:\n");
	regdump(regdata_tpcc_channel_34, ARRAY_SIZE(regdata_tpcc_channel_34));
}

const struct reginfo regdata_tpcc_channel_35[] = {
	{"TPCC_ABCNT_m_35", 0x01c04468},
	{"TPCC_BIDX_m_35", 0x01c04470},
	{"TPCC_CCNT_m_35", 0x01c0447c},
	{"TPCC_CIDX_m_35", 0x01c04478},
	{"TPCC_DCHMAPN_i_35", 0x01c0018c},
	{"TPCC_DST_m_35", 0x01c0446c},
	{"TPCC_LNK_m_35", 0x01c04474},
	{"TPCC_OPT_m_35", 0x01c04460},
	{"TPCC_SRC_m_35", 0x01c04464},
};
void omap4_regdump_tpcc_channel_35(void) {
	pr_info("tpcc_channel_35:\n");
	regdump(regdata_tpcc_channel_35, ARRAY_SIZE(regdata_tpcc_channel_35));
}

const struct reginfo regdata_tpcc_channel_36[] = {
	{"TPCC_ABCNT_m_36", 0x01c04488},
	{"TPCC_BIDX_m_36", 0x01c04490},
	{"TPCC_CCNT_m_36", 0x01c0449c},
	{"TPCC_CIDX_m_36", 0x01c04498},
	{"TPCC_DCHMAPN_i_36", 0x01c00190},
	{"TPCC_DST_m_36", 0x01c0448c},
	{"TPCC_LNK_m_36", 0x01c04494},
	{"TPCC_OPT_m_36", 0x01c04480},
	{"TPCC_SRC_m_36", 0x01c04484},
};
void omap4_regdump_tpcc_channel_36(void) {
	pr_info("tpcc_channel_36:\n");
	regdump(regdata_tpcc_channel_36, ARRAY_SIZE(regdata_tpcc_channel_36));
}

const struct reginfo regdata_tpcc_channel_37[] = {
	{"TPCC_ABCNT_m_37", 0x01c044a8},
	{"TPCC_BIDX_m_37", 0x01c044b0},
	{"TPCC_CCNT_m_37", 0x01c044bc},
	{"TPCC_CIDX_m_37", 0x01c044b8},
	{"TPCC_DCHMAPN_i_37", 0x01c00194},
	{"TPCC_DST_m_37", 0x01c044ac},
	{"TPCC_LNK_m_37", 0x01c044b4},
	{"TPCC_OPT_m_37", 0x01c044a0},
	{"TPCC_SRC_m_37", 0x01c044a4},
};
void omap4_regdump_tpcc_channel_37(void) {
	pr_info("tpcc_channel_37:\n");
	regdump(regdata_tpcc_channel_37, ARRAY_SIZE(regdata_tpcc_channel_37));
}

const struct reginfo regdata_tpcc_channel_38[] = {
	{"TPCC_ABCNT_m_38", 0x01c044c8},
	{"TPCC_BIDX_m_38", 0x01c044d0},
	{"TPCC_CCNT_m_38", 0x01c044dc},
	{"TPCC_CIDX_m_38", 0x01c044d8},
	{"TPCC_DCHMAPN_i_38", 0x01c00198},
	{"TPCC_DST_m_38", 0x01c044cc},
	{"TPCC_LNK_m_38", 0x01c044d4},
	{"TPCC_OPT_m_38", 0x01c044c0},
	{"TPCC_SRC_m_38", 0x01c044c4},
};
void omap4_regdump_tpcc_channel_38(void) {
	pr_info("tpcc_channel_38:\n");
	regdump(regdata_tpcc_channel_38, ARRAY_SIZE(regdata_tpcc_channel_38));
}

const struct reginfo regdata_tpcc_channel_39[] = {
	{"TPCC_ABCNT_m_39", 0x01c044e8},
	{"TPCC_BIDX_m_39", 0x01c044f0},
	{"TPCC_CCNT_m_39", 0x01c044fc},
	{"TPCC_CIDX_m_39", 0x01c044f8},
	{"TPCC_DCHMAPN_i_39", 0x01c0019c},
	{"TPCC_DST_m_39", 0x01c044ec},
	{"TPCC_LNK_m_39", 0x01c044f4},
	{"TPCC_OPT_m_39", 0x01c044e0},
	{"TPCC_SRC_m_39", 0x01c044e4},
};
void omap4_regdump_tpcc_channel_39(void) {
	pr_info("tpcc_channel_39:\n");
	regdump(regdata_tpcc_channel_39, ARRAY_SIZE(regdata_tpcc_channel_39));
}

const struct reginfo regdata_tpcc_channel_40[] = {
	{"TPCC_ABCNT_m_40", 0x01c04508},
	{"TPCC_BIDX_m_40", 0x01c04510},
	{"TPCC_CCNT_m_40", 0x01c0451c},
	{"TPCC_CIDX_m_40", 0x01c04518},
	{"TPCC_DCHMAPN_i_40", 0x01c001a0},
	{"TPCC_DST_m_40", 0x01c0450c},
	{"TPCC_LNK_m_40", 0x01c04514},
	{"TPCC_OPT_m_40", 0x01c04500},
	{"TPCC_SRC_m_40", 0x01c04504},
};
void omap4_regdump_tpcc_channel_40(void) {
	pr_info("tpcc_channel_40:\n");
	regdump(regdata_tpcc_channel_40, ARRAY_SIZE(regdata_tpcc_channel_40));
}

const struct reginfo regdata_tpcc_channel_41[] = {
	{"TPCC_ABCNT_m_41", 0x01c04528},
	{"TPCC_BIDX_m_41", 0x01c04530},
	{"TPCC_CCNT_m_41", 0x01c0453c},
	{"TPCC_CIDX_m_41", 0x01c04538},
	{"TPCC_DCHMAPN_i_41", 0x01c001a4},
	{"TPCC_DST_m_41", 0x01c0452c},
	{"TPCC_LNK_m_41", 0x01c04534},
	{"TPCC_OPT_m_41", 0x01c04520},
	{"TPCC_SRC_m_41", 0x01c04524},
};
void omap4_regdump_tpcc_channel_41(void) {
	pr_info("tpcc_channel_41:\n");
	regdump(regdata_tpcc_channel_41, ARRAY_SIZE(regdata_tpcc_channel_41));
}

const struct reginfo regdata_tpcc_channel_42[] = {
	{"TPCC_ABCNT_m_42", 0x01c04548},
	{"TPCC_BIDX_m_42", 0x01c04550},
	{"TPCC_CCNT_m_42", 0x01c0455c},
	{"TPCC_CIDX_m_42", 0x01c04558},
	{"TPCC_DCHMAPN_i_42", 0x01c001a8},
	{"TPCC_DST_m_42", 0x01c0454c},
	{"TPCC_LNK_m_42", 0x01c04554},
	{"TPCC_OPT_m_42", 0x01c04540},
	{"TPCC_SRC_m_42", 0x01c04544},
};
void omap4_regdump_tpcc_channel_42(void) {
	pr_info("tpcc_channel_42:\n");
	regdump(regdata_tpcc_channel_42, ARRAY_SIZE(regdata_tpcc_channel_42));
}

const struct reginfo regdata_tpcc_channel_43[] = {
	{"TPCC_ABCNT_m_43", 0x01c04568},
	{"TPCC_BIDX_m_43", 0x01c04570},
	{"TPCC_CCNT_m_43", 0x01c0457c},
	{"TPCC_CIDX_m_43", 0x01c04578},
	{"TPCC_DCHMAPN_i_43", 0x01c001ac},
	{"TPCC_DST_m_43", 0x01c0456c},
	{"TPCC_LNK_m_43", 0x01c04574},
	{"TPCC_OPT_m_43", 0x01c04560},
	{"TPCC_SRC_m_43", 0x01c04564},
};
void omap4_regdump_tpcc_channel_43(void) {
	pr_info("tpcc_channel_43:\n");
	regdump(regdata_tpcc_channel_43, ARRAY_SIZE(regdata_tpcc_channel_43));
}

const struct reginfo regdata_tpcc_channel_44[] = {
	{"TPCC_ABCNT_m_44", 0x01c04588},
	{"TPCC_BIDX_m_44", 0x01c04590},
	{"TPCC_CCNT_m_44", 0x01c0459c},
	{"TPCC_CIDX_m_44", 0x01c04598},
	{"TPCC_DCHMAPN_i_44", 0x01c001b0},
	{"TPCC_DST_m_44", 0x01c0458c},
	{"TPCC_LNK_m_44", 0x01c04594},
	{"TPCC_OPT_m_44", 0x01c04580},
	{"TPCC_SRC_m_44", 0x01c04584},
};
void omap4_regdump_tpcc_channel_44(void) {
	pr_info("tpcc_channel_44:\n");
	regdump(regdata_tpcc_channel_44, ARRAY_SIZE(regdata_tpcc_channel_44));
}

const struct reginfo regdata_tpcc_channel_45[] = {
	{"TPCC_ABCNT_m_45", 0x01c045a8},
	{"TPCC_BIDX_m_45", 0x01c045b0},
	{"TPCC_CCNT_m_45", 0x01c045bc},
	{"TPCC_CIDX_m_45", 0x01c045b8},
	{"TPCC_DCHMAPN_i_45", 0x01c001b4},
	{"TPCC_DST_m_45", 0x01c045ac},
	{"TPCC_LNK_m_45", 0x01c045b4},
	{"TPCC_OPT_m_45", 0x01c045a0},
	{"TPCC_SRC_m_45", 0x01c045a4},
};
void omap4_regdump_tpcc_channel_45(void) {
	pr_info("tpcc_channel_45:\n");
	regdump(regdata_tpcc_channel_45, ARRAY_SIZE(regdata_tpcc_channel_45));
}

const struct reginfo regdata_tpcc_channel_46[] = {
	{"TPCC_ABCNT_m_46", 0x01c045c8},
	{"TPCC_BIDX_m_46", 0x01c045d0},
	{"TPCC_CCNT_m_46", 0x01c045dc},
	{"TPCC_CIDX_m_46", 0x01c045d8},
	{"TPCC_DCHMAPN_i_46", 0x01c001b8},
	{"TPCC_DST_m_46", 0x01c045cc},
	{"TPCC_LNK_m_46", 0x01c045d4},
	{"TPCC_OPT_m_46", 0x01c045c0},
	{"TPCC_SRC_m_46", 0x01c045c4},
};
void omap4_regdump_tpcc_channel_46(void) {
	pr_info("tpcc_channel_46:\n");
	regdump(regdata_tpcc_channel_46, ARRAY_SIZE(regdata_tpcc_channel_46));
}

const struct reginfo regdata_tpcc_channel_47[] = {
	{"TPCC_ABCNT_m_47", 0x01c045e8},
	{"TPCC_BIDX_m_47", 0x01c045f0},
	{"TPCC_CCNT_m_47", 0x01c045fc},
	{"TPCC_CIDX_m_47", 0x01c045f8},
	{"TPCC_DCHMAPN_i_47", 0x01c001bc},
	{"TPCC_DST_m_47", 0x01c045ec},
	{"TPCC_LNK_m_47", 0x01c045f4},
	{"TPCC_OPT_m_47", 0x01c045e0},
	{"TPCC_SRC_m_47", 0x01c045e4},
};
void omap4_regdump_tpcc_channel_47(void) {
	pr_info("tpcc_channel_47:\n");
	regdump(regdata_tpcc_channel_47, ARRAY_SIZE(regdata_tpcc_channel_47));
}

const struct reginfo regdata_tpcc_channel_48[] = {
	{"TPCC_ABCNT_m_48", 0x01c04608},
	{"TPCC_BIDX_m_48", 0x01c04610},
	{"TPCC_CCNT_m_48", 0x01c0461c},
	{"TPCC_CIDX_m_48", 0x01c04618},
	{"TPCC_DCHMAPN_i_48", 0x01c001c0},
	{"TPCC_DST_m_48", 0x01c0460c},
	{"TPCC_LNK_m_48", 0x01c04614},
	{"TPCC_OPT_m_48", 0x01c04600},
	{"TPCC_SRC_m_48", 0x01c04604},
};
void omap4_regdump_tpcc_channel_48(void) {
	pr_info("tpcc_channel_48:\n");
	regdump(regdata_tpcc_channel_48, ARRAY_SIZE(regdata_tpcc_channel_48));
}

const struct reginfo regdata_tpcc_channel_49[] = {
	{"TPCC_ABCNT_m_49", 0x01c04628},
	{"TPCC_BIDX_m_49", 0x01c04630},
	{"TPCC_CCNT_m_49", 0x01c0463c},
	{"TPCC_CIDX_m_49", 0x01c04638},
	{"TPCC_DCHMAPN_i_49", 0x01c001c4},
	{"TPCC_DST_m_49", 0x01c0462c},
	{"TPCC_LNK_m_49", 0x01c04634},
	{"TPCC_OPT_m_49", 0x01c04620},
	{"TPCC_SRC_m_49", 0x01c04624},
};
void omap4_regdump_tpcc_channel_49(void) {
	pr_info("tpcc_channel_49:\n");
	regdump(regdata_tpcc_channel_49, ARRAY_SIZE(regdata_tpcc_channel_49));
}

const struct reginfo regdata_tpcc_channel_50[] = {
	{"TPCC_ABCNT_m_50", 0x01c04648},
	{"TPCC_BIDX_m_50", 0x01c04650},
	{"TPCC_CCNT_m_50", 0x01c0465c},
	{"TPCC_CIDX_m_50", 0x01c04658},
	{"TPCC_DCHMAPN_i_50", 0x01c001c8},
	{"TPCC_DST_m_50", 0x01c0464c},
	{"TPCC_LNK_m_50", 0x01c04654},
	{"TPCC_OPT_m_50", 0x01c04640},
	{"TPCC_SRC_m_50", 0x01c04644},
};
void omap4_regdump_tpcc_channel_50(void) {
	pr_info("tpcc_channel_50:\n");
	regdump(regdata_tpcc_channel_50, ARRAY_SIZE(regdata_tpcc_channel_50));
}

const struct reginfo regdata_tpcc_channel_51[] = {
	{"TPCC_ABCNT_m_51", 0x01c04668},
	{"TPCC_BIDX_m_51", 0x01c04670},
	{"TPCC_CCNT_m_51", 0x01c0467c},
	{"TPCC_CIDX_m_51", 0x01c04678},
	{"TPCC_DCHMAPN_i_51", 0x01c001cc},
	{"TPCC_DST_m_51", 0x01c0466c},
	{"TPCC_LNK_m_51", 0x01c04674},
	{"TPCC_OPT_m_51", 0x01c04660},
	{"TPCC_SRC_m_51", 0x01c04664},
};
void omap4_regdump_tpcc_channel_51(void) {
	pr_info("tpcc_channel_51:\n");
	regdump(regdata_tpcc_channel_51, ARRAY_SIZE(regdata_tpcc_channel_51));
}

const struct reginfo regdata_tpcc_channel_52[] = {
	{"TPCC_ABCNT_m_52", 0x01c04688},
	{"TPCC_BIDX_m_52", 0x01c04690},
	{"TPCC_CCNT_m_52", 0x01c0469c},
	{"TPCC_CIDX_m_52", 0x01c04698},
	{"TPCC_DCHMAPN_i_52", 0x01c001d0},
	{"TPCC_DST_m_52", 0x01c0468c},
	{"TPCC_LNK_m_52", 0x01c04694},
	{"TPCC_OPT_m_52", 0x01c04680},
	{"TPCC_SRC_m_52", 0x01c04684},
};
void omap4_regdump_tpcc_channel_52(void) {
	pr_info("tpcc_channel_52:\n");
	regdump(regdata_tpcc_channel_52, ARRAY_SIZE(regdata_tpcc_channel_52));
}

const struct reginfo regdata_tpcc_channel_53[] = {
	{"TPCC_ABCNT_m_53", 0x01c046a8},
	{"TPCC_BIDX_m_53", 0x01c046b0},
	{"TPCC_CCNT_m_53", 0x01c046bc},
	{"TPCC_CIDX_m_53", 0x01c046b8},
	{"TPCC_DCHMAPN_i_53", 0x01c001d4},
	{"TPCC_DST_m_53", 0x01c046ac},
	{"TPCC_LNK_m_53", 0x01c046b4},
	{"TPCC_OPT_m_53", 0x01c046a0},
	{"TPCC_SRC_m_53", 0x01c046a4},
};
void omap4_regdump_tpcc_channel_53(void) {
	pr_info("tpcc_channel_53:\n");
	regdump(regdata_tpcc_channel_53, ARRAY_SIZE(regdata_tpcc_channel_53));
}

const struct reginfo regdata_tpcc_channel_54[] = {
	{"TPCC_ABCNT_m_54", 0x01c046c8},
	{"TPCC_BIDX_m_54", 0x01c046d0},
	{"TPCC_CCNT_m_54", 0x01c046dc},
	{"TPCC_CIDX_m_54", 0x01c046d8},
	{"TPCC_DCHMAPN_i_54", 0x01c001d8},
	{"TPCC_DST_m_54", 0x01c046cc},
	{"TPCC_LNK_m_54", 0x01c046d4},
	{"TPCC_OPT_m_54", 0x01c046c0},
	{"TPCC_SRC_m_54", 0x01c046c4},
};
void omap4_regdump_tpcc_channel_54(void) {
	pr_info("tpcc_channel_54:\n");
	regdump(regdata_tpcc_channel_54, ARRAY_SIZE(regdata_tpcc_channel_54));
}

const struct reginfo regdata_tpcc_channel_55[] = {
	{"TPCC_ABCNT_m_55", 0x01c046e8},
	{"TPCC_BIDX_m_55", 0x01c046f0},
	{"TPCC_CCNT_m_55", 0x01c046fc},
	{"TPCC_CIDX_m_55", 0x01c046f8},
	{"TPCC_DCHMAPN_i_55", 0x01c001dc},
	{"TPCC_DST_m_55", 0x01c046ec},
	{"TPCC_LNK_m_55", 0x01c046f4},
	{"TPCC_OPT_m_55", 0x01c046e0},
	{"TPCC_SRC_m_55", 0x01c046e4},
};
void omap4_regdump_tpcc_channel_55(void) {
	pr_info("tpcc_channel_55:\n");
	regdump(regdata_tpcc_channel_55, ARRAY_SIZE(regdata_tpcc_channel_55));
}

const struct reginfo regdata_tpcc_channel_56[] = {
	{"TPCC_ABCNT_m_56", 0x01c04708},
	{"TPCC_BIDX_m_56", 0x01c04710},
	{"TPCC_CCNT_m_56", 0x01c0471c},
	{"TPCC_CIDX_m_56", 0x01c04718},
	{"TPCC_DCHMAPN_i_56", 0x01c001e0},
	{"TPCC_DST_m_56", 0x01c0470c},
	{"TPCC_LNK_m_56", 0x01c04714},
	{"TPCC_OPT_m_56", 0x01c04700},
	{"TPCC_SRC_m_56", 0x01c04704},
};
void omap4_regdump_tpcc_channel_56(void) {
	pr_info("tpcc_channel_56:\n");
	regdump(regdata_tpcc_channel_56, ARRAY_SIZE(regdata_tpcc_channel_56));
}

const struct reginfo regdata_tpcc_channel_57[] = {
	{"TPCC_ABCNT_m_57", 0x01c04728},
	{"TPCC_BIDX_m_57", 0x01c04730},
	{"TPCC_CCNT_m_57", 0x01c0473c},
	{"TPCC_CIDX_m_57", 0x01c04738},
	{"TPCC_DCHMAPN_i_57", 0x01c001e4},
	{"TPCC_DST_m_57", 0x01c0472c},
	{"TPCC_LNK_m_57", 0x01c04734},
	{"TPCC_OPT_m_57", 0x01c04720},
	{"TPCC_SRC_m_57", 0x01c04724},
};
void omap4_regdump_tpcc_channel_57(void) {
	pr_info("tpcc_channel_57:\n");
	regdump(regdata_tpcc_channel_57, ARRAY_SIZE(regdata_tpcc_channel_57));
}

const struct reginfo regdata_tpcc_channel_58[] = {
	{"TPCC_ABCNT_m_58", 0x01c04748},
	{"TPCC_BIDX_m_58", 0x01c04750},
	{"TPCC_CCNT_m_58", 0x01c0475c},
	{"TPCC_CIDX_m_58", 0x01c04758},
	{"TPCC_DCHMAPN_i_58", 0x01c001e8},
	{"TPCC_DST_m_58", 0x01c0474c},
	{"TPCC_LNK_m_58", 0x01c04754},
	{"TPCC_OPT_m_58", 0x01c04740},
	{"TPCC_SRC_m_58", 0x01c04744},
};
void omap4_regdump_tpcc_channel_58(void) {
	pr_info("tpcc_channel_58:\n");
	regdump(regdata_tpcc_channel_58, ARRAY_SIZE(regdata_tpcc_channel_58));
}

const struct reginfo regdata_tpcc_channel_59[] = {
	{"TPCC_ABCNT_m_59", 0x01c04768},
	{"TPCC_BIDX_m_59", 0x01c04770},
	{"TPCC_CCNT_m_59", 0x01c0477c},
	{"TPCC_CIDX_m_59", 0x01c04778},
	{"TPCC_DCHMAPN_i_59", 0x01c001ec},
	{"TPCC_DST_m_59", 0x01c0476c},
	{"TPCC_LNK_m_59", 0x01c04774},
	{"TPCC_OPT_m_59", 0x01c04760},
	{"TPCC_SRC_m_59", 0x01c04764},
};
void omap4_regdump_tpcc_channel_59(void) {
	pr_info("tpcc_channel_59:\n");
	regdump(regdata_tpcc_channel_59, ARRAY_SIZE(regdata_tpcc_channel_59));
}

const struct reginfo regdata_tpcc_channel_60[] = {
	{"TPCC_ABCNT_m_60", 0x01c04788},
	{"TPCC_BIDX_m_60", 0x01c04790},
	{"TPCC_CCNT_m_60", 0x01c0479c},
	{"TPCC_CIDX_m_60", 0x01c04798},
	{"TPCC_DCHMAPN_i_60", 0x01c001f0},
	{"TPCC_DST_m_60", 0x01c0478c},
	{"TPCC_LNK_m_60", 0x01c04794},
	{"TPCC_OPT_m_60", 0x01c04780},
	{"TPCC_SRC_m_60", 0x01c04784},
};
void omap4_regdump_tpcc_channel_60(void) {
	pr_info("tpcc_channel_60:\n");
	regdump(regdata_tpcc_channel_60, ARRAY_SIZE(regdata_tpcc_channel_60));
}

const struct reginfo regdata_tpcc_channel_61[] = {
	{"TPCC_ABCNT_m_61", 0x01c047a8},
	{"TPCC_BIDX_m_61", 0x01c047b0},
	{"TPCC_CCNT_m_61", 0x01c047bc},
	{"TPCC_CIDX_m_61", 0x01c047b8},
	{"TPCC_DCHMAPN_i_61", 0x01c001f4},
	{"TPCC_DST_m_61", 0x01c047ac},
	{"TPCC_LNK_m_61", 0x01c047b4},
	{"TPCC_OPT_m_61", 0x01c047a0},
	{"TPCC_SRC_m_61", 0x01c047a4},
};
void omap4_regdump_tpcc_channel_61(void) {
	pr_info("tpcc_channel_61:\n");
	regdump(regdata_tpcc_channel_61, ARRAY_SIZE(regdata_tpcc_channel_61));
}

const struct reginfo regdata_tpcc_channel_62[] = {
	{"TPCC_ABCNT_m_62", 0x01c047c8},
	{"TPCC_BIDX_m_62", 0x01c047d0},
	{"TPCC_CCNT_m_62", 0x01c047dc},
	{"TPCC_CIDX_m_62", 0x01c047d8},
	{"TPCC_DCHMAPN_i_62", 0x01c001f8},
	{"TPCC_DST_m_62", 0x01c047cc},
	{"TPCC_LNK_m_62", 0x01c047d4},
	{"TPCC_OPT_m_62", 0x01c047c0},
	{"TPCC_SRC_m_62", 0x01c047c4},
};
void omap4_regdump_tpcc_channel_62(void) {
	pr_info("tpcc_channel_62:\n");
	regdump(regdata_tpcc_channel_62, ARRAY_SIZE(regdata_tpcc_channel_62));
}

const struct reginfo regdata_tpcc_channel_63[] = {
	{"TPCC_ABCNT_m_63", 0x01c047e8},
	{"TPCC_BIDX_m_63", 0x01c047f0},
	{"TPCC_CCNT_m_63", 0x01c047fc},
	{"TPCC_CIDX_m_63", 0x01c047f8},
	{"TPCC_DCHMAPN_i_63", 0x01c001fc},
	{"TPCC_DST_m_63", 0x01c047ec},
	{"TPCC_LNK_m_63", 0x01c047f4},
	{"TPCC_OPT_m_63", 0x01c047e0},
	{"TPCC_SRC_m_63", 0x01c047e4},
};
void omap4_regdump_tpcc_channel_63(void) {
	pr_info("tpcc_channel_63:\n");
	regdump(regdata_tpcc_channel_63, ARRAY_SIZE(regdata_tpcc_channel_63));
}

const struct reginfo regdata_tpcc_channel_64[] = {
	{"TPCC_ABCNT_m_64", 0x01c04808},
	{"TPCC_BIDX_m_64", 0x01c04810},
	{"TPCC_CCNT_m_64", 0x01c0481c},
	{"TPCC_CIDX_m_64", 0x01c04818},
	{"TPCC_DST_m_64", 0x01c0480c},
	{"TPCC_LNK_m_64", 0x01c04814},
	{"TPCC_OPT_m_64", 0x01c04800},
	{"TPCC_SRC_m_64", 0x01c04804},
};
void omap4_regdump_tpcc_channel_64(void) {
	pr_info("tpcc_channel_64:\n");
	regdump(regdata_tpcc_channel_64, ARRAY_SIZE(regdata_tpcc_channel_64));
}

const struct reginfo regdata_tpcc_channel_65[] = {
	{"TPCC_ABCNT_m_65", 0x01c04828},
	{"TPCC_BIDX_m_65", 0x01c04830},
	{"TPCC_CCNT_m_65", 0x01c0483c},
	{"TPCC_CIDX_m_65", 0x01c04838},
	{"TPCC_DST_m_65", 0x01c0482c},
	{"TPCC_LNK_m_65", 0x01c04834},
	{"TPCC_OPT_m_65", 0x01c04820},
	{"TPCC_SRC_m_65", 0x01c04824},
};
void omap4_regdump_tpcc_channel_65(void) {
	pr_info("tpcc_channel_65:\n");
	regdump(regdata_tpcc_channel_65, ARRAY_SIZE(regdata_tpcc_channel_65));
}

const struct reginfo regdata_tpcc_channel_66[] = {
	{"TPCC_ABCNT_m_66", 0x01c04848},
	{"TPCC_BIDX_m_66", 0x01c04850},
	{"TPCC_CCNT_m_66", 0x01c0485c},
	{"TPCC_CIDX_m_66", 0x01c04858},
	{"TPCC_DST_m_66", 0x01c0484c},
	{"TPCC_LNK_m_66", 0x01c04854},
	{"TPCC_OPT_m_66", 0x01c04840},
	{"TPCC_SRC_m_66", 0x01c04844},
};
void omap4_regdump_tpcc_channel_66(void) {
	pr_info("tpcc_channel_66:\n");
	regdump(regdata_tpcc_channel_66, ARRAY_SIZE(regdata_tpcc_channel_66));
}

const struct reginfo regdata_tpcc_channel_67[] = {
	{"TPCC_ABCNT_m_67", 0x01c04868},
	{"TPCC_BIDX_m_67", 0x01c04870},
	{"TPCC_CCNT_m_67", 0x01c0487c},
	{"TPCC_CIDX_m_67", 0x01c04878},
	{"TPCC_DST_m_67", 0x01c0486c},
	{"TPCC_LNK_m_67", 0x01c04874},
	{"TPCC_OPT_m_67", 0x01c04860},
	{"TPCC_SRC_m_67", 0x01c04864},
};
void omap4_regdump_tpcc_channel_67(void) {
	pr_info("tpcc_channel_67:\n");
	regdump(regdata_tpcc_channel_67, ARRAY_SIZE(regdata_tpcc_channel_67));
}

const struct reginfo regdata_tpcc_channel_68[] = {
	{"TPCC_ABCNT_m_68", 0x01c04888},
	{"TPCC_BIDX_m_68", 0x01c04890},
	{"TPCC_CCNT_m_68", 0x01c0489c},
	{"TPCC_CIDX_m_68", 0x01c04898},
	{"TPCC_DST_m_68", 0x01c0488c},
	{"TPCC_LNK_m_68", 0x01c04894},
	{"TPCC_OPT_m_68", 0x01c04880},
	{"TPCC_SRC_m_68", 0x01c04884},
};
void omap4_regdump_tpcc_channel_68(void) {
	pr_info("tpcc_channel_68:\n");
	regdump(regdata_tpcc_channel_68, ARRAY_SIZE(regdata_tpcc_channel_68));
}

const struct reginfo regdata_tpcc_channel_69[] = {
	{"TPCC_ABCNT_m_69", 0x01c048a8},
	{"TPCC_BIDX_m_69", 0x01c048b0},
	{"TPCC_CCNT_m_69", 0x01c048bc},
	{"TPCC_CIDX_m_69", 0x01c048b8},
	{"TPCC_DST_m_69", 0x01c048ac},
	{"TPCC_LNK_m_69", 0x01c048b4},
	{"TPCC_OPT_m_69", 0x01c048a0},
	{"TPCC_SRC_m_69", 0x01c048a4},
};
void omap4_regdump_tpcc_channel_69(void) {
	pr_info("tpcc_channel_69:\n");
	regdump(regdata_tpcc_channel_69, ARRAY_SIZE(regdata_tpcc_channel_69));
}

const struct reginfo regdata_tpcc_channel_70[] = {
	{"TPCC_ABCNT_m_70", 0x01c048c8},
	{"TPCC_BIDX_m_70", 0x01c048d0},
	{"TPCC_CCNT_m_70", 0x01c048dc},
	{"TPCC_CIDX_m_70", 0x01c048d8},
	{"TPCC_DST_m_70", 0x01c048cc},
	{"TPCC_LNK_m_70", 0x01c048d4},
	{"TPCC_OPT_m_70", 0x01c048c0},
	{"TPCC_SRC_m_70", 0x01c048c4},
};
void omap4_regdump_tpcc_channel_70(void) {
	pr_info("tpcc_channel_70:\n");
	regdump(regdata_tpcc_channel_70, ARRAY_SIZE(regdata_tpcc_channel_70));
}

const struct reginfo regdata_tpcc_channel_71[] = {
	{"TPCC_ABCNT_m_71", 0x01c048e8},
	{"TPCC_BIDX_m_71", 0x01c048f0},
	{"TPCC_CCNT_m_71", 0x01c048fc},
	{"TPCC_CIDX_m_71", 0x01c048f8},
	{"TPCC_DST_m_71", 0x01c048ec},
	{"TPCC_LNK_m_71", 0x01c048f4},
	{"TPCC_OPT_m_71", 0x01c048e0},
	{"TPCC_SRC_m_71", 0x01c048e4},
};
void omap4_regdump_tpcc_channel_71(void) {
	pr_info("tpcc_channel_71:\n");
	regdump(regdata_tpcc_channel_71, ARRAY_SIZE(regdata_tpcc_channel_71));
}

const struct reginfo regdata_tpcc_channel_72[] = {
	{"TPCC_ABCNT_m_72", 0x01c04908},
	{"TPCC_BIDX_m_72", 0x01c04910},
	{"TPCC_CCNT_m_72", 0x01c0491c},
	{"TPCC_CIDX_m_72", 0x01c04918},
	{"TPCC_DST_m_72", 0x01c0490c},
	{"TPCC_LNK_m_72", 0x01c04914},
	{"TPCC_OPT_m_72", 0x01c04900},
	{"TPCC_SRC_m_72", 0x01c04904},
};
void omap4_regdump_tpcc_channel_72(void) {
	pr_info("tpcc_channel_72:\n");
	regdump(regdata_tpcc_channel_72, ARRAY_SIZE(regdata_tpcc_channel_72));
}

const struct reginfo regdata_tpcc_channel_73[] = {
	{"TPCC_ABCNT_m_73", 0x01c04928},
	{"TPCC_BIDX_m_73", 0x01c04930},
	{"TPCC_CCNT_m_73", 0x01c0493c},
	{"TPCC_CIDX_m_73", 0x01c04938},
	{"TPCC_DST_m_73", 0x01c0492c},
	{"TPCC_LNK_m_73", 0x01c04934},
	{"TPCC_OPT_m_73", 0x01c04920},
	{"TPCC_SRC_m_73", 0x01c04924},
};
void omap4_regdump_tpcc_channel_73(void) {
	pr_info("tpcc_channel_73:\n");
	regdump(regdata_tpcc_channel_73, ARRAY_SIZE(regdata_tpcc_channel_73));
}

const struct reginfo regdata_tpcc_channel_74[] = {
	{"TPCC_ABCNT_m_74", 0x01c04948},
	{"TPCC_BIDX_m_74", 0x01c04950},
	{"TPCC_CCNT_m_74", 0x01c0495c},
	{"TPCC_CIDX_m_74", 0x01c04958},
	{"TPCC_DST_m_74", 0x01c0494c},
	{"TPCC_LNK_m_74", 0x01c04954},
	{"TPCC_OPT_m_74", 0x01c04940},
	{"TPCC_SRC_m_74", 0x01c04944},
};
void omap4_regdump_tpcc_channel_74(void) {
	pr_info("tpcc_channel_74:\n");
	regdump(regdata_tpcc_channel_74, ARRAY_SIZE(regdata_tpcc_channel_74));
}

const struct reginfo regdata_tpcc_channel_75[] = {
	{"TPCC_ABCNT_m_75", 0x01c04968},
	{"TPCC_BIDX_m_75", 0x01c04970},
	{"TPCC_CCNT_m_75", 0x01c0497c},
	{"TPCC_CIDX_m_75", 0x01c04978},
	{"TPCC_DST_m_75", 0x01c0496c},
	{"TPCC_LNK_m_75", 0x01c04974},
	{"TPCC_OPT_m_75", 0x01c04960},
	{"TPCC_SRC_m_75", 0x01c04964},
};
void omap4_regdump_tpcc_channel_75(void) {
	pr_info("tpcc_channel_75:\n");
	regdump(regdata_tpcc_channel_75, ARRAY_SIZE(regdata_tpcc_channel_75));
}

const struct reginfo regdata_tpcc_channel_76[] = {
	{"TPCC_ABCNT_m_76", 0x01c04988},
	{"TPCC_BIDX_m_76", 0x01c04990},
	{"TPCC_CCNT_m_76", 0x01c0499c},
	{"TPCC_CIDX_m_76", 0x01c04998},
	{"TPCC_DST_m_76", 0x01c0498c},
	{"TPCC_LNK_m_76", 0x01c04994},
	{"TPCC_OPT_m_76", 0x01c04980},
	{"TPCC_SRC_m_76", 0x01c04984},
};
void omap4_regdump_tpcc_channel_76(void) {
	pr_info("tpcc_channel_76:\n");
	regdump(regdata_tpcc_channel_76, ARRAY_SIZE(regdata_tpcc_channel_76));
}

const struct reginfo regdata_tpcc_channel_77[] = {
	{"TPCC_ABCNT_m_77", 0x01c049a8},
	{"TPCC_BIDX_m_77", 0x01c049b0},
	{"TPCC_CCNT_m_77", 0x01c049bc},
	{"TPCC_CIDX_m_77", 0x01c049b8},
	{"TPCC_DST_m_77", 0x01c049ac},
	{"TPCC_LNK_m_77", 0x01c049b4},
	{"TPCC_OPT_m_77", 0x01c049a0},
	{"TPCC_SRC_m_77", 0x01c049a4},
};
void omap4_regdump_tpcc_channel_77(void) {
	pr_info("tpcc_channel_77:\n");
	regdump(regdata_tpcc_channel_77, ARRAY_SIZE(regdata_tpcc_channel_77));
}

const struct reginfo regdata_tpcc_channel_78[] = {
	{"TPCC_ABCNT_m_78", 0x01c049c8},
	{"TPCC_BIDX_m_78", 0x01c049d0},
	{"TPCC_CCNT_m_78", 0x01c049dc},
	{"TPCC_CIDX_m_78", 0x01c049d8},
	{"TPCC_DST_m_78", 0x01c049cc},
	{"TPCC_LNK_m_78", 0x01c049d4},
	{"TPCC_OPT_m_78", 0x01c049c0},
	{"TPCC_SRC_m_78", 0x01c049c4},
};
void omap4_regdump_tpcc_channel_78(void) {
	pr_info("tpcc_channel_78:\n");
	regdump(regdata_tpcc_channel_78, ARRAY_SIZE(regdata_tpcc_channel_78));
}

const struct reginfo regdata_tpcc_channel_79[] = {
	{"TPCC_ABCNT_m_79", 0x01c049e8},
	{"TPCC_BIDX_m_79", 0x01c049f0},
	{"TPCC_CCNT_m_79", 0x01c049fc},
	{"TPCC_CIDX_m_79", 0x01c049f8},
	{"TPCC_DST_m_79", 0x01c049ec},
	{"TPCC_LNK_m_79", 0x01c049f4},
	{"TPCC_OPT_m_79", 0x01c049e0},
	{"TPCC_SRC_m_79", 0x01c049e4},
};
void omap4_regdump_tpcc_channel_79(void) {
	pr_info("tpcc_channel_79:\n");
	regdump(regdata_tpcc_channel_79, ARRAY_SIZE(regdata_tpcc_channel_79));
}

const struct reginfo regdata_tpcc_channel_80[] = {
	{"TPCC_ABCNT_m_80", 0x01c04a08},
	{"TPCC_BIDX_m_80", 0x01c04a10},
	{"TPCC_CCNT_m_80", 0x01c04a1c},
	{"TPCC_CIDX_m_80", 0x01c04a18},
	{"TPCC_DST_m_80", 0x01c04a0c},
	{"TPCC_LNK_m_80", 0x01c04a14},
	{"TPCC_OPT_m_80", 0x01c04a00},
	{"TPCC_SRC_m_80", 0x01c04a04},
};
void omap4_regdump_tpcc_channel_80(void) {
	pr_info("tpcc_channel_80:\n");
	regdump(regdata_tpcc_channel_80, ARRAY_SIZE(regdata_tpcc_channel_80));
}

const struct reginfo regdata_tpcc_channel_81[] = {
	{"TPCC_ABCNT_m_81", 0x01c04a28},
	{"TPCC_BIDX_m_81", 0x01c04a30},
	{"TPCC_CCNT_m_81", 0x01c04a3c},
	{"TPCC_CIDX_m_81", 0x01c04a38},
	{"TPCC_DST_m_81", 0x01c04a2c},
	{"TPCC_LNK_m_81", 0x01c04a34},
	{"TPCC_OPT_m_81", 0x01c04a20},
	{"TPCC_SRC_m_81", 0x01c04a24},
};
void omap4_regdump_tpcc_channel_81(void) {
	pr_info("tpcc_channel_81:\n");
	regdump(regdata_tpcc_channel_81, ARRAY_SIZE(regdata_tpcc_channel_81));
}

const struct reginfo regdata_tpcc_channel_82[] = {
	{"TPCC_ABCNT_m_82", 0x01c04a48},
	{"TPCC_BIDX_m_82", 0x01c04a50},
	{"TPCC_CCNT_m_82", 0x01c04a5c},
	{"TPCC_CIDX_m_82", 0x01c04a58},
	{"TPCC_DST_m_82", 0x01c04a4c},
	{"TPCC_LNK_m_82", 0x01c04a54},
	{"TPCC_OPT_m_82", 0x01c04a40},
	{"TPCC_SRC_m_82", 0x01c04a44},
};
void omap4_regdump_tpcc_channel_82(void) {
	pr_info("tpcc_channel_82:\n");
	regdump(regdata_tpcc_channel_82, ARRAY_SIZE(regdata_tpcc_channel_82));
}

const struct reginfo regdata_tpcc_channel_83[] = {
	{"TPCC_ABCNT_m_83", 0x01c04a68},
	{"TPCC_BIDX_m_83", 0x01c04a70},
	{"TPCC_CCNT_m_83", 0x01c04a7c},
	{"TPCC_CIDX_m_83", 0x01c04a78},
	{"TPCC_DST_m_83", 0x01c04a6c},
	{"TPCC_LNK_m_83", 0x01c04a74},
	{"TPCC_OPT_m_83", 0x01c04a60},
	{"TPCC_SRC_m_83", 0x01c04a64},
};
void omap4_regdump_tpcc_channel_83(void) {
	pr_info("tpcc_channel_83:\n");
	regdump(regdata_tpcc_channel_83, ARRAY_SIZE(regdata_tpcc_channel_83));
}

const struct reginfo regdata_tpcc_channel_84[] = {
	{"TPCC_ABCNT_m_84", 0x01c04a88},
	{"TPCC_BIDX_m_84", 0x01c04a90},
	{"TPCC_CCNT_m_84", 0x01c04a9c},
	{"TPCC_CIDX_m_84", 0x01c04a98},
	{"TPCC_DST_m_84", 0x01c04a8c},
	{"TPCC_LNK_m_84", 0x01c04a94},
	{"TPCC_OPT_m_84", 0x01c04a80},
	{"TPCC_SRC_m_84", 0x01c04a84},
};
void omap4_regdump_tpcc_channel_84(void) {
	pr_info("tpcc_channel_84:\n");
	regdump(regdata_tpcc_channel_84, ARRAY_SIZE(regdata_tpcc_channel_84));
}

const struct reginfo regdata_tpcc_channel_85[] = {
	{"TPCC_ABCNT_m_85", 0x01c04aa8},
	{"TPCC_BIDX_m_85", 0x01c04ab0},
	{"TPCC_CCNT_m_85", 0x01c04abc},
	{"TPCC_CIDX_m_85", 0x01c04ab8},
	{"TPCC_DST_m_85", 0x01c04aac},
	{"TPCC_LNK_m_85", 0x01c04ab4},
	{"TPCC_OPT_m_85", 0x01c04aa0},
	{"TPCC_SRC_m_85", 0x01c04aa4},
};
void omap4_regdump_tpcc_channel_85(void) {
	pr_info("tpcc_channel_85:\n");
	regdump(regdata_tpcc_channel_85, ARRAY_SIZE(regdata_tpcc_channel_85));
}

const struct reginfo regdata_tpcc_channel_86[] = {
	{"TPCC_ABCNT_m_86", 0x01c04ac8},
	{"TPCC_BIDX_m_86", 0x01c04ad0},
	{"TPCC_CCNT_m_86", 0x01c04adc},
	{"TPCC_CIDX_m_86", 0x01c04ad8},
	{"TPCC_DST_m_86", 0x01c04acc},
	{"TPCC_LNK_m_86", 0x01c04ad4},
	{"TPCC_OPT_m_86", 0x01c04ac0},
	{"TPCC_SRC_m_86", 0x01c04ac4},
};
void omap4_regdump_tpcc_channel_86(void) {
	pr_info("tpcc_channel_86:\n");
	regdump(regdata_tpcc_channel_86, ARRAY_SIZE(regdata_tpcc_channel_86));
}

const struct reginfo regdata_tpcc_channel_87[] = {
	{"TPCC_ABCNT_m_87", 0x01c04ae8},
	{"TPCC_BIDX_m_87", 0x01c04af0},
	{"TPCC_CCNT_m_87", 0x01c04afc},
	{"TPCC_CIDX_m_87", 0x01c04af8},
	{"TPCC_DST_m_87", 0x01c04aec},
	{"TPCC_LNK_m_87", 0x01c04af4},
	{"TPCC_OPT_m_87", 0x01c04ae0},
	{"TPCC_SRC_m_87", 0x01c04ae4},
};
void omap4_regdump_tpcc_channel_87(void) {
	pr_info("tpcc_channel_87:\n");
	regdump(regdata_tpcc_channel_87, ARRAY_SIZE(regdata_tpcc_channel_87));
}

const struct reginfo regdata_tpcc_channel_88[] = {
	{"TPCC_ABCNT_m_88", 0x01c04b08},
	{"TPCC_BIDX_m_88", 0x01c04b10},
	{"TPCC_CCNT_m_88", 0x01c04b1c},
	{"TPCC_CIDX_m_88", 0x01c04b18},
	{"TPCC_DST_m_88", 0x01c04b0c},
	{"TPCC_LNK_m_88", 0x01c04b14},
	{"TPCC_OPT_m_88", 0x01c04b00},
	{"TPCC_SRC_m_88", 0x01c04b04},
};
void omap4_regdump_tpcc_channel_88(void) {
	pr_info("tpcc_channel_88:\n");
	regdump(regdata_tpcc_channel_88, ARRAY_SIZE(regdata_tpcc_channel_88));
}

const struct reginfo regdata_tpcc_channel_89[] = {
	{"TPCC_ABCNT_m_89", 0x01c04b28},
	{"TPCC_BIDX_m_89", 0x01c04b30},
	{"TPCC_CCNT_m_89", 0x01c04b3c},
	{"TPCC_CIDX_m_89", 0x01c04b38},
	{"TPCC_DST_m_89", 0x01c04b2c},
	{"TPCC_LNK_m_89", 0x01c04b34},
	{"TPCC_OPT_m_89", 0x01c04b20},
	{"TPCC_SRC_m_89", 0x01c04b24},
};
void omap4_regdump_tpcc_channel_89(void) {
	pr_info("tpcc_channel_89:\n");
	regdump(regdata_tpcc_channel_89, ARRAY_SIZE(regdata_tpcc_channel_89));
}

const struct reginfo regdata_tpcc_channel_90[] = {
	{"TPCC_ABCNT_m_90", 0x01c04b48},
	{"TPCC_BIDX_m_90", 0x01c04b50},
	{"TPCC_CCNT_m_90", 0x01c04b5c},
	{"TPCC_CIDX_m_90", 0x01c04b58},
	{"TPCC_DST_m_90", 0x01c04b4c},
	{"TPCC_LNK_m_90", 0x01c04b54},
	{"TPCC_OPT_m_90", 0x01c04b40},
	{"TPCC_SRC_m_90", 0x01c04b44},
};
void omap4_regdump_tpcc_channel_90(void) {
	pr_info("tpcc_channel_90:\n");
	regdump(regdata_tpcc_channel_90, ARRAY_SIZE(regdata_tpcc_channel_90));
}

const struct reginfo regdata_tpcc_channel_91[] = {
	{"TPCC_ABCNT_m_91", 0x01c04b68},
	{"TPCC_BIDX_m_91", 0x01c04b70},
	{"TPCC_CCNT_m_91", 0x01c04b7c},
	{"TPCC_CIDX_m_91", 0x01c04b78},
	{"TPCC_DST_m_91", 0x01c04b6c},
	{"TPCC_LNK_m_91", 0x01c04b74},
	{"TPCC_OPT_m_91", 0x01c04b60},
	{"TPCC_SRC_m_91", 0x01c04b64},
};
void omap4_regdump_tpcc_channel_91(void) {
	pr_info("tpcc_channel_91:\n");
	regdump(regdata_tpcc_channel_91, ARRAY_SIZE(regdata_tpcc_channel_91));
}

const struct reginfo regdata_tpcc_channel_92[] = {
	{"TPCC_ABCNT_m_92", 0x01c04b88},
	{"TPCC_BIDX_m_92", 0x01c04b90},
	{"TPCC_CCNT_m_92", 0x01c04b9c},
	{"TPCC_CIDX_m_92", 0x01c04b98},
	{"TPCC_DST_m_92", 0x01c04b8c},
	{"TPCC_LNK_m_92", 0x01c04b94},
	{"TPCC_OPT_m_92", 0x01c04b80},
	{"TPCC_SRC_m_92", 0x01c04b84},
};
void omap4_regdump_tpcc_channel_92(void) {
	pr_info("tpcc_channel_92:\n");
	regdump(regdata_tpcc_channel_92, ARRAY_SIZE(regdata_tpcc_channel_92));
}

const struct reginfo regdata_tpcc_channel_93[] = {
	{"TPCC_ABCNT_m_93", 0x01c04ba8},
	{"TPCC_BIDX_m_93", 0x01c04bb0},
	{"TPCC_CCNT_m_93", 0x01c04bbc},
	{"TPCC_CIDX_m_93", 0x01c04bb8},
	{"TPCC_DST_m_93", 0x01c04bac},
	{"TPCC_LNK_m_93", 0x01c04bb4},
	{"TPCC_OPT_m_93", 0x01c04ba0},
	{"TPCC_SRC_m_93", 0x01c04ba4},
};
void omap4_regdump_tpcc_channel_93(void) {
	pr_info("tpcc_channel_93:\n");
	regdump(regdata_tpcc_channel_93, ARRAY_SIZE(regdata_tpcc_channel_93));
}

const struct reginfo regdata_tpcc_channel_94[] = {
	{"TPCC_ABCNT_m_94", 0x01c04bc8},
	{"TPCC_BIDX_m_94", 0x01c04bd0},
	{"TPCC_CCNT_m_94", 0x01c04bdc},
	{"TPCC_CIDX_m_94", 0x01c04bd8},
	{"TPCC_DST_m_94", 0x01c04bcc},
	{"TPCC_LNK_m_94", 0x01c04bd4},
	{"TPCC_OPT_m_94", 0x01c04bc0},
	{"TPCC_SRC_m_94", 0x01c04bc4},
};
void omap4_regdump_tpcc_channel_94(void) {
	pr_info("tpcc_channel_94:\n");
	regdump(regdata_tpcc_channel_94, ARRAY_SIZE(regdata_tpcc_channel_94));
}

const struct reginfo regdata_tpcc_channel_95[] = {
	{"TPCC_ABCNT_m_95", 0x01c04be8},
	{"TPCC_BIDX_m_95", 0x01c04bf0},
	{"TPCC_CCNT_m_95", 0x01c04bfc},
	{"TPCC_CIDX_m_95", 0x01c04bf8},
	{"TPCC_DST_m_95", 0x01c04bec},
	{"TPCC_LNK_m_95", 0x01c04bf4},
	{"TPCC_OPT_m_95", 0x01c04be0},
	{"TPCC_SRC_m_95", 0x01c04be4},
};
void omap4_regdump_tpcc_channel_95(void) {
	pr_info("tpcc_channel_95:\n");
	regdump(regdata_tpcc_channel_95, ARRAY_SIZE(regdata_tpcc_channel_95));
}

const struct reginfo regdata_tpcc_channel_96[] = {
	{"TPCC_ABCNT_m_96", 0x01c04c08},
	{"TPCC_BIDX_m_96", 0x01c04c10},
	{"TPCC_CCNT_m_96", 0x01c04c1c},
	{"TPCC_CIDX_m_96", 0x01c04c18},
	{"TPCC_DST_m_96", 0x01c04c0c},
	{"TPCC_LNK_m_96", 0x01c04c14},
	{"TPCC_OPT_m_96", 0x01c04c00},
	{"TPCC_SRC_m_96", 0x01c04c04},
};
void omap4_regdump_tpcc_channel_96(void) {
	pr_info("tpcc_channel_96:\n");
	regdump(regdata_tpcc_channel_96, ARRAY_SIZE(regdata_tpcc_channel_96));
}

const struct reginfo regdata_tpcc_channel_97[] = {
	{"TPCC_ABCNT_m_97", 0x01c04c28},
	{"TPCC_BIDX_m_97", 0x01c04c30},
	{"TPCC_CCNT_m_97", 0x01c04c3c},
	{"TPCC_CIDX_m_97", 0x01c04c38},
	{"TPCC_DST_m_97", 0x01c04c2c},
	{"TPCC_LNK_m_97", 0x01c04c34},
	{"TPCC_OPT_m_97", 0x01c04c20},
	{"TPCC_SRC_m_97", 0x01c04c24},
};
void omap4_regdump_tpcc_channel_97(void) {
	pr_info("tpcc_channel_97:\n");
	regdump(regdata_tpcc_channel_97, ARRAY_SIZE(regdata_tpcc_channel_97));
}

const struct reginfo regdata_tpcc_channel_98[] = {
	{"TPCC_ABCNT_m_98", 0x01c04c48},
	{"TPCC_BIDX_m_98", 0x01c04c50},
	{"TPCC_CCNT_m_98", 0x01c04c5c},
	{"TPCC_CIDX_m_98", 0x01c04c58},
	{"TPCC_DST_m_98", 0x01c04c4c},
	{"TPCC_LNK_m_98", 0x01c04c54},
	{"TPCC_OPT_m_98", 0x01c04c40},
	{"TPCC_SRC_m_98", 0x01c04c44},
};
void omap4_regdump_tpcc_channel_98(void) {
	pr_info("tpcc_channel_98:\n");
	regdump(regdata_tpcc_channel_98, ARRAY_SIZE(regdata_tpcc_channel_98));
}

const struct reginfo regdata_tpcc_channel_99[] = {
	{"TPCC_ABCNT_m_99", 0x01c04c68},
	{"TPCC_BIDX_m_99", 0x01c04c70},
	{"TPCC_CCNT_m_99", 0x01c04c7c},
	{"TPCC_CIDX_m_99", 0x01c04c78},
	{"TPCC_DST_m_99", 0x01c04c6c},
	{"TPCC_LNK_m_99", 0x01c04c74},
	{"TPCC_OPT_m_99", 0x01c04c60},
	{"TPCC_SRC_m_99", 0x01c04c64},
};
void omap4_regdump_tpcc_channel_99(void) {
	pr_info("tpcc_channel_99:\n");
	regdump(regdata_tpcc_channel_99, ARRAY_SIZE(regdata_tpcc_channel_99));
}

const struct reginfo regdata_tpcc_channel_100[] = {
	{"TPCC_ABCNT_m_100", 0x01c04c88},
	{"TPCC_BIDX_m_100", 0x01c04c90},
	{"TPCC_CCNT_m_100", 0x01c04c9c},
	{"TPCC_CIDX_m_100", 0x01c04c98},
	{"TPCC_DST_m_100", 0x01c04c8c},
	{"TPCC_LNK_m_100", 0x01c04c94},
	{"TPCC_OPT_m_100", 0x01c04c80},
	{"TPCC_SRC_m_100", 0x01c04c84},
};
void omap4_regdump_tpcc_channel_100(void) {
	pr_info("tpcc_channel_100:\n");
	regdump(regdata_tpcc_channel_100, ARRAY_SIZE(regdata_tpcc_channel_100));
}

const struct reginfo regdata_tpcc_channel_101[] = {
	{"TPCC_ABCNT_m_101", 0x01c04ca8},
	{"TPCC_BIDX_m_101", 0x01c04cb0},
	{"TPCC_CCNT_m_101", 0x01c04cbc},
	{"TPCC_CIDX_m_101", 0x01c04cb8},
	{"TPCC_DST_m_101", 0x01c04cac},
	{"TPCC_LNK_m_101", 0x01c04cb4},
	{"TPCC_OPT_m_101", 0x01c04ca0},
	{"TPCC_SRC_m_101", 0x01c04ca4},
};
void omap4_regdump_tpcc_channel_101(void) {
	pr_info("tpcc_channel_101:\n");
	regdump(regdata_tpcc_channel_101, ARRAY_SIZE(regdata_tpcc_channel_101));
}

const struct reginfo regdata_tpcc_channel_102[] = {
	{"TPCC_ABCNT_m_102", 0x01c04cc8},
	{"TPCC_BIDX_m_102", 0x01c04cd0},
	{"TPCC_CCNT_m_102", 0x01c04cdc},
	{"TPCC_CIDX_m_102", 0x01c04cd8},
	{"TPCC_DST_m_102", 0x01c04ccc},
	{"TPCC_LNK_m_102", 0x01c04cd4},
	{"TPCC_OPT_m_102", 0x01c04cc0},
	{"TPCC_SRC_m_102", 0x01c04cc4},
};
void omap4_regdump_tpcc_channel_102(void) {
	pr_info("tpcc_channel_102:\n");
	regdump(regdata_tpcc_channel_102, ARRAY_SIZE(regdata_tpcc_channel_102));
}

const struct reginfo regdata_tpcc_channel_103[] = {
	{"TPCC_ABCNT_m_103", 0x01c04ce8},
	{"TPCC_BIDX_m_103", 0x01c04cf0},
	{"TPCC_CCNT_m_103", 0x01c04cfc},
	{"TPCC_CIDX_m_103", 0x01c04cf8},
	{"TPCC_DST_m_103", 0x01c04cec},
	{"TPCC_LNK_m_103", 0x01c04cf4},
	{"TPCC_OPT_m_103", 0x01c04ce0},
	{"TPCC_SRC_m_103", 0x01c04ce4},
};
void omap4_regdump_tpcc_channel_103(void) {
	pr_info("tpcc_channel_103:\n");
	regdump(regdata_tpcc_channel_103, ARRAY_SIZE(regdata_tpcc_channel_103));
}

const struct reginfo regdata_tpcc_channel_104[] = {
	{"TPCC_ABCNT_m_104", 0x01c04d08},
	{"TPCC_BIDX_m_104", 0x01c04d10},
	{"TPCC_CCNT_m_104", 0x01c04d1c},
	{"TPCC_CIDX_m_104", 0x01c04d18},
	{"TPCC_DST_m_104", 0x01c04d0c},
	{"TPCC_LNK_m_104", 0x01c04d14},
	{"TPCC_OPT_m_104", 0x01c04d00},
	{"TPCC_SRC_m_104", 0x01c04d04},
};
void omap4_regdump_tpcc_channel_104(void) {
	pr_info("tpcc_channel_104:\n");
	regdump(regdata_tpcc_channel_104, ARRAY_SIZE(regdata_tpcc_channel_104));
}

const struct reginfo regdata_tpcc_channel_105[] = {
	{"TPCC_ABCNT_m_105", 0x01c04d28},
	{"TPCC_BIDX_m_105", 0x01c04d30},
	{"TPCC_CCNT_m_105", 0x01c04d3c},
	{"TPCC_CIDX_m_105", 0x01c04d38},
	{"TPCC_DST_m_105", 0x01c04d2c},
	{"TPCC_LNK_m_105", 0x01c04d34},
	{"TPCC_OPT_m_105", 0x01c04d20},
	{"TPCC_SRC_m_105", 0x01c04d24},
};
void omap4_regdump_tpcc_channel_105(void) {
	pr_info("tpcc_channel_105:\n");
	regdump(regdata_tpcc_channel_105, ARRAY_SIZE(regdata_tpcc_channel_105));
}

const struct reginfo regdata_tpcc_channel_106[] = {
	{"TPCC_ABCNT_m_106", 0x01c04d48},
	{"TPCC_BIDX_m_106", 0x01c04d50},
	{"TPCC_CCNT_m_106", 0x01c04d5c},
	{"TPCC_CIDX_m_106", 0x01c04d58},
	{"TPCC_DST_m_106", 0x01c04d4c},
	{"TPCC_LNK_m_106", 0x01c04d54},
	{"TPCC_OPT_m_106", 0x01c04d40},
	{"TPCC_SRC_m_106", 0x01c04d44},
};
void omap4_regdump_tpcc_channel_106(void) {
	pr_info("tpcc_channel_106:\n");
	regdump(regdata_tpcc_channel_106, ARRAY_SIZE(regdata_tpcc_channel_106));
}

const struct reginfo regdata_tpcc_channel_107[] = {
	{"TPCC_ABCNT_m_107", 0x01c04d68},
	{"TPCC_BIDX_m_107", 0x01c04d70},
	{"TPCC_CCNT_m_107", 0x01c04d7c},
	{"TPCC_CIDX_m_107", 0x01c04d78},
	{"TPCC_DST_m_107", 0x01c04d6c},
	{"TPCC_LNK_m_107", 0x01c04d74},
	{"TPCC_OPT_m_107", 0x01c04d60},
	{"TPCC_SRC_m_107", 0x01c04d64},
};
void omap4_regdump_tpcc_channel_107(void) {
	pr_info("tpcc_channel_107:\n");
	regdump(regdata_tpcc_channel_107, ARRAY_SIZE(regdata_tpcc_channel_107));
}

const struct reginfo regdata_tpcc_channel_108[] = {
	{"TPCC_ABCNT_m_108", 0x01c04d88},
	{"TPCC_BIDX_m_108", 0x01c04d90},
	{"TPCC_CCNT_m_108", 0x01c04d9c},
	{"TPCC_CIDX_m_108", 0x01c04d98},
	{"TPCC_DST_m_108", 0x01c04d8c},
	{"TPCC_LNK_m_108", 0x01c04d94},
	{"TPCC_OPT_m_108", 0x01c04d80},
	{"TPCC_SRC_m_108", 0x01c04d84},
};
void omap4_regdump_tpcc_channel_108(void) {
	pr_info("tpcc_channel_108:\n");
	regdump(regdata_tpcc_channel_108, ARRAY_SIZE(regdata_tpcc_channel_108));
}

const struct reginfo regdata_tpcc_channel_109[] = {
	{"TPCC_ABCNT_m_109", 0x01c04da8},
	{"TPCC_BIDX_m_109", 0x01c04db0},
	{"TPCC_CCNT_m_109", 0x01c04dbc},
	{"TPCC_CIDX_m_109", 0x01c04db8},
	{"TPCC_DST_m_109", 0x01c04dac},
	{"TPCC_LNK_m_109", 0x01c04db4},
	{"TPCC_OPT_m_109", 0x01c04da0},
	{"TPCC_SRC_m_109", 0x01c04da4},
};
void omap4_regdump_tpcc_channel_109(void) {
	pr_info("tpcc_channel_109:\n");
	regdump(regdata_tpcc_channel_109, ARRAY_SIZE(regdata_tpcc_channel_109));
}

const struct reginfo regdata_tpcc_channel_110[] = {
	{"TPCC_ABCNT_m_110", 0x01c04dc8},
	{"TPCC_BIDX_m_110", 0x01c04dd0},
	{"TPCC_CCNT_m_110", 0x01c04ddc},
	{"TPCC_CIDX_m_110", 0x01c04dd8},
	{"TPCC_DST_m_110", 0x01c04dcc},
	{"TPCC_LNK_m_110", 0x01c04dd4},
	{"TPCC_OPT_m_110", 0x01c04dc0},
	{"TPCC_SRC_m_110", 0x01c04dc4},
};
void omap4_regdump_tpcc_channel_110(void) {
	pr_info("tpcc_channel_110:\n");
	regdump(regdata_tpcc_channel_110, ARRAY_SIZE(regdata_tpcc_channel_110));
}

const struct reginfo regdata_tpcc_channel_111[] = {
	{"TPCC_ABCNT_m_111", 0x01c04de8},
	{"TPCC_BIDX_m_111", 0x01c04df0},
	{"TPCC_CCNT_m_111", 0x01c04dfc},
	{"TPCC_CIDX_m_111", 0x01c04df8},
	{"TPCC_DST_m_111", 0x01c04dec},
	{"TPCC_LNK_m_111", 0x01c04df4},
	{"TPCC_OPT_m_111", 0x01c04de0},
	{"TPCC_SRC_m_111", 0x01c04de4},
};
void omap4_regdump_tpcc_channel_111(void) {
	pr_info("tpcc_channel_111:\n");
	regdump(regdata_tpcc_channel_111, ARRAY_SIZE(regdata_tpcc_channel_111));
}

const struct reginfo regdata_tpcc_channel_112[] = {
	{"TPCC_ABCNT_m_112", 0x01c04e08},
	{"TPCC_BIDX_m_112", 0x01c04e10},
	{"TPCC_CCNT_m_112", 0x01c04e1c},
	{"TPCC_CIDX_m_112", 0x01c04e18},
	{"TPCC_DST_m_112", 0x01c04e0c},
	{"TPCC_LNK_m_112", 0x01c04e14},
	{"TPCC_OPT_m_112", 0x01c04e00},
	{"TPCC_SRC_m_112", 0x01c04e04},
};
void omap4_regdump_tpcc_channel_112(void) {
	pr_info("tpcc_channel_112:\n");
	regdump(regdata_tpcc_channel_112, ARRAY_SIZE(regdata_tpcc_channel_112));
}

const struct reginfo regdata_tpcc_channel_113[] = {
	{"TPCC_ABCNT_m_113", 0x01c04e28},
	{"TPCC_BIDX_m_113", 0x01c04e30},
	{"TPCC_CCNT_m_113", 0x01c04e3c},
	{"TPCC_CIDX_m_113", 0x01c04e38},
	{"TPCC_DST_m_113", 0x01c04e2c},
	{"TPCC_LNK_m_113", 0x01c04e34},
	{"TPCC_OPT_m_113", 0x01c04e20},
	{"TPCC_SRC_m_113", 0x01c04e24},
};
void omap4_regdump_tpcc_channel_113(void) {
	pr_info("tpcc_channel_113:\n");
	regdump(regdata_tpcc_channel_113, ARRAY_SIZE(regdata_tpcc_channel_113));
}

const struct reginfo regdata_tpcc_channel_114[] = {
	{"TPCC_ABCNT_m_114", 0x01c04e48},
	{"TPCC_BIDX_m_114", 0x01c04e50},
	{"TPCC_CCNT_m_114", 0x01c04e5c},
	{"TPCC_CIDX_m_114", 0x01c04e58},
	{"TPCC_DST_m_114", 0x01c04e4c},
	{"TPCC_LNK_m_114", 0x01c04e54},
	{"TPCC_OPT_m_114", 0x01c04e40},
	{"TPCC_SRC_m_114", 0x01c04e44},
};
void omap4_regdump_tpcc_channel_114(void) {
	pr_info("tpcc_channel_114:\n");
	regdump(regdata_tpcc_channel_114, ARRAY_SIZE(regdata_tpcc_channel_114));
}

const struct reginfo regdata_tpcc_channel_115[] = {
	{"TPCC_ABCNT_m_115", 0x01c04e68},
	{"TPCC_BIDX_m_115", 0x01c04e70},
	{"TPCC_CCNT_m_115", 0x01c04e7c},
	{"TPCC_CIDX_m_115", 0x01c04e78},
	{"TPCC_DST_m_115", 0x01c04e6c},
	{"TPCC_LNK_m_115", 0x01c04e74},
	{"TPCC_OPT_m_115", 0x01c04e60},
	{"TPCC_SRC_m_115", 0x01c04e64},
};
void omap4_regdump_tpcc_channel_115(void) {
	pr_info("tpcc_channel_115:\n");
	regdump(regdata_tpcc_channel_115, ARRAY_SIZE(regdata_tpcc_channel_115));
}

const struct reginfo regdata_tpcc_channel_116[] = {
	{"TPCC_ABCNT_m_116", 0x01c04e88},
	{"TPCC_BIDX_m_116", 0x01c04e90},
	{"TPCC_CCNT_m_116", 0x01c04e9c},
	{"TPCC_CIDX_m_116", 0x01c04e98},
	{"TPCC_DST_m_116", 0x01c04e8c},
	{"TPCC_LNK_m_116", 0x01c04e94},
	{"TPCC_OPT_m_116", 0x01c04e80},
	{"TPCC_SRC_m_116", 0x01c04e84},
};
void omap4_regdump_tpcc_channel_116(void) {
	pr_info("tpcc_channel_116:\n");
	regdump(regdata_tpcc_channel_116, ARRAY_SIZE(regdata_tpcc_channel_116));
}

const struct reginfo regdata_tpcc_channel_117[] = {
	{"TPCC_ABCNT_m_117", 0x01c04ea8},
	{"TPCC_BIDX_m_117", 0x01c04eb0},
	{"TPCC_CCNT_m_117", 0x01c04ebc},
	{"TPCC_CIDX_m_117", 0x01c04eb8},
	{"TPCC_DST_m_117", 0x01c04eac},
	{"TPCC_LNK_m_117", 0x01c04eb4},
	{"TPCC_OPT_m_117", 0x01c04ea0},
	{"TPCC_SRC_m_117", 0x01c04ea4},
};
void omap4_regdump_tpcc_channel_117(void) {
	pr_info("tpcc_channel_117:\n");
	regdump(regdata_tpcc_channel_117, ARRAY_SIZE(regdata_tpcc_channel_117));
}

const struct reginfo regdata_tpcc_channel_118[] = {
	{"TPCC_ABCNT_m_118", 0x01c04ec8},
	{"TPCC_BIDX_m_118", 0x01c04ed0},
	{"TPCC_CCNT_m_118", 0x01c04edc},
	{"TPCC_CIDX_m_118", 0x01c04ed8},
	{"TPCC_DST_m_118", 0x01c04ecc},
	{"TPCC_LNK_m_118", 0x01c04ed4},
	{"TPCC_OPT_m_118", 0x01c04ec0},
	{"TPCC_SRC_m_118", 0x01c04ec4},
};
void omap4_regdump_tpcc_channel_118(void) {
	pr_info("tpcc_channel_118:\n");
	regdump(regdata_tpcc_channel_118, ARRAY_SIZE(regdata_tpcc_channel_118));
}

const struct reginfo regdata_tpcc_channel_119[] = {
	{"TPCC_ABCNT_m_119", 0x01c04ee8},
	{"TPCC_BIDX_m_119", 0x01c04ef0},
	{"TPCC_CCNT_m_119", 0x01c04efc},
	{"TPCC_CIDX_m_119", 0x01c04ef8},
	{"TPCC_DST_m_119", 0x01c04eec},
	{"TPCC_LNK_m_119", 0x01c04ef4},
	{"TPCC_OPT_m_119", 0x01c04ee0},
	{"TPCC_SRC_m_119", 0x01c04ee4},
};
void omap4_regdump_tpcc_channel_119(void) {
	pr_info("tpcc_channel_119:\n");
	regdump(regdata_tpcc_channel_119, ARRAY_SIZE(regdata_tpcc_channel_119));
}

const struct reginfo regdata_tpcc_channel_120[] = {
	{"TPCC_ABCNT_m_120", 0x01c04f08},
	{"TPCC_BIDX_m_120", 0x01c04f10},
	{"TPCC_CCNT_m_120", 0x01c04f1c},
	{"TPCC_CIDX_m_120", 0x01c04f18},
	{"TPCC_DST_m_120", 0x01c04f0c},
	{"TPCC_LNK_m_120", 0x01c04f14},
	{"TPCC_OPT_m_120", 0x01c04f00},
	{"TPCC_SRC_m_120", 0x01c04f04},
};
void omap4_regdump_tpcc_channel_120(void) {
	pr_info("tpcc_channel_120:\n");
	regdump(regdata_tpcc_channel_120, ARRAY_SIZE(regdata_tpcc_channel_120));
}

const struct reginfo regdata_tpcc_channel_121[] = {
	{"TPCC_ABCNT_m_121", 0x01c04f28},
	{"TPCC_BIDX_m_121", 0x01c04f30},
	{"TPCC_CCNT_m_121", 0x01c04f3c},
	{"TPCC_CIDX_m_121", 0x01c04f38},
	{"TPCC_DST_m_121", 0x01c04f2c},
	{"TPCC_LNK_m_121", 0x01c04f34},
	{"TPCC_OPT_m_121", 0x01c04f20},
	{"TPCC_SRC_m_121", 0x01c04f24},
};
void omap4_regdump_tpcc_channel_121(void) {
	pr_info("tpcc_channel_121:\n");
	regdump(regdata_tpcc_channel_121, ARRAY_SIZE(regdata_tpcc_channel_121));
}

const struct reginfo regdata_tpcc_channel_122[] = {
	{"TPCC_ABCNT_m_122", 0x01c04f48},
	{"TPCC_BIDX_m_122", 0x01c04f50},
	{"TPCC_CCNT_m_122", 0x01c04f5c},
	{"TPCC_CIDX_m_122", 0x01c04f58},
	{"TPCC_DST_m_122", 0x01c04f4c},
	{"TPCC_LNK_m_122", 0x01c04f54},
	{"TPCC_OPT_m_122", 0x01c04f40},
	{"TPCC_SRC_m_122", 0x01c04f44},
};
void omap4_regdump_tpcc_channel_122(void) {
	pr_info("tpcc_channel_122:\n");
	regdump(regdata_tpcc_channel_122, ARRAY_SIZE(regdata_tpcc_channel_122));
}

const struct reginfo regdata_tpcc_channel_123[] = {
	{"TPCC_ABCNT_m_123", 0x01c04f68},
	{"TPCC_BIDX_m_123", 0x01c04f70},
	{"TPCC_CCNT_m_123", 0x01c04f7c},
	{"TPCC_CIDX_m_123", 0x01c04f78},
	{"TPCC_DST_m_123", 0x01c04f6c},
	{"TPCC_LNK_m_123", 0x01c04f74},
	{"TPCC_OPT_m_123", 0x01c04f60},
	{"TPCC_SRC_m_123", 0x01c04f64},
};
void omap4_regdump_tpcc_channel_123(void) {
	pr_info("tpcc_channel_123:\n");
	regdump(regdata_tpcc_channel_123, ARRAY_SIZE(regdata_tpcc_channel_123));
}

const struct reginfo regdata_tpcc_channel_124[] = {
	{"TPCC_ABCNT_m_124", 0x01c04f88},
	{"TPCC_BIDX_m_124", 0x01c04f90},
	{"TPCC_CCNT_m_124", 0x01c04f9c},
	{"TPCC_CIDX_m_124", 0x01c04f98},
	{"TPCC_DST_m_124", 0x01c04f8c},
	{"TPCC_LNK_m_124", 0x01c04f94},
	{"TPCC_OPT_m_124", 0x01c04f80},
	{"TPCC_SRC_m_124", 0x01c04f84},
};
void omap4_regdump_tpcc_channel_124(void) {
	pr_info("tpcc_channel_124:\n");
	regdump(regdata_tpcc_channel_124, ARRAY_SIZE(regdata_tpcc_channel_124));
}

const struct reginfo regdata_tpcc_channel_125[] = {
	{"TPCC_ABCNT_m_125", 0x01c04fa8},
	{"TPCC_BIDX_m_125", 0x01c04fb0},
	{"TPCC_CCNT_m_125", 0x01c04fbc},
	{"TPCC_CIDX_m_125", 0x01c04fb8},
	{"TPCC_DST_m_125", 0x01c04fac},
	{"TPCC_LNK_m_125", 0x01c04fb4},
	{"TPCC_OPT_m_125", 0x01c04fa0},
	{"TPCC_SRC_m_125", 0x01c04fa4},
};
void omap4_regdump_tpcc_channel_125(void) {
	pr_info("tpcc_channel_125:\n");
	regdump(regdata_tpcc_channel_125, ARRAY_SIZE(regdata_tpcc_channel_125));
}

const struct reginfo regdata_tpcc_channel_126[] = {
	{"TPCC_ABCNT_m_126", 0x01c04fc8},
	{"TPCC_BIDX_m_126", 0x01c04fd0},
	{"TPCC_CCNT_m_126", 0x01c04fdc},
	{"TPCC_CIDX_m_126", 0x01c04fd8},
	{"TPCC_DST_m_126", 0x01c04fcc},
	{"TPCC_LNK_m_126", 0x01c04fd4},
	{"TPCC_OPT_m_126", 0x01c04fc0},
	{"TPCC_SRC_m_126", 0x01c04fc4},
};
void omap4_regdump_tpcc_channel_126(void) {
	pr_info("tpcc_channel_126:\n");
	regdump(regdata_tpcc_channel_126, ARRAY_SIZE(regdata_tpcc_channel_126));
}

const struct reginfo regdata_tpcc_channel_127[] = {
	{"TPCC_ABCNT_m_127", 0x01c04fe8},
	{"TPCC_BIDX_m_127", 0x01c04ff0},
	{"TPCC_CCNT_m_127", 0x01c04ffc},
	{"TPCC_CIDX_m_127", 0x01c04ff8},
	{"TPCC_DST_m_127", 0x01c04fec},
	{"TPCC_LNK_m_127", 0x01c04ff4},
	{"TPCC_OPT_m_127", 0x01c04fe0},
	{"TPCC_SRC_m_127", 0x01c04fe4},
};
void omap4_regdump_tpcc_channel_127(void) {
	pr_info("tpcc_channel_127:\n");
	regdump(regdata_tpcc_channel_127, ARRAY_SIZE(regdata_tpcc_channel_127));
}

const struct reginfo regdata_sysc[] = {
	{"SYSC_REVISION", 0x01c20000},
	{"SYSC_SYSCONFIG", 0x01c20008},
	{"SYSC_BUSERR", 0x01c20010},
	{"SYSC_VBUSM2OCP", 0x01c20040},
	{"SYSC_EDMA", 0x01c20048},
	{"SYSC_CORE", 0x01c2004c},
	{"SYSC_DSP_ICTRL", 0x01c20050},
	{"SYSC_BOOTADDR", 0x01c20100},
	{"SYSC_IDLEDLY", 0x01c20f08},
};
void omap4_regdump_sysc(void) {
	pr_info("sysc:\n");
	regdump(regdata_sysc, ARRAY_SIZE(regdata_sysc));
}

const struct reginfo regdata_scache_mmu[] = {
	{"SCACHE_MMU_MAINT", 0x01c30ca8},
	{"SCACHE_MMU_MTSTART", 0x01c30cac},
	{"SCACHE_MMU_MTEND", 0x01c30cb0},
	{"SCACHE_MMU_MAINTST", 0x01c30cb4},
	{"SCACHE_MMU_MMUCONFIG", 0x01c30cb8},
};
void omap4_regdump_scache_mmu(void) {
	pr_info("scache_mmu:\n");
	regdump(regdata_scache_mmu, ARRAY_SIZE(regdata_scache_mmu));
	omap4_regdump_scache_mmu_channel_0();
	omap4_regdump_scache_mmu_channel_1();
	omap4_regdump_scache_mmu_channel_2();
	omap4_regdump_scache_mmu_channel_3();
	omap4_regdump_scache_mmu_channel_4();
	omap4_regdump_scache_mmu_channel_5();
	omap4_regdump_scache_mmu_channel_6();
	omap4_regdump_scache_mmu_channel_7();
}

const struct reginfo regdata_scache_mmu_channel_0[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_0", 0x01c30800},
	{"SCACHE_MMU_LARGE_POLICY_i_0", 0x01c30840},
	{"SCACHE_MMU_LARGE_XLTE_i_0", 0x01c30800},
	{"SCACHE_MMU_MED_ADDR_j_0", 0x01c30860},
	{"SCACHE_MMU_MED_POLICY_j_0", 0x01c308e0},
	{"SCACHE_MMU_MED_XLTE_j_0", 0x01c308a0},
	{"SCACHE_MMU_SMALL_ADDR_k_0", 0x01c30920},
	{"SCACHE_MMU_SMALL_MAINT_k_0", 0x01c30aa0},
	{"SCACHE_MMU_SMALL_POLICY_k_0", 0x01c30a20},
	{"SCACHE_MMU_SMALL_XLTE_k_0", 0x01c309a0},
};
void omap4_regdump_scache_mmu_channel_0(void) {
	pr_info("scache_mmu_channel_0:\n");
	regdump(regdata_scache_mmu_channel_0, ARRAY_SIZE(regdata_scache_mmu_channel_0));
}

const struct reginfo regdata_scache_mmu_channel_1[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_1", 0x01c30804},
	{"SCACHE_MMU_LARGE_POLICY_i_1", 0x01c30844},
	{"SCACHE_MMU_LARGE_XLTE_i_1", 0x01c30804},
	{"SCACHE_MMU_MED_ADDR_j_1", 0x01c30864},
	{"SCACHE_MMU_MED_POLICY_j_1", 0x01c308e4},
	{"SCACHE_MMU_MED_XLTE_j_1", 0x01c308a4},
	{"SCACHE_MMU_SMALL_ADDR_k_1", 0x01c30924},
	{"SCACHE_MMU_SMALL_MAINT_k_1", 0x01c30aa4},
	{"SCACHE_MMU_SMALL_POLICY_k_1", 0x01c30a24},
	{"SCACHE_MMU_SMALL_XLTE_k_1", 0x01c309a4},
};
void omap4_regdump_scache_mmu_channel_1(void) {
	pr_info("scache_mmu_channel_1:\n");
	regdump(regdata_scache_mmu_channel_1, ARRAY_SIZE(regdata_scache_mmu_channel_1));
}

const struct reginfo regdata_scache_mmu_channel_2[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_2", 0x01c30808},
	{"SCACHE_MMU_LARGE_POLICY_i_2", 0x01c30848},
	{"SCACHE_MMU_LARGE_XLTE_i_2", 0x01c30808},
	{"SCACHE_MMU_MED_ADDR_j_2", 0x01c30868},
	{"SCACHE_MMU_MED_POLICY_j_2", 0x01c308e8},
	{"SCACHE_MMU_MED_XLTE_j_2", 0x01c308a8},
};
void omap4_regdump_scache_mmu_channel_2(void) {
	pr_info("scache_mmu_channel_2:\n");
	regdump(regdata_scache_mmu_channel_2, ARRAY_SIZE(regdata_scache_mmu_channel_2));
}

const struct reginfo regdata_scache_mmu_channel_3[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_3", 0x01c3080c},
	{"SCACHE_MMU_LARGE_POLICY_i_3", 0x01c3084c},
	{"SCACHE_MMU_LARGE_XLTE_i_3", 0x01c3080c},
	{"SCACHE_MMU_MED_ADDR_j_3", 0x01c3086c},
	{"SCACHE_MMU_MED_POLICY_j_3", 0x01c308ec},
	{"SCACHE_MMU_MED_XLTE_j_3", 0x01c308ac},
};
void omap4_regdump_scache_mmu_channel_3(void) {
	pr_info("scache_mmu_channel_3:\n");
	regdump(regdata_scache_mmu_channel_3, ARRAY_SIZE(regdata_scache_mmu_channel_3));
}

const struct reginfo regdata_scache_mmu_channel_4[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_4", 0x01c30810},
	{"SCACHE_MMU_LARGE_POLICY_i_4", 0x01c30850},
	{"SCACHE_MMU_LARGE_XLTE_i_4", 0x01c30810},
	{"SCACHE_MMU_MED_ADDR_j_4", 0x01c30870},
	{"SCACHE_MMU_MED_POLICY_j_4", 0x01c308f0},
	{"SCACHE_MMU_MED_XLTE_j_4", 0x01c308b0},
};
void omap4_regdump_scache_mmu_channel_4(void) {
	pr_info("scache_mmu_channel_4:\n");
	regdump(regdata_scache_mmu_channel_4, ARRAY_SIZE(regdata_scache_mmu_channel_4));
}

const struct reginfo regdata_scache_mmu_channel_5[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_5", 0x01c30814},
	{"SCACHE_MMU_LARGE_POLICY_i_5", 0x01c30854},
	{"SCACHE_MMU_LARGE_XLTE_i_5", 0x01c30814},
	{"SCACHE_MMU_MED_ADDR_j_5", 0x01c30874},
	{"SCACHE_MMU_MED_POLICY_j_5", 0x01c308f4},
	{"SCACHE_MMU_MED_XLTE_j_5", 0x01c308b4},
};
void omap4_regdump_scache_mmu_channel_5(void) {
	pr_info("scache_mmu_channel_5:\n");
	regdump(regdata_scache_mmu_channel_5, ARRAY_SIZE(regdata_scache_mmu_channel_5));
}

const struct reginfo regdata_scache_mmu_channel_6[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_6", 0x01c30818},
	{"SCACHE_MMU_LARGE_POLICY_i_6", 0x01c30858},
	{"SCACHE_MMU_LARGE_XLTE_i_6", 0x01c30818},
	{"SCACHE_MMU_MED_ADDR_j_6", 0x01c30878},
	{"SCACHE_MMU_MED_POLICY_j_6", 0x01c308f8},
	{"SCACHE_MMU_MED_XLTE_j_6", 0x01c308b8},
};
void omap4_regdump_scache_mmu_channel_6(void) {
	pr_info("scache_mmu_channel_6:\n");
	regdump(regdata_scache_mmu_channel_6, ARRAY_SIZE(regdata_scache_mmu_channel_6));
}

const struct reginfo regdata_scache_mmu_channel_7[] = {
	{"SCACHE_MMU_LARGE_ADDR_i_7", 0x01c3081c},
	{"SCACHE_MMU_LARGE_POLICY_i_7", 0x01c3085c},
	{"SCACHE_MMU_LARGE_XLTE_i_7", 0x01c3081c},
};
void omap4_regdump_scache_mmu_channel_7(void) {
	pr_info("scache_mmu_channel_7:\n");
	regdump(regdata_scache_mmu_channel_7, ARRAY_SIZE(regdata_scache_mmu_channel_7));
}

const struct reginfo regdata_calc3_ipgw_icont[] = {
	{"CALC3_SYSCONFIG", 0x000d8408},
	{"CALC3_IPQSTATUS_RAW_0", 0x000d8414},
	{"CALC3_IPQSTATUS_RAW_1", 0x000d8418},
	{"CALC3_IPQSTATUS_RAW_2", 0x000d841c},
	{"CALC3_IPQSTATUS_RAW_3", 0x000d8420},
	{"CALC3_IRQSTATUS_0", 0x000d8430},
	{"CALC3_IRQSTATUS_1", 0x000d8434},
	{"CALC3_IRQSTATUS_2", 0x000d8438},
	{"CALC3_IRQSTATUS_3", 0x000d843c},
	{"CALC3_IRQENABLE_SET_0", 0x000d844c},
	{"CALC3_IRQENABLE_SET_1", 0x000d8450},
	{"CALC3_IRQENABLE_SET_2", 0x000d8454},
	{"CALC3_IRQENABLE_SET_3", 0x000d8458},
	{"CALC3_IRQENABLE_CLR_0", 0x000d8468},
	{"CALC3_IRQENABLE_CLR_1", 0x000d846c},
	{"CALC3_IRQENABLE_CLR_2", 0x000d8470},
	{"CALC3_IRQENABLE_CLR_3", 0x000d8474},
	{"CALC3_IRQSTATUS_ACLREN", 0x000d84c0},
};
void omap4_regdump_calc3_ipgw_icont(void) {
	pr_info("calc3_ipgw_icont:\n");
	regdump(regdata_calc3_ipgw_icont, ARRAY_SIZE(regdata_calc3_ipgw_icont));
}

const struct reginfo regdata_calc3_ipgw_dsp[] = {
	{"CALC3_SYSCONFIG", 0x01e98408},
	{"CALC3_IPQSTATUS_RAW_0", 0x01e98414},
	{"CALC3_IPQSTATUS_RAW_1", 0x01e98418},
	{"CALC3_IPQSTATUS_RAW_2", 0x01e9841c},
	{"CALC3_IPQSTATUS_RAW_3", 0x01e98420},
	{"CALC3_IRQSTATUS_0", 0x01e98430},
	{"CALC3_IRQSTATUS_1", 0x01e98434},
	{"CALC3_IRQSTATUS_2", 0x01e98438},
	{"CALC3_IRQSTATUS_3", 0x01e9843c},
	{"CALC3_IRQENABLE_SET_0", 0x01e9844c},
	{"CALC3_IRQENABLE_SET_1", 0x01e98450},
	{"CALC3_IRQENABLE_SET_2", 0x01e98454},
	{"CALC3_IRQENABLE_SET_3", 0x01e98458},
	{"CALC3_IRQENABLE_CLR_0", 0x01e98468},
	{"CALC3_IRQENABLE_CLR_1", 0x01e9846c},
	{"CALC3_IRQENABLE_CLR_2", 0x01e98470},
	{"CALC3_IRQENABLE_CLR_3", 0x01e98474},
	{"CALC3_IRQSTATUS_ACLREN", 0x01e984c0},
};
void omap4_regdump_calc3_ipgw_dsp(void) {
	pr_info("calc3_ipgw_dsp:\n");
	regdump(regdata_calc3_ipgw_dsp, ARRAY_SIZE(regdata_calc3_ipgw_dsp));
}

const struct reginfo regdata_calc3_ipgw_l3interconnect[] = {
	{"CALC3_SYSCONFIG", 0x5a058408},
	{"CALC3_IPQSTATUS_RAW_0", 0x5a058414},
	{"CALC3_IPQSTATUS_RAW_1", 0x5a058418},
	{"CALC3_IPQSTATUS_RAW_2", 0x5a05841c},
	{"CALC3_IPQSTATUS_RAW_3", 0x5a058420},
	{"CALC3_IRQSTATUS_0", 0x5a058430},
	{"CALC3_IRQSTATUS_1", 0x5a058434},
	{"CALC3_IRQSTATUS_2", 0x5a058438},
	{"CALC3_IRQSTATUS_3", 0x5a05843c},
	{"CALC3_IRQENABLE_SET_0", 0x5a05844c},
	{"CALC3_IRQENABLE_SET_1", 0x5a058450},
	{"CALC3_IRQENABLE_SET_2", 0x5a058454},
	{"CALC3_IRQENABLE_SET_3", 0x5a058458},
	{"CALC3_IRQENABLE_CLR_0", 0x5a058468},
	{"CALC3_IRQENABLE_CLR_1", 0x5a05846c},
	{"CALC3_IRQENABLE_CLR_2", 0x5a058470},
	{"CALC3_IRQENABLE_CLR_3", 0x5a058474},
	{"CALC3_IRQSTATUS_ACLREN", 0x5a0584c0},
};
void omap4_regdump_calc3_ipgw_l3interconnect(void) {
	pr_info("calc3_ipgw_l3interconnect:\n");
	regdump(regdata_calc3_ipgw_l3interconnect, ARRAY_SIZE(regdata_calc3_ipgw_l3interconnect));
}

const struct reginfo regdata_calc3_lse_icont[] = {
	{"LSE_CTRL", 0x000d8300},
	{"LSE_PARAM", 0x000d8304},
};
void omap4_regdump_calc3_lse_icont(void) {
	pr_info("calc3_lse_icont:\n");
	regdump(regdata_calc3_lse_icont, ARRAY_SIZE(regdata_calc3_lse_icont));
}

const struct reginfo regdata_calc3_lse_dsp[] = {
	{"LSE_CTRL", 0x01e98300},
	{"LSE_PARAM", 0x01e98304},
};
void omap4_regdump_calc3_lse_dsp(void) {
	pr_info("calc3_lse_dsp:\n");
	regdump(regdata_calc3_lse_dsp, ARRAY_SIZE(regdata_calc3_lse_dsp));
}

const struct reginfo regdata_calc3_lse_l3interconnect[] = {
	{"LSE_CTRL", 0x5a058300},
	{"LSE_PARAM", 0x5a058304},
};
void omap4_regdump_calc3_lse_l3interconnect(void) {
	pr_info("calc3_lse_l3interconnect:\n");
	regdump(regdata_calc3_lse_l3interconnect, ARRAY_SIZE(regdata_calc3_lse_l3interconnect));
}

const struct reginfo regdata_calc3_mmr_icont[] = {
	{"CALC_PID", 0x000d8000},
	{"CALC_COUNT", 0x000d8004},
	{"CALC_CTRL", 0x000d8008},
	{"CALC_TEST", 0x000d800c},
	{"CALC_MODE", 0x000d8010},
	{"CALC_FWDQ_RND_INTRA", 0x000d8014},
	{"CALC_FWDQ_RND_INTER", 0x000d8018},
	{"CALC_FWDQ_RND_INTRA_DC", 0x000d8020},
	{"CALC_FWDQ_RND_INTER_DC", 0x000d8024},
};
void omap4_regdump_calc3_mmr_icont(void) {
	pr_info("calc3_mmr_icont:\n");
	regdump(regdata_calc3_mmr_icont, ARRAY_SIZE(regdata_calc3_mmr_icont));
}

const struct reginfo regdata_calc3_mmr_dsp[] = {
	{"CALC_PID", 0x01e98000},
	{"CALC_COUNT", 0x01e98004},
	{"CALC_CTRL", 0x01e98008},
	{"CALC_TEST", 0x01e9800c},
	{"CALC_MODE", 0x01e98010},
	{"CALC_FWDQ_RND_INTRA", 0x01e98014},
	{"CALC_FWDQ_RND_INTER", 0x01e98018},
	{"CALC_FWDQ_RND_INTRA_DC", 0x01e98020},
	{"CALC_FWDQ_RND_INTER_DC", 0x01e98024},
};
void omap4_regdump_calc3_mmr_dsp(void) {
	pr_info("calc3_mmr_dsp:\n");
	regdump(regdata_calc3_mmr_dsp, ARRAY_SIZE(regdata_calc3_mmr_dsp));
}

const struct reginfo regdata_calc3_mmr_l3interconnect[] = {
	{"CALC_PID", 0x5a058000},
	{"CALC_COUNT", 0x5a058004},
	{"CALC_CTRL", 0x5a058008},
	{"CALC_TEST", 0x5a05800c},
	{"CALC_MODE", 0x5a058010},
	{"CALC_FWDQ_RND_INTRA", 0x5a058014},
	{"CALC_FWDQ_RND_INTER", 0x5a058018},
	{"CALC_FWDQ_RND_INTRA_DC", 0x5a058020},
	{"CALC_FWDQ_RND_INTER_DC", 0x5a058024},
};
void omap4_regdump_calc3_mmr_l3interconnect(void) {
	pr_info("calc3_mmr_l3interconnect:\n");
	regdump(regdata_calc3_mmr_l3interconnect, ARRAY_SIZE(regdata_calc3_mmr_l3interconnect));
}

const struct reginfo regdata_calc3_bfsw_icont[] = {
	{"VIEWMODE", 0x000d8200},
	{"MSTID1", 0x000d8204},
	{"MSTID2", 0x000d8208},
};
void omap4_regdump_calc3_bfsw_icont(void) {
	pr_info("calc3_bfsw_icont:\n");
	regdump(regdata_calc3_bfsw_icont, ARRAY_SIZE(regdata_calc3_bfsw_icont));
}

const struct reginfo regdata_calc3_bfsw_dsp[] = {
	{"VIEWMODE", 0x01e98200},
	{"MSTID1", 0x01e98204},
	{"MSTID2", 0x01e98208},
};
void omap4_regdump_calc3_bfsw_dsp(void) {
	pr_info("calc3_bfsw_dsp:\n");
	regdump(regdata_calc3_bfsw_dsp, ARRAY_SIZE(regdata_calc3_bfsw_dsp));
}

const struct reginfo regdata_calc3_bfsw_l3interconnect[] = {
	{"VIEWMODE", 0x5a058200},
	{"MSTID1", 0x5a058204},
	{"MSTID2", 0x5a058208},
};
void omap4_regdump_calc3_bfsw_l3interconnect(void) {
	pr_info("calc3_bfsw_l3interconnect:\n");
	regdump(regdata_calc3_bfsw_l3interconnect, ARRAY_SIZE(regdata_calc3_bfsw_l3interconnect));
}

const struct reginfo regdata_ecd3_mmr_icont[] = {
	{"ECD_PID", 0x000d9800},
	{"ECD_COUNT", 0x000d9804},
	{"ECD_CTRL", 0x000d9808},
	{"ECD_STAT", 0x000d980c},
	{"SBC_CTRL", 0x000d9810},
	{"SBC_STAT", 0x000d9814},
	{"SBC_BUFCFG", 0x000d9818},
	{"SBC_A_BITPTR", 0x000d981c},
	{"SBC_A_DMAPG", 0x000d9820},
	{"SBC_B_BITPTR", 0x000d9824},
	{"SBC_B_DMAPG", 0x000d9828},
	{"SBC_TTLCNT", 0x000d982c},
	{"SBC_RSDCNT", 0x000d9830},
	{"SBC_SRCH_PG_CNT", 0x000d9838},
	{"SBC_FMO_DMA_STAT", 0x000d983c},
	{"MBPC_PIC_DIM", 0x000d9840},
	{"MBPC_STAT", 0x000d9850},
	{"MBPC_POS", 0x000d9854},
	{"MBPC_PMC", 0x000d9858},
	{"MBPC_SMC", 0x000d985c},
	{"DTBC_BP_MB", 0x000d9864},
	{"DTBC_BP_COL", 0x000d9868},
	{"DTBC_BP_RSD", 0x000d986c},
	{"DTBC_DP_UL", 0x000d9870},
	{"DTBC_DP_UU_UR", 0x000d9874},
	{"DTBC_DP_LL_CUR", 0x000d9878},
	{"DTBC_DP_ULUR2", 0x000d9884},
	{"DTBC_DP_SLICE", 0x000d9888},
	{"DTBC_DP_LL2", 0x000d988c},
	{"DTBC_CUR_MB_SIZE", 0x000d9890},
	{"CDC_MODE", 0x000d98a0},
	{"AVS_STAT", 0x000d98a4},
	{"H264_ERR_STAT", 0x000d98a4},
	{"INT_STATUS", 0x000d98a4},
	{"MP2_STAT", 0x000d98a4},
	{"MP4_STAT", 0x000d98a4},
	{"VC1_STAT", 0x000d98a4},
	{"AVS_MASK", 0x000d98a8},
	{"H264_ERR_MSK", 0x000d98a8},
	{"INT_MASK", 0x000d98a8},
	{"MP2_MASK", 0x000d98a8},
	{"MP4_MASK", 0x000d98a8},
	{"VC1_MASK", 0x000d98a8},
	{"AVS_WORK0", 0x000d98ac},
	{"CFG_QP", 0x000d98ac},
	{"JPEG_CTRL", 0x000d98ac},
	{"MP2_WORK0", 0x000d98ac},
	{"MP4_WORK0", 0x000d98ac},
	{"VC1_WORK", 0x000d98ac},
	{"AVS_WORK1", 0x000d98b0},
	{"CDC_VP_4", 0x000d98b0},
	{"MP2_WORK1", 0x000d98b0},
	{"MP4_WORK1", 0x000d98b0},
	{"SKIP_RUN", 0x000d98b0},
	{"VLC_HUFFPTR_DC", 0x000d98b0},
	{"CABAC_REG", 0x000d98b4},
	{"CDC_VP_5", 0x000d98b4},
	{"MP2_WORK2", 0x000d98b4},
	{"MP4_WORK2", 0x000d98b4},
	{"VLC_HUFFPTR_AC", 0x000d98b4},
	{"CDC_VP_6", 0x000d98b8},
	{"MP2_WORK3", 0x000d98b8},
	{"MP4_WORK3", 0x000d98b8},
	{"SYM_CNT", 0x000d98b8},
	{"UVLD_CTRL_TBPTR_DC", 0x000d98b8},
	{"BITS_OSTD", 0x000d98bc},
	{"CDC_VP_7", 0x000d98bc},
	{"MP2_WORK4", 0x000d98bc},
	{"MP4_WORK4", 0x000d98bc},
	{"UVLD_CTRL_TBPTR_AC", 0x000d98bc},
	{"CDC_VP_8", 0x000d98c0},
	{"MP2_WORK5", 0x000d98c0},
	{"MP4_WORK5", 0x000d98c0},
	{"MVD_CUR_PTR", 0x000d98c0},
	{"UVLD_CODE_TBPTR_DC", 0x000d98c0},
	{"CDC_VP_9", 0x000d98c4},
	{"MP2_WORK6", 0x000d98c4},
	{"MP4_WORK6", 0x000d98c4},
	{"MVD_LFT_PTR", 0x000d98c4},
	{"UVLD_CODE_TBPTR_AC", 0x000d98c4},
	{"CDC_VP_A", 0x000d98c8},
	{"MP4_WORK7", 0x000d98c8},
	{"UVLD_TBL_TYPE", 0x000d98c8},
	{"DC_PRED_CHROMA", 0x000d98cc},
	{"CMDP_GPR0", 0x000d98f0},
	{"CMDP_GPR1", 0x000d98f4},
	{"CMDP_GPR2", 0x000d98f8},
};
void omap4_regdump_ecd3_mmr_icont(void) {
	pr_info("ecd3_mmr_icont:\n");
	regdump(regdata_ecd3_mmr_icont, ARRAY_SIZE(regdata_ecd3_mmr_icont));
}

const struct reginfo regdata_ecd3_mmr_dsp[] = {
	{"ECD_PID", 0x01e59800},
	{"ECD_COUNT", 0x01e59804},
	{"ECD_CTRL", 0x01e59808},
	{"ECD_STAT", 0x01e5980c},
	{"SBC_CTRL", 0x01e59810},
	{"SBC_STAT", 0x01e59814},
	{"SBC_BUFCFG", 0x01e59818},
	{"SBC_A_BITPTR", 0x01e5981c},
	{"SBC_A_DMAPG", 0x01e59820},
	{"SBC_B_BITPTR", 0x01e59824},
	{"SBC_B_DMAPG", 0x01e59828},
	{"SBC_TTLCNT", 0x01e5982c},
	{"SBC_RSDCNT", 0x01e59830},
	{"SBC_SRCH_PG_CNT", 0x01e59838},
	{"SBC_FMO_DMA_STAT", 0x01e5983c},
	{"MBPC_PIC_DIM", 0x01e59840},
	{"MBPC_STAT", 0x01e59850},
	{"MBPC_POS", 0x01e59854},
	{"MBPC_PMC", 0x01e59858},
	{"MBPC_SMC", 0x01e5985c},
	{"DTBC_BP_MB", 0x01e59864},
	{"DTBC_BP_COL", 0x01e59868},
	{"DTBC_BP_RSD", 0x01e5986c},
	{"DTBC_DP_UL", 0x01e59870},
	{"DTBC_DP_UU_UR", 0x01e59874},
	{"DTBC_DP_LL_CUR", 0x01e59878},
	{"DTBC_DP_ULUR2", 0x01e59884},
	{"DTBC_DP_SLICE", 0x01e59888},
	{"DTBC_DP_LL2", 0x01e5988c},
	{"DTBC_CUR_MB_SIZE", 0x01e59890},
	{"CDC_MODE", 0x01e598a0},
	{"AVS_STAT", 0x01e598a4},
	{"H264_ERR_STAT", 0x01e598a4},
	{"INT_STATUS", 0x01e598a4},
	{"MP2_STAT", 0x01e598a4},
	{"MP4_STAT", 0x01e598a4},
	{"VC1_STAT", 0x01e598a4},
	{"AVS_MASK", 0x01e598a8},
	{"H264_ERR_MSK", 0x01e598a8},
	{"INT_MASK", 0x01e598a8},
	{"MP2_MASK", 0x01e598a8},
	{"MP4_MASK", 0x01e598a8},
	{"VC1_MASK", 0x01e598a8},
	{"AVS_WORK0", 0x01e598ac},
	{"CFG_QP", 0x01e598ac},
	{"JPEG_CTRL", 0x01e598ac},
	{"MP2_WORK0", 0x01e598ac},
	{"MP4_WORK0", 0x01e598ac},
	{"VC1_WORK", 0x01e598ac},
	{"AVS_WORK1", 0x01e598b0},
	{"CDC_VP_4", 0x01e598b0},
	{"MP2_WORK1", 0x01e598b0},
	{"MP4_WORK1", 0x01e598b0},
	{"SKIP_RUN", 0x01e598b0},
	{"VLC_HUFFPTR_DC", 0x01e598b0},
	{"CABAC_REG", 0x01e598b4},
	{"CDC_VP_5", 0x01e598b4},
	{"MP2_WORK2", 0x01e598b4},
	{"MP4_WORK2", 0x01e598b4},
	{"VLC_HUFFPTR_AC", 0x01e598b4},
	{"CDC_VP_6", 0x01e598b8},
	{"MP2_WORK3", 0x01e598b8},
	{"MP4_WORK3", 0x01e598b8},
	{"SYM_CNT", 0x01e598b8},
	{"UVLD_CTRL_TBPTR_DC", 0x01e598b8},
	{"BITS_OSTD", 0x01e598bc},
	{"CDC_VP_7", 0x01e598bc},
	{"MP2_WORK4", 0x01e598bc},
	{"MP4_WORK4", 0x01e598bc},
	{"UVLD_CTRL_TBPTR_AC", 0x01e598bc},
	{"CDC_VP_8", 0x01e598c0},
	{"MP2_WORK5", 0x01e598c0},
	{"MP4_WORK5", 0x01e598c0},
	{"MVD_CUR_PTR", 0x01e598c0},
	{"UVLD_CODE_TBPTR_DC", 0x01e598c0},
	{"CDC_VP_9", 0x01e598c4},
	{"MP2_WORK6", 0x01e598c4},
	{"MP4_WORK6", 0x01e598c4},
	{"MVD_LFT_PTR", 0x01e598c4},
	{"UVLD_CODE_TBPTR_AC", 0x01e598c4},
	{"CDC_VP_A", 0x01e598c8},
	{"MP4_WORK7", 0x01e598c8},
	{"UVLD_TBL_TYPE", 0x01e598c8},
	{"DC_PRED_CHROMA", 0x01e598cc},
	{"CMDP_GPR0", 0x01e598f0},
	{"CMDP_GPR1", 0x01e598f4},
	{"CMDP_GPR2", 0x01e598f8},
};
void omap4_regdump_ecd3_mmr_dsp(void) {
	pr_info("ecd3_mmr_dsp:\n");
	regdump(regdata_ecd3_mmr_dsp, ARRAY_SIZE(regdata_ecd3_mmr_dsp));
}

const struct reginfo regdata_ecd3_mmr_l3interconnect[] = {
	{"ECD_PID", 0x5a059800},
	{"ECD_COUNT", 0x5a059804},
	{"ECD_CTRL", 0x5a059808},
	{"ECD_STAT", 0x5a05980c},
	{"SBC_CTRL", 0x5a059810},
	{"SBC_STAT", 0x5a059814},
	{"SBC_BUFCFG", 0x5a059818},
	{"SBC_A_BITPTR", 0x5a05981c},
	{"SBC_A_DMAPG", 0x5a059820},
	{"SBC_B_BITPTR", 0x5a059824},
	{"SBC_B_DMAPG", 0x5a059828},
	{"SBC_TTLCNT", 0x5a05982c},
	{"SBC_RSDCNT", 0x5a059830},
	{"SBC_SRCH_PG_CNT", 0x5a059838},
	{"SBC_FMO_DMA_STAT", 0x5a05983c},
	{"MBPC_PIC_DIM", 0x5a059840},
	{"MBPC_STAT", 0x5a059850},
	{"MBPC_POS", 0x5a059854},
	{"MBPC_PMC", 0x5a059858},
	{"MBPC_SMC", 0x5a05985c},
	{"DTBC_BP_MB", 0x5a059864},
	{"DTBC_BP_COL", 0x5a059868},
	{"DTBC_BP_RSD", 0x5a05986c},
	{"DTBC_DP_UL", 0x5a059870},
	{"DTBC_DP_UU_UR", 0x5a059874},
	{"DTBC_DP_LL_CUR", 0x5a059878},
	{"DTBC_DP_ULUR2", 0x5a059884},
	{"DTBC_DP_SLICE", 0x5a059888},
	{"DTBC_DP_LL2", 0x5a05988c},
	{"DTBC_CUR_MB_SIZE", 0x5a059890},
	{"CDC_MODE", 0x5a0598a0},
	{"AVS_STAT", 0x5a0598a4},
	{"H264_ERR_STAT", 0x5a0598a4},
	{"INT_STATUS", 0x5a0598a4},
	{"MP2_STAT", 0x5a0598a4},
	{"MP4_STAT", 0x5a0598a4},
	{"VC1_STAT", 0x5a0598a4},
	{"AVS_MASK", 0x5a0598a8},
	{"H264_ERR_MSK", 0x5a0598a8},
	{"INT_MASK", 0x5a0598a8},
	{"MP2_MASK", 0x5a0598a8},
	{"MP4_MASK", 0x5a0598a8},
	{"VC1_MASK", 0x5a0598a8},
	{"AVS_WORK0", 0x5a0598ac},
	{"CFG_QP", 0x5a0598ac},
	{"JPEG_CTRL", 0x5a0598ac},
	{"MP2_WORK0", 0x5a0598ac},
	{"MP4_WORK0", 0x5a0598ac},
	{"VC1_WORK", 0x5a0598ac},
	{"AVS_WORK1", 0x5a0598b0},
	{"CDC_VP_4", 0x5a0598b0},
	{"MP2_WORK1", 0x5a0598b0},
	{"MP4_WORK1", 0x5a0598b0},
	{"SKIP_RUN", 0x5a0598b0},
	{"VLC_HUFFPTR_DC", 0x5a0598b0},
	{"CABAC_REG", 0x5a0598b4},
	{"CDC_VP_5", 0x5a0598b4},
	{"MP2_WORK2", 0x5a0598b4},
	{"MP4_WORK2", 0x5a0598b4},
	{"VLC_HUFFPTR_AC", 0x5a0598b4},
	{"CDC_VP_6", 0x5a0598b8},
	{"MP2_WORK3", 0x5a0598b8},
	{"MP4_WORK3", 0x5a0598b8},
	{"SYM_CNT", 0x5a0598b8},
	{"UVLD_CTRL_TBPTR_DC", 0x5a0598b8},
	{"BITS_OSTD", 0x5a0598bc},
	{"CDC_VP_7", 0x5a0598bc},
	{"MP2_WORK4", 0x5a0598bc},
	{"MP4_WORK4", 0x5a0598bc},
	{"UVLD_CTRL_TBPTR_AC", 0x5a0598bc},
	{"CDC_VP_8", 0x5a0598c0},
	{"MP2_WORK5", 0x5a0598c0},
	{"MP4_WORK5", 0x5a0598c0},
	{"MVD_CUR_PTR", 0x5a0598c0},
	{"UVLD_CODE_TBPTR_DC", 0x5a0598c0},
	{"CDC_VP_9", 0x5a0598c4},
	{"MP2_WORK6", 0x5a0598c4},
	{"MP4_WORK6", 0x5a0598c4},
	{"MVD_LFT_PTR", 0x5a0598c4},
	{"UVLD_CODE_TBPTR_AC", 0x5a0598c4},
	{"CDC_VP_A", 0x5a0598c8},
	{"MP4_WORK7", 0x5a0598c8},
	{"UVLD_TBL_TYPE", 0x5a0598c8},
	{"DC_PRED_CHROMA", 0x5a0598cc},
	{"CMDP_GPR0", 0x5a0598f0},
	{"CMDP_GPR1", 0x5a0598f4},
	{"CMDP_GPR2", 0x5a0598f8},
};
void omap4_regdump_ecd3_mmr_l3interconnect(void) {
	pr_info("ecd3_mmr_l3interconnect:\n");
	regdump(regdata_ecd3_mmr_l3interconnect, ARRAY_SIZE(regdata_ecd3_mmr_l3interconnect));
}

const struct reginfo regdata_ecd3_ipgw_icont[] = {
	{"ECD3_SYSCONFIG", 0x000d9c08},
	{"ECD3_IPQSTATUS_RAW_0", 0x000d9c14},
	{"ECD3_IPQSTATUS_RAW_1", 0x000d9c18},
	{"ECD3_IPQSTATUS_RAW_2", 0x000d9c1c},
	{"ECD3_IPQSTATUS_RAW_3", 0x000d9c20},
	{"ECD3_IPQSTATUS_RAW_4", 0x000d9c24},
	{"ECD3_IPQSTATUS_RAW_5", 0x000d9c28},
	{"ECD3_IPQSTATUS_RAW_6", 0x000d9c2c},
	{"ECD3_IRQSTATUS_0", 0x000d9c30},
	{"ECD3_IRQSTATUS_1", 0x000d9c34},
	{"ECD3_IRQSTATUS_2", 0x000d9c38},
	{"ECD3_IRQSTATUS_3", 0x000d9c3c},
	{"ECD3_IRQSTATUS_4", 0x000d9c40},
	{"ECD3_IRQSTATUS_5", 0x000d9c44},
	{"ECD3_IRQSTATUS_6", 0x000d9c48},
	{"ECD3_IRQENABLE_SET_0", 0x000d9c4c},
	{"ECD3_IRQENABLE_SET_1", 0x000d9c50},
	{"ECD3_IRQENABLE_SET_2", 0x000d9c54},
	{"ECD3_IRQENABLE_SET_3", 0x000d9c58},
	{"ECD3_IRQENABLE_SET_4", 0x000d9c5c},
	{"ECD3_IRQENABLE_SET_5", 0x000d9c60},
	{"ECD3_IRQENABLE_SET_6", 0x000d9c64},
	{"ECD3_IRQENABLE_CLR_0", 0x000d9c68},
	{"ECD3_IRQENABLE_CLR_1", 0x000d9c6c},
	{"ECD3_IRQENABLE_CLR_2", 0x000d9c70},
	{"ECD3_IRQENABLE_CLR_3", 0x000d9c74},
	{"ECD3_IRQENABLE_CLR_4", 0x000d9c78},
	{"ECD3_IRQENABLE_CLR_5", 0x000d9c7c},
	{"ECD3_IRQENABLE_CLR_6", 0x000d9c80},
	{"ECD3_IRQSTATUS_ACLREN", 0x000d9cc0},
};
void omap4_regdump_ecd3_ipgw_icont(void) {
	pr_info("ecd3_ipgw_icont:\n");
	regdump(regdata_ecd3_ipgw_icont, ARRAY_SIZE(regdata_ecd3_ipgw_icont));
}

const struct reginfo regdata_ecd3_ipgw_dsp[] = {
	{"ECD3_SYSCONFIG", 0x01e59c08},
	{"ECD3_IPQSTATUS_RAW_0", 0x01e59c14},
	{"ECD3_IPQSTATUS_RAW_1", 0x01e59c18},
	{"ECD3_IPQSTATUS_RAW_2", 0x01e59c1c},
	{"ECD3_IPQSTATUS_RAW_3", 0x01e59c20},
	{"ECD3_IPQSTATUS_RAW_4", 0x01e59c24},
	{"ECD3_IPQSTATUS_RAW_5", 0x01e59c28},
	{"ECD3_IPQSTATUS_RAW_6", 0x01e59c2c},
	{"ECD3_IRQSTATUS_0", 0x01e59c30},
	{"ECD3_IRQSTATUS_1", 0x01e59c34},
	{"ECD3_IRQSTATUS_2", 0x01e59c38},
	{"ECD3_IRQSTATUS_3", 0x01e59c3c},
	{"ECD3_IRQSTATUS_4", 0x01e59c40},
	{"ECD3_IRQSTATUS_5", 0x01e59c44},
	{"ECD3_IRQSTATUS_6", 0x01e59c48},
	{"ECD3_IRQENABLE_SET_0", 0x01e59c4c},
	{"ECD3_IRQENABLE_SET_1", 0x01e59c50},
	{"ECD3_IRQENABLE_SET_2", 0x01e59c54},
	{"ECD3_IRQENABLE_SET_3", 0x01e59c58},
	{"ECD3_IRQENABLE_SET_4", 0x01e59c5c},
	{"ECD3_IRQENABLE_SET_5", 0x01e59c60},
	{"ECD3_IRQENABLE_SET_6", 0x01e59c64},
	{"ECD3_IRQENABLE_CLR_0", 0x01e59c68},
	{"ECD3_IRQENABLE_CLR_1", 0x01e59c6c},
	{"ECD3_IRQENABLE_CLR_2", 0x01e59c70},
	{"ECD3_IRQENABLE_CLR_3", 0x01e59c74},
	{"ECD3_IRQENABLE_CLR_4", 0x01e59c78},
	{"ECD3_IRQENABLE_CLR_5", 0x01e59c7c},
	{"ECD3_IRQENABLE_CLR_6", 0x01e59c80},
	{"ECD3_IRQSTATUS_ACLREN", 0x01e59cc0},
};
void omap4_regdump_ecd3_ipgw_dsp(void) {
	pr_info("ecd3_ipgw_dsp:\n");
	regdump(regdata_ecd3_ipgw_dsp, ARRAY_SIZE(regdata_ecd3_ipgw_dsp));
}

const struct reginfo regdata_ecd3_ipgw_l3interconnect[] = {
	{"ECD3_SYSCONFIG", 0x5a059c08},
	{"ECD3_IPQSTATUS_RAW_0", 0x5a059c14},
	{"ECD3_IPQSTATUS_RAW_1", 0x5a059c18},
	{"ECD3_IPQSTATUS_RAW_2", 0x5a059c1c},
	{"ECD3_IPQSTATUS_RAW_3", 0x5a059c20},
	{"ECD3_IPQSTATUS_RAW_4", 0x5a059c24},
	{"ECD3_IPQSTATUS_RAW_5", 0x5a059c28},
	{"ECD3_IPQSTATUS_RAW_6", 0x5a059c2c},
	{"ECD3_IRQSTATUS_0", 0x5a059c30},
	{"ECD3_IRQSTATUS_1", 0x5a059c34},
	{"ECD3_IRQSTATUS_2", 0x5a059c38},
	{"ECD3_IRQSTATUS_3", 0x5a059c3c},
	{"ECD3_IRQSTATUS_4", 0x5a059c40},
	{"ECD3_IRQSTATUS_5", 0x5a059c44},
	{"ECD3_IRQSTATUS_6", 0x5a059c48},
	{"ECD3_IRQENABLE_SET_0", 0x5a059c4c},
	{"ECD3_IRQENABLE_SET_1", 0x5a059c50},
	{"ECD3_IRQENABLE_SET_2", 0x5a059c54},
	{"ECD3_IRQENABLE_SET_3", 0x5a059c58},
	{"ECD3_IRQENABLE_SET_4", 0x5a059c5c},
	{"ECD3_IRQENABLE_SET_5", 0x5a059c60},
	{"ECD3_IRQENABLE_SET_6", 0x5a059c64},
	{"ECD3_IRQENABLE_CLR_0", 0x5a059c68},
	{"ECD3_IRQENABLE_CLR_1", 0x5a059c6c},
	{"ECD3_IRQENABLE_CLR_2", 0x5a059c70},
	{"ECD3_IRQENABLE_CLR_3", 0x5a059c74},
	{"ECD3_IRQENABLE_CLR_4", 0x5a059c78},
	{"ECD3_IRQENABLE_CLR_5", 0x5a059c7c},
	{"ECD3_IRQENABLE_CLR_6", 0x5a059c80},
	{"ECD3_IRQSTATUS_ACLREN", 0x5a059cc0},
};
void omap4_regdump_ecd3_ipgw_l3interconnect(void) {
	pr_info("ecd3_ipgw_l3interconnect:\n");
	regdump(regdata_ecd3_ipgw_l3interconnect, ARRAY_SIZE(regdata_ecd3_ipgw_l3interconnect));
}

const struct reginfo regdata_ecd3_lse_icont[] = {
	{"LSE_CTRL", 0x000d9b00},
	{"LSE_PARAM", 0x000d9b04},
};
void omap4_regdump_ecd3_lse_icont(void) {
	pr_info("ecd3_lse_icont:\n");
	regdump(regdata_ecd3_lse_icont, ARRAY_SIZE(regdata_ecd3_lse_icont));
}

const struct reginfo regdata_ecd3_lse_dsp[] = {
	{"LSE_CTRL", 0x01e59b00},
	{"LSE_PARAM", 0x01e59b04},
};
void omap4_regdump_ecd3_lse_dsp(void) {
	pr_info("ecd3_lse_dsp:\n");
	regdump(regdata_ecd3_lse_dsp, ARRAY_SIZE(regdata_ecd3_lse_dsp));
}

const struct reginfo regdata_ecd3_lse_l3interconnect[] = {
	{"LSE_CTRL", 0x5a059b00},
	{"LSE_PARAM", 0x5a059b04},
};
void omap4_regdump_ecd3_lse_l3interconnect(void) {
	pr_info("ecd3_lse_l3interconnect:\n");
	regdump(regdata_ecd3_lse_l3interconnect, ARRAY_SIZE(regdata_ecd3_lse_l3interconnect));
}

const struct reginfo regdata_ecd3_bfsw_icont[] = {
	{"VIEWMODE", 0x000d9a00},
	{"MSTID1", 0x000d9a04},
	{"MSTID2", 0x000d9a08},
};
void omap4_regdump_ecd3_bfsw_icont(void) {
	pr_info("ecd3_bfsw_icont:\n");
	regdump(regdata_ecd3_bfsw_icont, ARRAY_SIZE(regdata_ecd3_bfsw_icont));
}

const struct reginfo regdata_ecd3_bfsw_dsp[] = {
	{"VIEWMODE", 0x01e59a00},
	{"MSTID1", 0x01e59a04},
	{"MSTID2", 0x01e59a08},
};
void omap4_regdump_ecd3_bfsw_dsp(void) {
	pr_info("ecd3_bfsw_dsp:\n");
	regdump(regdata_ecd3_bfsw_dsp, ARRAY_SIZE(regdata_ecd3_bfsw_dsp));
}

const struct reginfo regdata_ecd3_bfsw_l3interconnect[] = {
	{"VIEWMODE", 0x5a059a00},
	{"MSTID1", 0x5a059a04},
	{"MSTID2", 0x5a059a08},
};
void omap4_regdump_ecd3_bfsw_l3interconnect(void) {
	pr_info("ecd3_bfsw_l3interconnect:\n");
	regdump(regdata_ecd3_bfsw_l3interconnect, ARRAY_SIZE(regdata_ecd3_bfsw_l3interconnect));
}

const struct reginfo regdata_sysctrl_icont[] = {
	{"IVAHD_REVISION", 0x000da400},
	{"IVAHD_HWINFO", 0x000da404},
	{"IVAHD_SYSCONFIG", 0x000da410},
	{"IVAHD_IRQSTATUS_RAW", 0x000da424},
	{"IVAHD_IRQSTATUS", 0x000da428},
	{"IVAHD_IRQENABLE_SET", 0x000da42c},
	{"IVAHD_IRQENABLE_CLR", 0x000da430},
	{"IVAHD_SYNC_IRQSTATUS_RAW", 0x000da434},
	{"IVAHD_SYNC_IRQSTATUS", 0x000da438},
	{"IVAHD_SYNC_IRQENABLE_SET", 0x000da43c},
	{"IVAHD_SYNC_IRQENABLE_CLR", 0x000da440},
	{"IVAHD_CLKCTRL", 0x000da450},
	{"IVAHD_CLKST", 0x000da454},
	{"IVAHD_STDBYST", 0x000da458},
};
void omap4_regdump_sysctrl_icont(void) {
	pr_info("sysctrl_icont:\n");
	regdump(regdata_sysctrl_icont, ARRAY_SIZE(regdata_sysctrl_icont));
}

const struct reginfo regdata_sysctrl_dsp[] = {
	{"IVAHD_REVISION", 0x01e5a400},
	{"IVAHD_HWINFO", 0x01e5a404},
	{"IVAHD_SYSCONFIG", 0x01e5a410},
	{"IVAHD_IRQSTATUS_RAW", 0x01e5a424},
	{"IVAHD_IRQSTATUS", 0x01e5a428},
	{"IVAHD_IRQENABLE_SET", 0x01e5a42c},
	{"IVAHD_IRQENABLE_CLR", 0x01e5a430},
	{"IVAHD_SYNC_IRQSTATUS_RAW", 0x01e5a434},
	{"IVAHD_SYNC_IRQSTATUS", 0x01e5a438},
	{"IVAHD_SYNC_IRQENABLE_SET", 0x01e5a43c},
	{"IVAHD_SYNC_IRQENABLE_CLR", 0x01e5a440},
	{"IVAHD_CLKCTRL", 0x01e5a450},
	{"IVAHD_CLKST", 0x01e5a454},
	{"IVAHD_STDBYST", 0x01e5a458},
};
void omap4_regdump_sysctrl_dsp(void) {
	pr_info("sysctrl_dsp:\n");
	regdump(regdata_sysctrl_dsp, ARRAY_SIZE(regdata_sysctrl_dsp));
}

const struct reginfo regdata_sysctrl_l3interconnect[] = {
	{"IVAHD_REVISION", 0x5a05a400},
	{"IVAHD_HWINFO", 0x5a05a404},
	{"IVAHD_SYSCONFIG", 0x5a05a410},
	{"IVAHD_IRQSTATUS_RAW", 0x5a05a424},
	{"IVAHD_IRQSTATUS", 0x5a05a428},
	{"IVAHD_IRQENABLE_SET", 0x5a05a42c},
	{"IVAHD_IRQENABLE_CLR", 0x5a05a430},
	{"IVAHD_SYNC_IRQSTATUS_RAW", 0x5a05a434},
	{"IVAHD_SYNC_IRQSTATUS", 0x5a05a438},
	{"IVAHD_SYNC_IRQENABLE_SET", 0x5a05a43c},
	{"IVAHD_SYNC_IRQENABLE_CLR", 0x5a05a440},
	{"IVAHD_CLKCTRL", 0x5a05a450},
	{"IVAHD_CLKST", 0x5a05a454},
	{"IVAHD_STDBYST", 0x5a05a458},
};
void omap4_regdump_sysctrl_l3interconnect(void) {
	pr_info("sysctrl_l3interconnect:\n");
	regdump(regdata_sysctrl_l3interconnect, ARRAY_SIZE(regdata_sysctrl_l3interconnect));
}

const struct reginfo regdata_icont1_cfg_icont[] = {
	{"ICONT_REVISION", 0x000f0000},
	{"ICONT_HWINFO", 0x000f0004},
	{"ICONT_SYSCONFIG", 0x000f0010},
};
void omap4_regdump_icont1_cfg_icont(void) {
	pr_info("icont1_cfg_icont:\n");
	regdump(regdata_icont1_cfg_icont, ARRAY_SIZE(regdata_icont1_cfg_icont));
}

const struct reginfo regdata_icont2_cfg_icont[] = {
	{"ICONT_REVISION", 0x000f1000},
	{"ICONT_HWINFO", 0x000f1004},
	{"ICONT_SYSCONFIG", 0x000f1010},
};
void omap4_regdump_icont2_cfg_icont(void) {
	pr_info("icont2_cfg_icont:\n");
	regdump(regdata_icont2_cfg_icont, ARRAY_SIZE(regdata_icont2_cfg_icont));
}

const struct reginfo regdata_icont1_cfg_dsp[] = {
	{"ICONT_REVISION", 0x01e70000},
	{"ICONT_HWINFO", 0x01e70004},
	{"ICONT_SYSCONFIG", 0x01e70010},
};
void omap4_regdump_icont1_cfg_dsp(void) {
	pr_info("icont1_cfg_dsp:\n");
	regdump(regdata_icont1_cfg_dsp, ARRAY_SIZE(regdata_icont1_cfg_dsp));
}

const struct reginfo regdata_icont2_cfg_dsp[] = {
	{"ICONT_REVISION", 0x01e71000},
	{"ICONT_HWINFO", 0x01e71004},
	{"ICONT_SYSCONFIG", 0x01e71010},
};
void omap4_regdump_icont2_cfg_dsp(void) {
	pr_info("icont2_cfg_dsp:\n");
	regdump(regdata_icont2_cfg_dsp, ARRAY_SIZE(regdata_icont2_cfg_dsp));
}

const struct reginfo regdata_icont1_cfg_l3interconnect[] = {
	{"ICONT_REVISION", 0x5a070000},
	{"ICONT_HWINFO", 0x5a070004},
	{"ICONT_SYSCONFIG", 0x5a070010},
};
void omap4_regdump_icont1_cfg_l3interconnect(void) {
	pr_info("icont1_cfg_l3interconnect:\n");
	regdump(regdata_icont1_cfg_l3interconnect, ARRAY_SIZE(regdata_icont1_cfg_l3interconnect));
}

const struct reginfo regdata_icont2_cfg_l3interconnect[] = {
	{"ICONT_REVISION", 0x5a071000},
	{"ICONT_HWINFO", 0x5a071004},
	{"ICONT_SYSCONFIG", 0x5a071010},
};
void omap4_regdump_icont2_cfg_l3interconnect(void) {
	pr_info("icont2_cfg_l3interconnect:\n");
	regdump(regdata_icont2_cfg_l3interconnect, ARRAY_SIZE(regdata_icont2_cfg_l3interconnect));
}

const struct reginfo regdata_icont1_dm_icont[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x000f0824},
	{"ICONT_DM_IRQSTATUS", 0x000f0828},
	{"ICONT_DM_IRQENABLE_SET", 0x000f082c},
	{"ICONT_DM_IRQENABLE_CLR", 0x000f0830},
};
void omap4_regdump_icont1_dm_icont(void) {
	pr_info("icont1_dm_icont:\n");
	regdump(regdata_icont1_dm_icont, ARRAY_SIZE(regdata_icont1_dm_icont));
	omap4_regdump_icont1_dm_icont_channel_0();
	omap4_regdump_icont1_dm_icont_channel_1();
	omap4_regdump_icont1_dm_icont_channel_2();
	omap4_regdump_icont1_dm_icont_channel_3();
}

const struct reginfo regdata_icont1_dm_icont_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x000f0848},
	{"ICONT_DMDESTADD_i_0", 0x000f0844},
	{"ICONT_DMSOURCEADD_i_0", 0x000f0840},
	{"ICONT_DMSTATUS_i_0", 0x000f084c},
};
void omap4_regdump_icont1_dm_icont_channel_0(void) {
	pr_info("icont1_dm_icont_channel_0:\n");
	regdump(regdata_icont1_dm_icont_channel_0, ARRAY_SIZE(regdata_icont1_dm_icont_channel_0));
}

const struct reginfo regdata_icont1_dm_icont_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x000f0868},
	{"ICONT_DMDESTADD_i_1", 0x000f0864},
	{"ICONT_DMSOURCEADD_i_1", 0x000f0860},
	{"ICONT_DMSTATUS_i_1", 0x000f086c},
};
void omap4_regdump_icont1_dm_icont_channel_1(void) {
	pr_info("icont1_dm_icont_channel_1:\n");
	regdump(regdata_icont1_dm_icont_channel_1, ARRAY_SIZE(regdata_icont1_dm_icont_channel_1));
}

const struct reginfo regdata_icont1_dm_icont_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x000f0888},
	{"ICONT_DMDESTADD_i_2", 0x000f0884},
	{"ICONT_DMSOURCEADD_i_2", 0x000f0880},
	{"ICONT_DMSTATUS_i_2", 0x000f088c},
};
void omap4_regdump_icont1_dm_icont_channel_2(void) {
	pr_info("icont1_dm_icont_channel_2:\n");
	regdump(regdata_icont1_dm_icont_channel_2, ARRAY_SIZE(regdata_icont1_dm_icont_channel_2));
}

const struct reginfo regdata_icont1_dm_icont_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x000f08a8},
	{"ICONT_DMDESTADD_i_3", 0x000f08a4},
	{"ICONT_DMSOURCEADD_i_3", 0x000f08a0},
	{"ICONT_DMSTATUS_i_3", 0x000f08ac},
};
void omap4_regdump_icont1_dm_icont_channel_3(void) {
	pr_info("icont1_dm_icont_channel_3:\n");
	regdump(regdata_icont1_dm_icont_channel_3, ARRAY_SIZE(regdata_icont1_dm_icont_channel_3));
}

const struct reginfo regdata_icont2_dm_icont[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x000f1824},
	{"ICONT_DM_IRQSTATUS", 0x000f1828},
	{"ICONT_DM_IRQENABLE_SET", 0x000f182c},
	{"ICONT_DM_IRQENABLE_CLR", 0x000f1830},
};
void omap4_regdump_icont2_dm_icont(void) {
	pr_info("icont2_dm_icont:\n");
	regdump(regdata_icont2_dm_icont, ARRAY_SIZE(regdata_icont2_dm_icont));
	omap4_regdump_icont2_dm_icont_channel_0();
	omap4_regdump_icont2_dm_icont_channel_1();
	omap4_regdump_icont2_dm_icont_channel_2();
	omap4_regdump_icont2_dm_icont_channel_3();
}

const struct reginfo regdata_icont2_dm_icont_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x000f1848},
	{"ICONT_DMDESTADD_i_0", 0x000f1844},
	{"ICONT_DMSOURCEADD_i_0", 0x000f1840},
	{"ICONT_DMSTATUS_i_0", 0x000f184c},
};
void omap4_regdump_icont2_dm_icont_channel_0(void) {
	pr_info("icont2_dm_icont_channel_0:\n");
	regdump(regdata_icont2_dm_icont_channel_0, ARRAY_SIZE(regdata_icont2_dm_icont_channel_0));
}

const struct reginfo regdata_icont2_dm_icont_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x000f1868},
	{"ICONT_DMDESTADD_i_1", 0x000f1864},
	{"ICONT_DMSOURCEADD_i_1", 0x000f1860},
	{"ICONT_DMSTATUS_i_1", 0x000f186c},
};
void omap4_regdump_icont2_dm_icont_channel_1(void) {
	pr_info("icont2_dm_icont_channel_1:\n");
	regdump(regdata_icont2_dm_icont_channel_1, ARRAY_SIZE(regdata_icont2_dm_icont_channel_1));
}

const struct reginfo regdata_icont2_dm_icont_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x000f1888},
	{"ICONT_DMDESTADD_i_2", 0x000f1884},
	{"ICONT_DMSOURCEADD_i_2", 0x000f1880},
	{"ICONT_DMSTATUS_i_2", 0x000f188c},
};
void omap4_regdump_icont2_dm_icont_channel_2(void) {
	pr_info("icont2_dm_icont_channel_2:\n");
	regdump(regdata_icont2_dm_icont_channel_2, ARRAY_SIZE(regdata_icont2_dm_icont_channel_2));
}

const struct reginfo regdata_icont2_dm_icont_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x000f18a8},
	{"ICONT_DMDESTADD_i_3", 0x000f18a4},
	{"ICONT_DMSOURCEADD_i_3", 0x000f18a0},
	{"ICONT_DMSTATUS_i_3", 0x000f18ac},
};
void omap4_regdump_icont2_dm_icont_channel_3(void) {
	pr_info("icont2_dm_icont_channel_3:\n");
	regdump(regdata_icont2_dm_icont_channel_3, ARRAY_SIZE(regdata_icont2_dm_icont_channel_3));
}

const struct reginfo regdata_icont1_dm_icontself_access[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x000f2824},
	{"ICONT_DM_IRQSTATUS", 0x000f2828},
	{"ICONT_DM_IRQENABLE_SET", 0x000f282c},
	{"ICONT_DM_IRQENABLE_CLR", 0x000f2830},
};
void omap4_regdump_icont1_dm_icontself_access(void) {
	pr_info("icont1_dm_icontself_access:\n");
	regdump(regdata_icont1_dm_icontself_access, ARRAY_SIZE(regdata_icont1_dm_icontself_access));
	omap4_regdump_icont1_dm_icontself_access_channel_0();
	omap4_regdump_icont1_dm_icontself_access_channel_1();
	omap4_regdump_icont1_dm_icontself_access_channel_2();
	omap4_regdump_icont1_dm_icontself_access_channel_3();
}

const struct reginfo regdata_icont1_dm_icontself_access_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x000f2848},
	{"ICONT_DMDESTADD_i_0", 0x000f2844},
	{"ICONT_DMSOURCEADD_i_0", 0x000f2840},
	{"ICONT_DMSTATUS_i_0", 0x000f284c},
};
void omap4_regdump_icont1_dm_icontself_access_channel_0(void) {
	pr_info("icont1_dm_icontself_access_channel_0:\n");
	regdump(regdata_icont1_dm_icontself_access_channel_0, ARRAY_SIZE(regdata_icont1_dm_icontself_access_channel_0));
}

const struct reginfo regdata_icont1_dm_icontself_access_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x000f2868},
	{"ICONT_DMDESTADD_i_1", 0x000f2864},
	{"ICONT_DMSOURCEADD_i_1", 0x000f2860},
	{"ICONT_DMSTATUS_i_1", 0x000f286c},
};
void omap4_regdump_icont1_dm_icontself_access_channel_1(void) {
	pr_info("icont1_dm_icontself_access_channel_1:\n");
	regdump(regdata_icont1_dm_icontself_access_channel_1, ARRAY_SIZE(regdata_icont1_dm_icontself_access_channel_1));
}

const struct reginfo regdata_icont1_dm_icontself_access_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x000f2888},
	{"ICONT_DMDESTADD_i_2", 0x000f2884},
	{"ICONT_DMSOURCEADD_i_2", 0x000f2880},
	{"ICONT_DMSTATUS_i_2", 0x000f288c},
};
void omap4_regdump_icont1_dm_icontself_access_channel_2(void) {
	pr_info("icont1_dm_icontself_access_channel_2:\n");
	regdump(regdata_icont1_dm_icontself_access_channel_2, ARRAY_SIZE(regdata_icont1_dm_icontself_access_channel_2));
}

const struct reginfo regdata_icont1_dm_icontself_access_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x000f28a8},
	{"ICONT_DMDESTADD_i_3", 0x000f28a4},
	{"ICONT_DMSOURCEADD_i_3", 0x000f28a0},
	{"ICONT_DMSTATUS_i_3", 0x000f28ac},
};
void omap4_regdump_icont1_dm_icontself_access_channel_3(void) {
	pr_info("icont1_dm_icontself_access_channel_3:\n");
	regdump(regdata_icont1_dm_icontself_access_channel_3, ARRAY_SIZE(regdata_icont1_dm_icontself_access_channel_3));
}

const struct reginfo regdata_icont2_dm_icontself_access[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x000f3824},
	{"ICONT_DM_IRQSTATUS", 0x000f3828},
	{"ICONT_DM_IRQENABLE_SET", 0x000f382c},
	{"ICONT_DM_IRQENABLE_CLR", 0x000f3830},
};
void omap4_regdump_icont2_dm_icontself_access(void) {
	pr_info("icont2_dm_icontself_access:\n");
	regdump(regdata_icont2_dm_icontself_access, ARRAY_SIZE(regdata_icont2_dm_icontself_access));
	omap4_regdump_icont2_dm_icontself_access_channel_0();
	omap4_regdump_icont2_dm_icontself_access_channel_1();
	omap4_regdump_icont2_dm_icontself_access_channel_2();
	omap4_regdump_icont2_dm_icontself_access_channel_3();
}

const struct reginfo regdata_icont2_dm_icontself_access_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x000f3848},
	{"ICONT_DMDESTADD_i_0", 0x000f3844},
	{"ICONT_DMSOURCEADD_i_0", 0x000f3840},
	{"ICONT_DMSTATUS_i_0", 0x000f384c},
};
void omap4_regdump_icont2_dm_icontself_access_channel_0(void) {
	pr_info("icont2_dm_icontself_access_channel_0:\n");
	regdump(regdata_icont2_dm_icontself_access_channel_0, ARRAY_SIZE(regdata_icont2_dm_icontself_access_channel_0));
}

const struct reginfo regdata_icont2_dm_icontself_access_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x000f3868},
	{"ICONT_DMDESTADD_i_1", 0x000f3864},
	{"ICONT_DMSOURCEADD_i_1", 0x000f3860},
	{"ICONT_DMSTATUS_i_1", 0x000f386c},
};
void omap4_regdump_icont2_dm_icontself_access_channel_1(void) {
	pr_info("icont2_dm_icontself_access_channel_1:\n");
	regdump(regdata_icont2_dm_icontself_access_channel_1, ARRAY_SIZE(regdata_icont2_dm_icontself_access_channel_1));
}

const struct reginfo regdata_icont2_dm_icontself_access_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x000f3888},
	{"ICONT_DMDESTADD_i_2", 0x000f3884},
	{"ICONT_DMSOURCEADD_i_2", 0x000f3880},
	{"ICONT_DMSTATUS_i_2", 0x000f388c},
};
void omap4_regdump_icont2_dm_icontself_access_channel_2(void) {
	pr_info("icont2_dm_icontself_access_channel_2:\n");
	regdump(regdata_icont2_dm_icontself_access_channel_2, ARRAY_SIZE(regdata_icont2_dm_icontself_access_channel_2));
}

const struct reginfo regdata_icont2_dm_icontself_access_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x000f38a8},
	{"ICONT_DMDESTADD_i_3", 0x000f38a4},
	{"ICONT_DMSOURCEADD_i_3", 0x000f38a0},
	{"ICONT_DMSTATUS_i_3", 0x000f38ac},
};
void omap4_regdump_icont2_dm_icontself_access_channel_3(void) {
	pr_info("icont2_dm_icontself_access_channel_3:\n");
	regdump(regdata_icont2_dm_icontself_access_channel_3, ARRAY_SIZE(regdata_icont2_dm_icontself_access_channel_3));
}

const struct reginfo regdata_icont1_dm_dsp[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x01e70824},
	{"ICONT_DM_IRQSTATUS", 0x01e70828},
	{"ICONT_DM_IRQENABLE_SET", 0x01e7082c},
	{"ICONT_DM_IRQENABLE_CLR", 0x01e70830},
};
void omap4_regdump_icont1_dm_dsp(void) {
	pr_info("icont1_dm_dsp:\n");
	regdump(regdata_icont1_dm_dsp, ARRAY_SIZE(regdata_icont1_dm_dsp));
	omap4_regdump_icont1_dm_dsp_channel_0();
	omap4_regdump_icont1_dm_dsp_channel_1();
	omap4_regdump_icont1_dm_dsp_channel_2();
	omap4_regdump_icont1_dm_dsp_channel_3();
}

const struct reginfo regdata_icont1_dm_dsp_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x01e70848},
	{"ICONT_DMDESTADD_i_0", 0x01e70844},
	{"ICONT_DMSOURCEADD_i_0", 0x01e70840},
	{"ICONT_DMSTATUS_i_0", 0x01e7084c},
};
void omap4_regdump_icont1_dm_dsp_channel_0(void) {
	pr_info("icont1_dm_dsp_channel_0:\n");
	regdump(regdata_icont1_dm_dsp_channel_0, ARRAY_SIZE(regdata_icont1_dm_dsp_channel_0));
}

const struct reginfo regdata_icont1_dm_dsp_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x01e70868},
	{"ICONT_DMDESTADD_i_1", 0x01e70864},
	{"ICONT_DMSOURCEADD_i_1", 0x01e70860},
	{"ICONT_DMSTATUS_i_1", 0x01e7086c},
};
void omap4_regdump_icont1_dm_dsp_channel_1(void) {
	pr_info("icont1_dm_dsp_channel_1:\n");
	regdump(regdata_icont1_dm_dsp_channel_1, ARRAY_SIZE(regdata_icont1_dm_dsp_channel_1));
}

const struct reginfo regdata_icont1_dm_dsp_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x01e70888},
	{"ICONT_DMDESTADD_i_2", 0x01e70884},
	{"ICONT_DMSOURCEADD_i_2", 0x01e70880},
	{"ICONT_DMSTATUS_i_2", 0x01e7088c},
};
void omap4_regdump_icont1_dm_dsp_channel_2(void) {
	pr_info("icont1_dm_dsp_channel_2:\n");
	regdump(regdata_icont1_dm_dsp_channel_2, ARRAY_SIZE(regdata_icont1_dm_dsp_channel_2));
}

const struct reginfo regdata_icont1_dm_dsp_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x01e708a8},
	{"ICONT_DMDESTADD_i_3", 0x01e708a4},
	{"ICONT_DMSOURCEADD_i_3", 0x01e708a0},
	{"ICONT_DMSTATUS_i_3", 0x01e708ac},
};
void omap4_regdump_icont1_dm_dsp_channel_3(void) {
	pr_info("icont1_dm_dsp_channel_3:\n");
	regdump(regdata_icont1_dm_dsp_channel_3, ARRAY_SIZE(regdata_icont1_dm_dsp_channel_3));
}

const struct reginfo regdata_icont2_dm_dsp[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x01e71824},
	{"ICONT_DM_IRQSTATUS", 0x01e71828},
	{"ICONT_DM_IRQENABLE_SET", 0x01e7182c},
	{"ICONT_DM_IRQENABLE_CLR", 0x01e71830},
};
void omap4_regdump_icont2_dm_dsp(void) {
	pr_info("icont2_dm_dsp:\n");
	regdump(regdata_icont2_dm_dsp, ARRAY_SIZE(regdata_icont2_dm_dsp));
	omap4_regdump_icont2_dm_dsp_channel_0();
	omap4_regdump_icont2_dm_dsp_channel_1();
	omap4_regdump_icont2_dm_dsp_channel_2();
	omap4_regdump_icont2_dm_dsp_channel_3();
}

const struct reginfo regdata_icont2_dm_dsp_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x01e71848},
	{"ICONT_DMDESTADD_i_0", 0x01e71844},
	{"ICONT_DMSOURCEADD_i_0", 0x01e71840},
	{"ICONT_DMSTATUS_i_0", 0x01e7184c},
};
void omap4_regdump_icont2_dm_dsp_channel_0(void) {
	pr_info("icont2_dm_dsp_channel_0:\n");
	regdump(regdata_icont2_dm_dsp_channel_0, ARRAY_SIZE(regdata_icont2_dm_dsp_channel_0));
}

const struct reginfo regdata_icont2_dm_dsp_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x01e71868},
	{"ICONT_DMDESTADD_i_1", 0x01e71864},
	{"ICONT_DMSOURCEADD_i_1", 0x01e71860},
	{"ICONT_DMSTATUS_i_1", 0x01e7186c},
};
void omap4_regdump_icont2_dm_dsp_channel_1(void) {
	pr_info("icont2_dm_dsp_channel_1:\n");
	regdump(regdata_icont2_dm_dsp_channel_1, ARRAY_SIZE(regdata_icont2_dm_dsp_channel_1));
}

const struct reginfo regdata_icont2_dm_dsp_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x01e71888},
	{"ICONT_DMDESTADD_i_2", 0x01e71884},
	{"ICONT_DMSOURCEADD_i_2", 0x01e71880},
	{"ICONT_DMSTATUS_i_2", 0x01e7188c},
};
void omap4_regdump_icont2_dm_dsp_channel_2(void) {
	pr_info("icont2_dm_dsp_channel_2:\n");
	regdump(regdata_icont2_dm_dsp_channel_2, ARRAY_SIZE(regdata_icont2_dm_dsp_channel_2));
}

const struct reginfo regdata_icont2_dm_dsp_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x01e718a8},
	{"ICONT_DMDESTADD_i_3", 0x01e718a4},
	{"ICONT_DMSOURCEADD_i_3", 0x01e718a0},
	{"ICONT_DMSTATUS_i_3", 0x01e718ac},
};
void omap4_regdump_icont2_dm_dsp_channel_3(void) {
	pr_info("icont2_dm_dsp_channel_3:\n");
	regdump(regdata_icont2_dm_dsp_channel_3, ARRAY_SIZE(regdata_icont2_dm_dsp_channel_3));
}

const struct reginfo regdata_icont1_dm_l3interconnect[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x5a070824},
	{"ICONT_DM_IRQSTATUS", 0x5a070828},
	{"ICONT_DM_IRQENABLE_SET", 0x5a07082c},
	{"ICONT_DM_IRQENABLE_CLR", 0x5a070830},
};
void omap4_regdump_icont1_dm_l3interconnect(void) {
	pr_info("icont1_dm_l3interconnect:\n");
	regdump(regdata_icont1_dm_l3interconnect, ARRAY_SIZE(regdata_icont1_dm_l3interconnect));
	omap4_regdump_icont1_dm_l3interconnect_channel_0();
	omap4_regdump_icont1_dm_l3interconnect_channel_1();
	omap4_regdump_icont1_dm_l3interconnect_channel_2();
	omap4_regdump_icont1_dm_l3interconnect_channel_3();
}

const struct reginfo regdata_icont1_dm_l3interconnect_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x5a070848},
	{"ICONT_DMDESTADD_i_0", 0x5a070844},
	{"ICONT_DMSOURCEADD_i_0", 0x5a070840},
	{"ICONT_DMSTATUS_i_0", 0x5a07084c},
};
void omap4_regdump_icont1_dm_l3interconnect_channel_0(void) {
	pr_info("icont1_dm_l3interconnect_channel_0:\n");
	regdump(regdata_icont1_dm_l3interconnect_channel_0, ARRAY_SIZE(regdata_icont1_dm_l3interconnect_channel_0));
}

const struct reginfo regdata_icont1_dm_l3interconnect_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x5a070868},
	{"ICONT_DMDESTADD_i_1", 0x5a070864},
	{"ICONT_DMSOURCEADD_i_1", 0x5a070860},
	{"ICONT_DMSTATUS_i_1", 0x5a07086c},
};
void omap4_regdump_icont1_dm_l3interconnect_channel_1(void) {
	pr_info("icont1_dm_l3interconnect_channel_1:\n");
	regdump(regdata_icont1_dm_l3interconnect_channel_1, ARRAY_SIZE(regdata_icont1_dm_l3interconnect_channel_1));
}

const struct reginfo regdata_icont1_dm_l3interconnect_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x5a070888},
	{"ICONT_DMDESTADD_i_2", 0x5a070884},
	{"ICONT_DMSOURCEADD_i_2", 0x5a070880},
	{"ICONT_DMSTATUS_i_2", 0x5a07088c},
};
void omap4_regdump_icont1_dm_l3interconnect_channel_2(void) {
	pr_info("icont1_dm_l3interconnect_channel_2:\n");
	regdump(regdata_icont1_dm_l3interconnect_channel_2, ARRAY_SIZE(regdata_icont1_dm_l3interconnect_channel_2));
}

const struct reginfo regdata_icont1_dm_l3interconnect_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x5a0708a8},
	{"ICONT_DMDESTADD_i_3", 0x5a0708a4},
	{"ICONT_DMSOURCEADD_i_3", 0x5a0708a0},
	{"ICONT_DMSTATUS_i_3", 0x5a0708ac},
};
void omap4_regdump_icont1_dm_l3interconnect_channel_3(void) {
	pr_info("icont1_dm_l3interconnect_channel_3:\n");
	regdump(regdata_icont1_dm_l3interconnect_channel_3, ARRAY_SIZE(regdata_icont1_dm_l3interconnect_channel_3));
}

const struct reginfo regdata_icont2_dm_l3interconnect[] = {
	{"ICONT_DM_IRQSTATUS_RAW", 0x5a071824},
	{"ICONT_DM_IRQSTATUS", 0x5a071828},
	{"ICONT_DM_IRQENABLE_SET", 0x5a07182c},
	{"ICONT_DM_IRQENABLE_CLR", 0x5a071830},
};
void omap4_regdump_icont2_dm_l3interconnect(void) {
	pr_info("icont2_dm_l3interconnect:\n");
	regdump(regdata_icont2_dm_l3interconnect, ARRAY_SIZE(regdata_icont2_dm_l3interconnect));
	omap4_regdump_icont2_dm_l3interconnect_channel_0();
	omap4_regdump_icont2_dm_l3interconnect_channel_1();
	omap4_regdump_icont2_dm_l3interconnect_channel_2();
	omap4_regdump_icont2_dm_l3interconnect_channel_3();
}

const struct reginfo regdata_icont2_dm_l3interconnect_channel_0[] = {
	{"ICONT_DMCONTEXT_i_0", 0x5a071848},
	{"ICONT_DMDESTADD_i_0", 0x5a071844},
	{"ICONT_DMSOURCEADD_i_0", 0x5a071840},
	{"ICONT_DMSTATUS_i_0", 0x5a07184c},
};
void omap4_regdump_icont2_dm_l3interconnect_channel_0(void) {
	pr_info("icont2_dm_l3interconnect_channel_0:\n");
	regdump(regdata_icont2_dm_l3interconnect_channel_0, ARRAY_SIZE(regdata_icont2_dm_l3interconnect_channel_0));
}

const struct reginfo regdata_icont2_dm_l3interconnect_channel_1[] = {
	{"ICONT_DMCONTEXT_i_1", 0x5a071868},
	{"ICONT_DMDESTADD_i_1", 0x5a071864},
	{"ICONT_DMSOURCEADD_i_1", 0x5a071860},
	{"ICONT_DMSTATUS_i_1", 0x5a07186c},
};
void omap4_regdump_icont2_dm_l3interconnect_channel_1(void) {
	pr_info("icont2_dm_l3interconnect_channel_1:\n");
	regdump(regdata_icont2_dm_l3interconnect_channel_1, ARRAY_SIZE(regdata_icont2_dm_l3interconnect_channel_1));
}

const struct reginfo regdata_icont2_dm_l3interconnect_channel_2[] = {
	{"ICONT_DMCONTEXT_i_2", 0x5a071888},
	{"ICONT_DMDESTADD_i_2", 0x5a071884},
	{"ICONT_DMSOURCEADD_i_2", 0x5a071880},
	{"ICONT_DMSTATUS_i_2", 0x5a07188c},
};
void omap4_regdump_icont2_dm_l3interconnect_channel_2(void) {
	pr_info("icont2_dm_l3interconnect_channel_2:\n");
	regdump(regdata_icont2_dm_l3interconnect_channel_2, ARRAY_SIZE(regdata_icont2_dm_l3interconnect_channel_2));
}

const struct reginfo regdata_icont2_dm_l3interconnect_channel_3[] = {
	{"ICONT_DMCONTEXT_i_3", 0x5a0718a8},
	{"ICONT_DMDESTADD_i_3", 0x5a0718a4},
	{"ICONT_DMSOURCEADD_i_3", 0x5a0718a0},
	{"ICONT_DMSTATUS_i_3", 0x5a0718ac},
};
void omap4_regdump_icont2_dm_l3interconnect_channel_3(void) {
	pr_info("icont2_dm_l3interconnect_channel_3:\n");
	regdump(regdata_icont2_dm_l3interconnect_channel_3, ARRAY_SIZE(regdata_icont2_dm_l3interconnect_channel_3));
}

const struct reginfo regdata_icont1_sbh_icont[] = {
	{"ICONT_SBH_CTRL", 0x000f0c00},
	{"ICONT_SBH_ATLR", 0x000f0c04},
	{"ICONT_SBH_ACK", 0x000f0c08},
	{"ICONT_SBH_EOT", 0x000f0c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x000f0c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x000f0c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x000f0c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x000f0c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x000f0c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x000f0c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x000f0c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x000f0c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x000f0cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x000f0cd4},
};
void omap4_regdump_icont1_sbh_icont(void) {
	pr_info("icont1_sbh_icont:\n");
	regdump(regdata_icont1_sbh_icont, ARRAY_SIZE(regdata_icont1_sbh_icont));
	omap4_regdump_icont1_sbh_icont_channel_0();
	omap4_regdump_icont1_sbh_icont_channel_1();
	omap4_regdump_icont1_sbh_icont_channel_2();
	omap4_regdump_icont1_sbh_icont_channel_3();
}

const struct reginfo regdata_icont1_sbh_icont_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x000f0c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x000f0cb0},
	{"ICONT_SBH_TCCR_i_0", 0x000f0c50},
};
void omap4_regdump_icont1_sbh_icont_channel_0(void) {
	pr_info("icont1_sbh_icont_channel_0:\n");
	regdump(regdata_icont1_sbh_icont_channel_0, ARRAY_SIZE(regdata_icont1_sbh_icont_channel_0));
}

const struct reginfo regdata_icont1_sbh_icont_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x000f0c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x000f0cb4},
	{"ICONT_SBH_TCCR_i_1", 0x000f0c54},
};
void omap4_regdump_icont1_sbh_icont_channel_1(void) {
	pr_info("icont1_sbh_icont_channel_1:\n");
	regdump(regdata_icont1_sbh_icont_channel_1, ARRAY_SIZE(regdata_icont1_sbh_icont_channel_1));
}

const struct reginfo regdata_icont1_sbh_icont_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x000f0c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x000f0cb8},
	{"ICONT_SBH_TCCR_i_2", 0x000f0c58},
};
void omap4_regdump_icont1_sbh_icont_channel_2(void) {
	pr_info("icont1_sbh_icont_channel_2:\n");
	regdump(regdata_icont1_sbh_icont_channel_2, ARRAY_SIZE(regdata_icont1_sbh_icont_channel_2));
}

const struct reginfo regdata_icont1_sbh_icont_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x000f0c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x000f0cbc},
	{"ICONT_SBH_TCCR_i_3", 0x000f0c5c},
	{"ICONT_SBH_TCCR_i_4", 0x000f0c60},
	{"ICONT_SBH_TCCR_i_5", 0x000f0c64},
};
void omap4_regdump_icont1_sbh_icont_channel_3(void) {
	pr_info("icont1_sbh_icont_channel_3:\n");
	regdump(regdata_icont1_sbh_icont_channel_3, ARRAY_SIZE(regdata_icont1_sbh_icont_channel_3));
}

const struct reginfo regdata_icont2_sbh_icont[] = {
	{"ICONT_SBH_CTRL", 0x000f1c00},
	{"ICONT_SBH_ATLR", 0x000f1c04},
	{"ICONT_SBH_ACK", 0x000f1c08},
	{"ICONT_SBH_EOT", 0x000f1c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x000f1c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x000f1c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x000f1c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x000f1c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x000f1c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x000f1c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x000f1c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x000f1c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x000f1cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x000f1cd4},
};
void omap4_regdump_icont2_sbh_icont(void) {
	pr_info("icont2_sbh_icont:\n");
	regdump(regdata_icont2_sbh_icont, ARRAY_SIZE(regdata_icont2_sbh_icont));
	omap4_regdump_icont2_sbh_icont_channel_0();
	omap4_regdump_icont2_sbh_icont_channel_1();
	omap4_regdump_icont2_sbh_icont_channel_2();
	omap4_regdump_icont2_sbh_icont_channel_3();
}

const struct reginfo regdata_icont2_sbh_icont_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x000f1c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x000f1cb0},
	{"ICONT_SBH_TCCR_i_0", 0x000f1c50},
};
void omap4_regdump_icont2_sbh_icont_channel_0(void) {
	pr_info("icont2_sbh_icont_channel_0:\n");
	regdump(regdata_icont2_sbh_icont_channel_0, ARRAY_SIZE(regdata_icont2_sbh_icont_channel_0));
}

const struct reginfo regdata_icont2_sbh_icont_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x000f1c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x000f1cb4},
	{"ICONT_SBH_TCCR_i_1", 0x000f1c54},
};
void omap4_regdump_icont2_sbh_icont_channel_1(void) {
	pr_info("icont2_sbh_icont_channel_1:\n");
	regdump(regdata_icont2_sbh_icont_channel_1, ARRAY_SIZE(regdata_icont2_sbh_icont_channel_1));
}

const struct reginfo regdata_icont2_sbh_icont_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x000f1c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x000f1cb8},
	{"ICONT_SBH_TCCR_i_2", 0x000f1c58},
};
void omap4_regdump_icont2_sbh_icont_channel_2(void) {
	pr_info("icont2_sbh_icont_channel_2:\n");
	regdump(regdata_icont2_sbh_icont_channel_2, ARRAY_SIZE(regdata_icont2_sbh_icont_channel_2));
}

const struct reginfo regdata_icont2_sbh_icont_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x000f1c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x000f1cbc},
	{"ICONT_SBH_TCCR_i_3", 0x000f1c5c},
	{"ICONT_SBH_TCCR_i_4", 0x000f1c60},
	{"ICONT_SBH_TCCR_i_5", 0x000f1c64},
};
void omap4_regdump_icont2_sbh_icont_channel_3(void) {
	pr_info("icont2_sbh_icont_channel_3:\n");
	regdump(regdata_icont2_sbh_icont_channel_3, ARRAY_SIZE(regdata_icont2_sbh_icont_channel_3));
}

const struct reginfo regdata_icont1_sbh_icontself_access[] = {
	{"ICONT_SBH_CTRL", 0x000f2c00},
	{"ICONT_SBH_ATLR", 0x000f2c04},
	{"ICONT_SBH_ACK", 0x000f2c08},
	{"ICONT_SBH_EOT", 0x000f2c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x000f2c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x000f2c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x000f2c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x000f2c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x000f2c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x000f2c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x000f2c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x000f2c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x000f2cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x000f2cd4},
};
void omap4_regdump_icont1_sbh_icontself_access(void) {
	pr_info("icont1_sbh_icontself_access:\n");
	regdump(regdata_icont1_sbh_icontself_access, ARRAY_SIZE(regdata_icont1_sbh_icontself_access));
	omap4_regdump_icont1_sbh_icontself_access_channel_0();
	omap4_regdump_icont1_sbh_icontself_access_channel_1();
	omap4_regdump_icont1_sbh_icontself_access_channel_2();
	omap4_regdump_icont1_sbh_icontself_access_channel_3();
}

const struct reginfo regdata_icont1_sbh_icontself_access_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x000f2c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x000f2cb0},
	{"ICONT_SBH_TCCR_i_0", 0x000f2c50},
};
void omap4_regdump_icont1_sbh_icontself_access_channel_0(void) {
	pr_info("icont1_sbh_icontself_access_channel_0:\n");
	regdump(regdata_icont1_sbh_icontself_access_channel_0, ARRAY_SIZE(regdata_icont1_sbh_icontself_access_channel_0));
}

const struct reginfo regdata_icont1_sbh_icontself_access_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x000f2c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x000f2cb4},
	{"ICONT_SBH_TCCR_i_1", 0x000f2c54},
};
void omap4_regdump_icont1_sbh_icontself_access_channel_1(void) {
	pr_info("icont1_sbh_icontself_access_channel_1:\n");
	regdump(regdata_icont1_sbh_icontself_access_channel_1, ARRAY_SIZE(regdata_icont1_sbh_icontself_access_channel_1));
}

const struct reginfo regdata_icont1_sbh_icontself_access_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x000f2c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x000f2cb8},
	{"ICONT_SBH_TCCR_i_2", 0x000f2c58},
};
void omap4_regdump_icont1_sbh_icontself_access_channel_2(void) {
	pr_info("icont1_sbh_icontself_access_channel_2:\n");
	regdump(regdata_icont1_sbh_icontself_access_channel_2, ARRAY_SIZE(regdata_icont1_sbh_icontself_access_channel_2));
}

const struct reginfo regdata_icont1_sbh_icontself_access_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x000f2c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x000f2cbc},
	{"ICONT_SBH_TCCR_i_3", 0x000f2c5c},
	{"ICONT_SBH_TCCR_i_4", 0x000f2c60},
	{"ICONT_SBH_TCCR_i_5", 0x000f2c64},
};
void omap4_regdump_icont1_sbh_icontself_access_channel_3(void) {
	pr_info("icont1_sbh_icontself_access_channel_3:\n");
	regdump(regdata_icont1_sbh_icontself_access_channel_3, ARRAY_SIZE(regdata_icont1_sbh_icontself_access_channel_3));
}

const struct reginfo regdata_icont2_sbh_icontself_access[] = {
	{"ICONT_SBH_CTRL", 0x000f3c00},
	{"ICONT_SBH_ATLR", 0x000f3c04},
	{"ICONT_SBH_ACK", 0x000f3c08},
	{"ICONT_SBH_EOT", 0x000f3c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x000f3c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x000f3c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x000f3c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x000f3c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x000f3c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x000f3c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x000f3c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x000f3c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x000f3cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x000f3cd4},
};
void omap4_regdump_icont2_sbh_icontself_access(void) {
	pr_info("icont2_sbh_icontself_access:\n");
	regdump(regdata_icont2_sbh_icontself_access, ARRAY_SIZE(regdata_icont2_sbh_icontself_access));
	omap4_regdump_icont2_sbh_icontself_access_channel_0();
	omap4_regdump_icont2_sbh_icontself_access_channel_1();
	omap4_regdump_icont2_sbh_icontself_access_channel_2();
	omap4_regdump_icont2_sbh_icontself_access_channel_3();
}

const struct reginfo regdata_icont2_sbh_icontself_access_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x000f3c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x000f3cb0},
	{"ICONT_SBH_TCCR_i_0", 0x000f3c50},
};
void omap4_regdump_icont2_sbh_icontself_access_channel_0(void) {
	pr_info("icont2_sbh_icontself_access_channel_0:\n");
	regdump(regdata_icont2_sbh_icontself_access_channel_0, ARRAY_SIZE(regdata_icont2_sbh_icontself_access_channel_0));
}

const struct reginfo regdata_icont2_sbh_icontself_access_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x000f3c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x000f3cb4},
	{"ICONT_SBH_TCCR_i_1", 0x000f3c54},
};
void omap4_regdump_icont2_sbh_icontself_access_channel_1(void) {
	pr_info("icont2_sbh_icontself_access_channel_1:\n");
	regdump(regdata_icont2_sbh_icontself_access_channel_1, ARRAY_SIZE(regdata_icont2_sbh_icontself_access_channel_1));
}

const struct reginfo regdata_icont2_sbh_icontself_access_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x000f3c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x000f3cb8},
	{"ICONT_SBH_TCCR_i_2", 0x000f3c58},
};
void omap4_regdump_icont2_sbh_icontself_access_channel_2(void) {
	pr_info("icont2_sbh_icontself_access_channel_2:\n");
	regdump(regdata_icont2_sbh_icontself_access_channel_2, ARRAY_SIZE(regdata_icont2_sbh_icontself_access_channel_2));
}

const struct reginfo regdata_icont2_sbh_icontself_access_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x000f3c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x000f3cbc},
	{"ICONT_SBH_TCCR_i_3", 0x000f3c5c},
	{"ICONT_SBH_TCCR_i_4", 0x000f3c60},
	{"ICONT_SBH_TCCR_i_5", 0x000f3c64},
};
void omap4_regdump_icont2_sbh_icontself_access_channel_3(void) {
	pr_info("icont2_sbh_icontself_access_channel_3:\n");
	regdump(regdata_icont2_sbh_icontself_access_channel_3, ARRAY_SIZE(regdata_icont2_sbh_icontself_access_channel_3));
}

const struct reginfo regdata_icont1_sbh_dsp[] = {
	{"ICONT_SBH_CTRL", 0x01e70c00},
	{"ICONT_SBH_ATLR", 0x01e70c04},
	{"ICONT_SBH_ACK", 0x01e70c08},
	{"ICONT_SBH_EOT", 0x01e70c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x01e70c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x01e70c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x01e70c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x01e70c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x01e70c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x01e70c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x01e70c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x01e70c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x01e70cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x01e70cd4},
};
void omap4_regdump_icont1_sbh_dsp(void) {
	pr_info("icont1_sbh_dsp:\n");
	regdump(regdata_icont1_sbh_dsp, ARRAY_SIZE(regdata_icont1_sbh_dsp));
	omap4_regdump_icont1_sbh_dsp_channel_0();
	omap4_regdump_icont1_sbh_dsp_channel_1();
	omap4_regdump_icont1_sbh_dsp_channel_2();
	omap4_regdump_icont1_sbh_dsp_channel_3();
}

const struct reginfo regdata_icont1_sbh_dsp_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x01e70c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x01e70cb0},
	{"ICONT_SBH_TCCR_i_0", 0x01e70c50},
};
void omap4_regdump_icont1_sbh_dsp_channel_0(void) {
	pr_info("icont1_sbh_dsp_channel_0:\n");
	regdump(regdata_icont1_sbh_dsp_channel_0, ARRAY_SIZE(regdata_icont1_sbh_dsp_channel_0));
}

const struct reginfo regdata_icont1_sbh_dsp_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x01e70c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x01e70cb4},
	{"ICONT_SBH_TCCR_i_1", 0x01e70c54},
};
void omap4_regdump_icont1_sbh_dsp_channel_1(void) {
	pr_info("icont1_sbh_dsp_channel_1:\n");
	regdump(regdata_icont1_sbh_dsp_channel_1, ARRAY_SIZE(regdata_icont1_sbh_dsp_channel_1));
}

const struct reginfo regdata_icont1_sbh_dsp_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x01e70c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x01e70cb8},
	{"ICONT_SBH_TCCR_i_2", 0x01e70c58},
};
void omap4_regdump_icont1_sbh_dsp_channel_2(void) {
	pr_info("icont1_sbh_dsp_channel_2:\n");
	regdump(regdata_icont1_sbh_dsp_channel_2, ARRAY_SIZE(regdata_icont1_sbh_dsp_channel_2));
}

const struct reginfo regdata_icont1_sbh_dsp_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x01e70c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x01e70cbc},
	{"ICONT_SBH_TCCR_i_3", 0x01e70c5c},
	{"ICONT_SBH_TCCR_i_4", 0x01e70c60},
	{"ICONT_SBH_TCCR_i_5", 0x01e70c64},
};
void omap4_regdump_icont1_sbh_dsp_channel_3(void) {
	pr_info("icont1_sbh_dsp_channel_3:\n");
	regdump(regdata_icont1_sbh_dsp_channel_3, ARRAY_SIZE(regdata_icont1_sbh_dsp_channel_3));
}

const struct reginfo regdata_icont2_sbh_dsp[] = {
	{"ICONT_SBH_CTRL", 0x01e71c00},
	{"ICONT_SBH_ATLR", 0x01e71c04},
	{"ICONT_SBH_ACK", 0x01e71c08},
	{"ICONT_SBH_EOT", 0x01e71c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x01e71c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x01e71c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x01e71c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x01e71c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x01e71c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x01e71c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x01e71c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x01e71c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x01e71cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x01e71cd4},
};
void omap4_regdump_icont2_sbh_dsp(void) {
	pr_info("icont2_sbh_dsp:\n");
	regdump(regdata_icont2_sbh_dsp, ARRAY_SIZE(regdata_icont2_sbh_dsp));
	omap4_regdump_icont2_sbh_dsp_channel_0();
	omap4_regdump_icont2_sbh_dsp_channel_1();
	omap4_regdump_icont2_sbh_dsp_channel_2();
	omap4_regdump_icont2_sbh_dsp_channel_3();
}

const struct reginfo regdata_icont2_sbh_dsp_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x01e71c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x01e71cb0},
	{"ICONT_SBH_TCCR_i_0", 0x01e71c50},
};
void omap4_regdump_icont2_sbh_dsp_channel_0(void) {
	pr_info("icont2_sbh_dsp_channel_0:\n");
	regdump(regdata_icont2_sbh_dsp_channel_0, ARRAY_SIZE(regdata_icont2_sbh_dsp_channel_0));
}

const struct reginfo regdata_icont2_sbh_dsp_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x01e71c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x01e71cb4},
	{"ICONT_SBH_TCCR_i_1", 0x01e71c54},
};
void omap4_regdump_icont2_sbh_dsp_channel_1(void) {
	pr_info("icont2_sbh_dsp_channel_1:\n");
	regdump(regdata_icont2_sbh_dsp_channel_1, ARRAY_SIZE(regdata_icont2_sbh_dsp_channel_1));
}

const struct reginfo regdata_icont2_sbh_dsp_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x01e71c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x01e71cb8},
	{"ICONT_SBH_TCCR_i_2", 0x01e71c58},
};
void omap4_regdump_icont2_sbh_dsp_channel_2(void) {
	pr_info("icont2_sbh_dsp_channel_2:\n");
	regdump(regdata_icont2_sbh_dsp_channel_2, ARRAY_SIZE(regdata_icont2_sbh_dsp_channel_2));
}

const struct reginfo regdata_icont2_sbh_dsp_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x01e71c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x01e71cbc},
	{"ICONT_SBH_TCCR_i_3", 0x01e71c5c},
	{"ICONT_SBH_TCCR_i_4", 0x01e71c60},
	{"ICONT_SBH_TCCR_i_5", 0x01e71c64},
};
void omap4_regdump_icont2_sbh_dsp_channel_3(void) {
	pr_info("icont2_sbh_dsp_channel_3:\n");
	regdump(regdata_icont2_sbh_dsp_channel_3, ARRAY_SIZE(regdata_icont2_sbh_dsp_channel_3));
}

const struct reginfo regdata_icont1_sbh_l3interconnect[] = {
	{"ICONT_SBH_CTRL", 0x5a070c00},
	{"ICONT_SBH_ATLR", 0x5a070c04},
	{"ICONT_SBH_ACK", 0x5a070c08},
	{"ICONT_SBH_EOT", 0x5a070c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x5a070c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x5a070c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x5a070c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x5a070c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x5a070c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x5a070c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x5a070c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x5a070c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x5a070cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x5a070cd4},
};
void omap4_regdump_icont1_sbh_l3interconnect(void) {
	pr_info("icont1_sbh_l3interconnect:\n");
	regdump(regdata_icont1_sbh_l3interconnect, ARRAY_SIZE(regdata_icont1_sbh_l3interconnect));
	omap4_regdump_icont1_sbh_l3interconnect_channel_0();
	omap4_regdump_icont1_sbh_l3interconnect_channel_1();
	omap4_regdump_icont1_sbh_l3interconnect_channel_2();
	omap4_regdump_icont1_sbh_l3interconnect_channel_3();
}

const struct reginfo regdata_icont1_sbh_l3interconnect_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x5a070c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x5a070cb0},
	{"ICONT_SBH_TCCR_i_0", 0x5a070c50},
};
void omap4_regdump_icont1_sbh_l3interconnect_channel_0(void) {
	pr_info("icont1_sbh_l3interconnect_channel_0:\n");
	regdump(regdata_icont1_sbh_l3interconnect_channel_0, ARRAY_SIZE(regdata_icont1_sbh_l3interconnect_channel_0));
}

const struct reginfo regdata_icont1_sbh_l3interconnect_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x5a070c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x5a070cb4},
	{"ICONT_SBH_TCCR_i_1", 0x5a070c54},
};
void omap4_regdump_icont1_sbh_l3interconnect_channel_1(void) {
	pr_info("icont1_sbh_l3interconnect_channel_1:\n");
	regdump(regdata_icont1_sbh_l3interconnect_channel_1, ARRAY_SIZE(regdata_icont1_sbh_l3interconnect_channel_1));
}

const struct reginfo regdata_icont1_sbh_l3interconnect_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x5a070c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x5a070cb8},
	{"ICONT_SBH_TCCR_i_2", 0x5a070c58},
};
void omap4_regdump_icont1_sbh_l3interconnect_channel_2(void) {
	pr_info("icont1_sbh_l3interconnect_channel_2:\n");
	regdump(regdata_icont1_sbh_l3interconnect_channel_2, ARRAY_SIZE(regdata_icont1_sbh_l3interconnect_channel_2));
}

const struct reginfo regdata_icont1_sbh_l3interconnect_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x5a070c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x5a070cbc},
	{"ICONT_SBH_TCCR_i_3", 0x5a070c5c},
	{"ICONT_SBH_TCCR_i_4", 0x5a070c60},
	{"ICONT_SBH_TCCR_i_5", 0x5a070c64},
};
void omap4_regdump_icont1_sbh_l3interconnect_channel_3(void) {
	pr_info("icont1_sbh_l3interconnect_channel_3:\n");
	regdump(regdata_icont1_sbh_l3interconnect_channel_3, ARRAY_SIZE(regdata_icont1_sbh_l3interconnect_channel_3));
}

const struct reginfo regdata_icont2_sbh_l3interconnect[] = {
	{"ICONT_SBH_CTRL", 0x5a071c00},
	{"ICONT_SBH_ATLR", 0x5a071c04},
	{"ICONT_SBH_ACK", 0x5a071c08},
	{"ICONT_SBH_EOT", 0x5a071c0c},
	{"ICONT_SBH_IRQSTATUS_RAW_0", 0x5a071c24},
	{"ICONT_SBH_IRQSTATUS_0", 0x5a071c28},
	{"ICONT_SBH_IRQENABLE_SET_0", 0x5a071c2c},
	{"ICONT_SBH_IRQENABLE_CLR_0", 0x5a071c30},
	{"ICONT_SBH_IRQSTATUS_RAW_1", 0x5a071c34},
	{"ICONT_SBH_IRQSTATUS_1", 0x5a071c38},
	{"ICONT_SBH_IRQENABLE_SET_1", 0x5a071c3c},
	{"ICONT_SBH_IRQENABLE_CLR_1", 0x5a071c40},
	{"ICONT_SBH_BYP_VDMAG_START", 0x5a071cd0},
	{"ICONT_SBH_BYP_VDMAG_END", 0x5a071cd4},
};
void omap4_regdump_icont2_sbh_l3interconnect(void) {
	pr_info("icont2_sbh_l3interconnect:\n");
	regdump(regdata_icont2_sbh_l3interconnect, ARRAY_SIZE(regdata_icont2_sbh_l3interconnect));
	omap4_regdump_icont2_sbh_l3interconnect_channel_0();
	omap4_regdump_icont2_sbh_l3interconnect_channel_1();
	omap4_regdump_icont2_sbh_l3interconnect_channel_2();
	omap4_regdump_icont2_sbh_l3interconnect_channel_3();
}

const struct reginfo regdata_icont2_sbh_l3interconnect_channel_0[] = {
	{"ICONT_SBH_COUNTER_j_0", 0x5a071c90},
	{"ICONT_SBH_DMLCH_CFG_j_0", 0x5a071cb0},
	{"ICONT_SBH_TCCR_i_0", 0x5a071c50},
};
void omap4_regdump_icont2_sbh_l3interconnect_channel_0(void) {
	pr_info("icont2_sbh_l3interconnect_channel_0:\n");
	regdump(regdata_icont2_sbh_l3interconnect_channel_0, ARRAY_SIZE(regdata_icont2_sbh_l3interconnect_channel_0));
}

const struct reginfo regdata_icont2_sbh_l3interconnect_channel_1[] = {
	{"ICONT_SBH_COUNTER_j_1", 0x5a071c94},
	{"ICONT_SBH_DMLCH_CFG_j_1", 0x5a071cb4},
	{"ICONT_SBH_TCCR_i_1", 0x5a071c54},
};
void omap4_regdump_icont2_sbh_l3interconnect_channel_1(void) {
	pr_info("icont2_sbh_l3interconnect_channel_1:\n");
	regdump(regdata_icont2_sbh_l3interconnect_channel_1, ARRAY_SIZE(regdata_icont2_sbh_l3interconnect_channel_1));
}

const struct reginfo regdata_icont2_sbh_l3interconnect_channel_2[] = {
	{"ICONT_SBH_COUNTER_j_2", 0x5a071c98},
	{"ICONT_SBH_DMLCH_CFG_j_2", 0x5a071cb8},
	{"ICONT_SBH_TCCR_i_2", 0x5a071c58},
};
void omap4_regdump_icont2_sbh_l3interconnect_channel_2(void) {
	pr_info("icont2_sbh_l3interconnect_channel_2:\n");
	regdump(regdata_icont2_sbh_l3interconnect_channel_2, ARRAY_SIZE(regdata_icont2_sbh_l3interconnect_channel_2));
}

const struct reginfo regdata_icont2_sbh_l3interconnect_channel_3[] = {
	{"ICONT_SBH_COUNTER_j_3", 0x5a071c9c},
	{"ICONT_SBH_DMLCH_CFG_j_3", 0x5a071cbc},
	{"ICONT_SBH_TCCR_i_3", 0x5a071c5c},
	{"ICONT_SBH_TCCR_i_4", 0x5a071c60},
	{"ICONT_SBH_TCCR_i_5", 0x5a071c64},
};
void omap4_regdump_icont2_sbh_l3interconnect_channel_3(void) {
	pr_info("icont2_sbh_l3interconnect_channel_3:\n");
	regdump(regdata_icont2_sbh_l3interconnect_channel_3, ARRAY_SIZE(regdata_icont2_sbh_l3interconnect_channel_3));
}

const struct reginfo regdata_icont1_irq_icont[] = {
	{"ICONT_IRQSTATUS_RAW", 0x000f0424},
	{"ICONT_IRQSTATUS", 0x000f0428},
	{"ICONT_IRQENABLE_SET", 0x000f042c},
	{"ICONT_IRQENABLE_CLR", 0x000f0430},
	{"ICONT_SWISTATUS_RAW", 0x000f0444},
	{"ICONT_SWISTATUS", 0x000f0448},
	{"ICONT_SWIENABLE_SET", 0x000f044c},
	{"ICONT_SWIENABLE_CLR", 0x000f0450},
	{"ICONT_SYNCMASK", 0x000f0460},
	{"ICONT_SYNCCLR", 0x000f0464},
	{"ICONT_SYNCSTATUS", 0x000f0468},
	{"ICONT_SYNCRAWSTATUS", 0x000f0470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x000f0484},
	{"ICONT_SYNC_IRQSTATUS", 0x000f0488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x000f048c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x000f0490},
};
void omap4_regdump_icont1_irq_icont(void) {
	pr_info("icont1_irq_icont:\n");
	regdump(regdata_icont1_irq_icont, ARRAY_SIZE(regdata_icont1_irq_icont));
}

const struct reginfo regdata_icont2_irq_icont[] = {
	{"ICONT_IRQSTATUS_RAW", 0x000f1424},
	{"ICONT_IRQSTATUS", 0x000f1428},
	{"ICONT_IRQENABLE_SET", 0x000f142c},
	{"ICONT_IRQENABLE_CLR", 0x000f1430},
	{"ICONT_SWISTATUS_RAW", 0x000f1444},
	{"ICONT_SWISTATUS", 0x000f1448},
	{"ICONT_SWIENABLE_SET", 0x000f144c},
	{"ICONT_SWIENABLE_CLR", 0x000f1450},
	{"ICONT_SYNCMASK", 0x000f1460},
	{"ICONT_SYNCCLR", 0x000f1464},
	{"ICONT_SYNCSTATUS", 0x000f1468},
	{"ICONT_SYNCRAWSTATUS", 0x000f1470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x000f1484},
	{"ICONT_SYNC_IRQSTATUS", 0x000f1488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x000f148c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x000f1490},
};
void omap4_regdump_icont2_irq_icont(void) {
	pr_info("icont2_irq_icont:\n");
	regdump(regdata_icont2_irq_icont, ARRAY_SIZE(regdata_icont2_irq_icont));
}

const struct reginfo regdata_icont1_irq_icontself_access[] = {
	{"ICONT_IRQSTATUS_RAW", 0x000f2424},
	{"ICONT_IRQSTATUS", 0x000f2428},
	{"ICONT_IRQENABLE_SET", 0x000f242c},
	{"ICONT_IRQENABLE_CLR", 0x000f2430},
	{"ICONT_SWISTATUS_RAW", 0x000f2444},
	{"ICONT_SWISTATUS", 0x000f2448},
	{"ICONT_SWIENABLE_SET", 0x000f244c},
	{"ICONT_SWIENABLE_CLR", 0x000f2450},
	{"ICONT_SYNCMASK", 0x000f2460},
	{"ICONT_SYNCCLR", 0x000f2464},
	{"ICONT_SYNCSTATUS", 0x000f2468},
	{"ICONT_SYNCRAWSTATUS", 0x000f2470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x000f2484},
	{"ICONT_SYNC_IRQSTATUS", 0x000f2488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x000f248c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x000f2490},
};
void omap4_regdump_icont1_irq_icontself_access(void) {
	pr_info("icont1_irq_icontself_access:\n");
	regdump(regdata_icont1_irq_icontself_access, ARRAY_SIZE(regdata_icont1_irq_icontself_access));
}

const struct reginfo regdata_icont2_irq_icontself_access[] = {
	{"ICONT_IRQSTATUS_RAW", 0x000f3424},
	{"ICONT_IRQSTATUS", 0x000f3428},
	{"ICONT_IRQENABLE_SET", 0x000f342c},
	{"ICONT_IRQENABLE_CLR", 0x000f3430},
	{"ICONT_SWISTATUS_RAW", 0x000f3444},
	{"ICONT_SWISTATUS", 0x000f3448},
	{"ICONT_SWIENABLE_SET", 0x000f344c},
	{"ICONT_SWIENABLE_CLR", 0x000f3450},
	{"ICONT_SYNCMASK", 0x000f3460},
	{"ICONT_SYNCCLR", 0x000f3464},
	{"ICONT_SYNCSTATUS", 0x000f3468},
	{"ICONT_SYNCRAWSTATUS", 0x000f3470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x000f3484},
	{"ICONT_SYNC_IRQSTATUS", 0x000f3488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x000f348c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x000f3490},
};
void omap4_regdump_icont2_irq_icontself_access(void) {
	pr_info("icont2_irq_icontself_access:\n");
	regdump(regdata_icont2_irq_icontself_access, ARRAY_SIZE(regdata_icont2_irq_icontself_access));
}

const struct reginfo regdata_icont1_irq_dsp[] = {
	{"ICONT_IRQSTATUS_RAW", 0x01e70424},
	{"ICONT_IRQSTATUS", 0x01e70428},
	{"ICONT_IRQENABLE_SET", 0x01e7042c},
	{"ICONT_IRQENABLE_CLR", 0x01e70430},
	{"ICONT_SWISTATUS_RAW", 0x01e70444},
	{"ICONT_SWISTATUS", 0x01e70448},
	{"ICONT_SWIENABLE_SET", 0x01e7044c},
	{"ICONT_SWIENABLE_CLR", 0x01e70450},
	{"ICONT_SYNCMASK", 0x01e70460},
	{"ICONT_SYNCCLR", 0x01e70464},
	{"ICONT_SYNCSTATUS", 0x01e70468},
	{"ICONT_SYNCRAWSTATUS", 0x01e70470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x01e70484},
	{"ICONT_SYNC_IRQSTATUS", 0x01e70488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x01e7048c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x01e70490},
};
void omap4_regdump_icont1_irq_dsp(void) {
	pr_info("icont1_irq_dsp:\n");
	regdump(regdata_icont1_irq_dsp, ARRAY_SIZE(regdata_icont1_irq_dsp));
}

const struct reginfo regdata_icont2_irq_dsp[] = {
	{"ICONT_IRQSTATUS_RAW", 0x01e71424},
	{"ICONT_IRQSTATUS", 0x01e71428},
	{"ICONT_IRQENABLE_SET", 0x01e7142c},
	{"ICONT_IRQENABLE_CLR", 0x01e71430},
	{"ICONT_SWISTATUS_RAW", 0x01e71444},
	{"ICONT_SWISTATUS", 0x01e71448},
	{"ICONT_SWIENABLE_SET", 0x01e7144c},
	{"ICONT_SWIENABLE_CLR", 0x01e71450},
	{"ICONT_SYNCMASK", 0x01e71460},
	{"ICONT_SYNCCLR", 0x01e71464},
	{"ICONT_SYNCSTATUS", 0x01e71468},
	{"ICONT_SYNCRAWSTATUS", 0x01e71470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x01e71484},
	{"ICONT_SYNC_IRQSTATUS", 0x01e71488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x01e7148c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x01e71490},
};
void omap4_regdump_icont2_irq_dsp(void) {
	pr_info("icont2_irq_dsp:\n");
	regdump(regdata_icont2_irq_dsp, ARRAY_SIZE(regdata_icont2_irq_dsp));
}

const struct reginfo regdata_icont1_irq_l3interconnect[] = {
	{"ICONT_IRQSTATUS_RAW", 0x5a070424},
	{"ICONT_IRQSTATUS", 0x5a070428},
	{"ICONT_IRQENABLE_SET", 0x5a07042c},
	{"ICONT_IRQENABLE_CLR", 0x5a070430},
	{"ICONT_SWISTATUS_RAW", 0x5a070444},
	{"ICONT_SWISTATUS", 0x5a070448},
	{"ICONT_SWIENABLE_SET", 0x5a07044c},
	{"ICONT_SWIENABLE_CLR", 0x5a070450},
	{"ICONT_SYNCMASK", 0x5a070460},
	{"ICONT_SYNCCLR", 0x5a070464},
	{"ICONT_SYNCSTATUS", 0x5a070468},
	{"ICONT_SYNCRAWSTATUS", 0x5a070470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x5a070484},
	{"ICONT_SYNC_IRQSTATUS", 0x5a070488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x5a07048c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x5a070490},
};
void omap4_regdump_icont1_irq_l3interconnect(void) {
	pr_info("icont1_irq_l3interconnect:\n");
	regdump(regdata_icont1_irq_l3interconnect, ARRAY_SIZE(regdata_icont1_irq_l3interconnect));
}

const struct reginfo regdata_icont2_irq_l3interconnect[] = {
	{"ICONT_IRQSTATUS_RAW", 0x5a071424},
	{"ICONT_IRQSTATUS", 0x5a071428},
	{"ICONT_IRQENABLE_SET", 0x5a07142c},
	{"ICONT_IRQENABLE_CLR", 0x5a071430},
	{"ICONT_SWISTATUS_RAW", 0x5a071444},
	{"ICONT_SWISTATUS", 0x5a071448},
	{"ICONT_SWIENABLE_SET", 0x5a07144c},
	{"ICONT_SWIENABLE_CLR", 0x5a071450},
	{"ICONT_SYNCMASK", 0x5a071460},
	{"ICONT_SYNCCLR", 0x5a071464},
	{"ICONT_SYNCSTATUS", 0x5a071468},
	{"ICONT_SYNCRAWSTATUS", 0x5a071470},
	{"ICONT_SYNC_IRQSTATUS_RAW", 0x5a071484},
	{"ICONT_SYNC_IRQSTATUS", 0x5a071488},
	{"ICONT_SYNC_IRQENABLE_SET", 0x5a07148c},
	{"ICONT_SYNC_IRQENABLE_CLR", 0x5a071490},
};
void omap4_regdump_icont2_irq_l3interconnect(void) {
	pr_info("icont2_irq_l3interconnect:\n");
	regdump(regdata_icont2_irq_l3interconnect, ARRAY_SIZE(regdata_icont2_irq_l3interconnect));
}

const struct reginfo regdata_vdma_icont[] = {
	{"VDMA_REVISION", 0x000d0000},
	{"VDMA_SYSCONFIG", 0x000d0010},
	{"VDMA_IRQSTATUS_RAW_0", 0x000d0024},
	{"VDMA_IRQSTATUS_0", 0x000d0028},
	{"VDMA_IRQENABLE_SET_0", 0x000d002c},
	{"VDMA_IRQENABLE_CLR_0", 0x000d0030},
	{"VDMA_IRQSTATUS_RAW_1", 0x000d0034},
	{"VDMA_IRQSTATUS_1", 0x000d0038},
	{"VDMA_IRQENABLE_SET_1", 0x000d003c},
	{"VDMA_IRQENABLE_CLR_1", 0x000d0040},
	{"VDMA_IRQSTATUS_RAW_2", 0x000d0044},
	{"VDMA_IRQSTATUS_2", 0x000d0048},
	{"VDMA_IRQENABLE_SET_2", 0x000d004c},
	{"VDMA_IRQENABLE_CLR_2", 0x000d0050},
	{"VDMA_SYNCHR_LIST_LEVEL", 0x000d0054},
	{"VDMA_ASYNCHR_LIST_LEVEL", 0x000d0058},
	{"VDMA_NON_DETERM_FIFO_LEVEL", 0x000d005c},
	{"VDMA_TBA", 0x000d0060},
	{"VDMA_CONTEXT_STATUS", 0x000d0064},
	{"VDMA_GROUP_TRIGGER", 0x000d0068},
	{"VDMA_MAX_CONTEXT_SYNCHR", 0x000d006c},
	{"VDMA_MAX_CONTEXT_ASYNCHR", 0x000d0070},
	{"VDMA_IRQ_NEOG", 0x000d0074},
};
void omap4_regdump_vdma_icont(void) {
	pr_info("vdma_icont:\n");
	regdump(regdata_vdma_icont, ARRAY_SIZE(regdata_vdma_icont));
	omap4_regdump_vdma_icont_dma_channel_0();
	omap4_regdump_vdma_icont_dma_channel_1();
	omap4_regdump_vdma_icont_dma_channel_2();
	omap4_regdump_vdma_icont_dma_channel_3();
	omap4_regdump_vdma_icont_dma_channel_4();
	omap4_regdump_vdma_icont_dma_channel_5();
	omap4_regdump_vdma_icont_dma_channel_6();
	omap4_regdump_vdma_icont_dma_channel_7();
	omap4_regdump_vdma_icont_dma_channel_8();
	omap4_regdump_vdma_icont_dma_channel_9();
	omap4_regdump_vdma_icont_dma_channel_10();
	omap4_regdump_vdma_icont_dma_channel_11();
	omap4_regdump_vdma_icont_dma_channel_12();
	omap4_regdump_vdma_icont_dma_channel_13();
	omap4_regdump_vdma_icont_dma_channel_14();
	omap4_regdump_vdma_icont_dma_channel_15();
	omap4_regdump_vdma_icont_dma_channel_16();
	omap4_regdump_vdma_icont_dma_channel_17();
	omap4_regdump_vdma_icont_dma_channel_18();
	omap4_regdump_vdma_icont_dma_channel_19();
	omap4_regdump_vdma_icont_dma_channel_20();
	omap4_regdump_vdma_icont_dma_channel_21();
	omap4_regdump_vdma_icont_dma_channel_22();
	omap4_regdump_vdma_icont_dma_channel_23();
	omap4_regdump_vdma_icont_dma_channel_24();
	omap4_regdump_vdma_icont_dma_channel_25();
	omap4_regdump_vdma_icont_dma_channel_26();
	omap4_regdump_vdma_icont_dma_channel_27();
	omap4_regdump_vdma_icont_dma_channel_28();
	omap4_regdump_vdma_icont_dma_channel_29();
	omap4_regdump_vdma_icont_dma_channel_30();
	omap4_regdump_vdma_icont_dma_channel_31();
	omap4_regdump_vdma_icont_dma_channel_32();
	omap4_regdump_vdma_icont_dma_channel_33();
	omap4_regdump_vdma_icont_dma_channel_34();
	omap4_regdump_vdma_icont_dma_channel_35();
	omap4_regdump_vdma_icont_dma_channel_36();
	omap4_regdump_vdma_icont_dma_channel_37();
	omap4_regdump_vdma_icont_dma_channel_38();
	omap4_regdump_vdma_icont_dma_channel_39();
	omap4_regdump_vdma_icont_dma_channel_40();
	omap4_regdump_vdma_icont_dma_channel_41();
	omap4_regdump_vdma_icont_dma_channel_42();
	omap4_regdump_vdma_icont_dma_channel_43();
	omap4_regdump_vdma_icont_dma_channel_44();
	omap4_regdump_vdma_icont_dma_channel_45();
	omap4_regdump_vdma_icont_dma_channel_46();
	omap4_regdump_vdma_icont_dma_channel_47();
	omap4_regdump_vdma_icont_dma_channel_48();
	omap4_regdump_vdma_icont_dma_channel_49();
	omap4_regdump_vdma_icont_dma_channel_50();
	omap4_regdump_vdma_icont_dma_channel_51();
	omap4_regdump_vdma_icont_dma_channel_52();
	omap4_regdump_vdma_icont_dma_channel_53();
	omap4_regdump_vdma_icont_dma_channel_54();
	omap4_regdump_vdma_icont_dma_channel_55();
	omap4_regdump_vdma_icont_dma_channel_56();
	omap4_regdump_vdma_icont_dma_channel_57();
	omap4_regdump_vdma_icont_dma_channel_58();
	omap4_regdump_vdma_icont_dma_channel_59();
	omap4_regdump_vdma_icont_dma_channel_60();
	omap4_regdump_vdma_icont_dma_channel_61();
	omap4_regdump_vdma_icont_dma_channel_62();
	omap4_regdump_vdma_icont_dma_channel_63();
	omap4_regdump_vdma_icont_dma_channel_64();
	omap4_regdump_vdma_icont_dma_channel_65();
	omap4_regdump_vdma_icont_dma_channel_66();
	omap4_regdump_vdma_icont_dma_channel_67();
	omap4_regdump_vdma_icont_dma_channel_68();
	omap4_regdump_vdma_icont_dma_channel_69();
	omap4_regdump_vdma_icont_dma_channel_70();
	omap4_regdump_vdma_icont_dma_channel_71();
	omap4_regdump_vdma_icont_dma_channel_72();
	omap4_regdump_vdma_icont_dma_channel_73();
	omap4_regdump_vdma_icont_dma_channel_74();
	omap4_regdump_vdma_icont_dma_channel_75();
	omap4_regdump_vdma_icont_dma_channel_76();
	omap4_regdump_vdma_icont_dma_channel_77();
	omap4_regdump_vdma_icont_dma_channel_78();
	omap4_regdump_vdma_icont_dma_channel_79();
	omap4_regdump_vdma_icont_dma_channel_80();
	omap4_regdump_vdma_icont_dma_channel_81();
	omap4_regdump_vdma_icont_dma_channel_82();
	omap4_regdump_vdma_icont_dma_channel_83();
	omap4_regdump_vdma_icont_dma_channel_84();
	omap4_regdump_vdma_icont_dma_channel_85();
	omap4_regdump_vdma_icont_dma_channel_86();
	omap4_regdump_vdma_icont_dma_channel_87();
	omap4_regdump_vdma_icont_dma_channel_88();
	omap4_regdump_vdma_icont_dma_channel_89();
	omap4_regdump_vdma_icont_dma_channel_90();
	omap4_regdump_vdma_icont_dma_channel_91();
	omap4_regdump_vdma_icont_dma_channel_92();
	omap4_regdump_vdma_icont_dma_channel_93();
	omap4_regdump_vdma_icont_dma_channel_94();
	omap4_regdump_vdma_icont_dma_channel_95();
	omap4_regdump_vdma_icont_dma_channel_96();
	omap4_regdump_vdma_icont_dma_channel_97();
	omap4_regdump_vdma_icont_dma_channel_98();
	omap4_regdump_vdma_icont_dma_channel_99();
	omap4_regdump_vdma_icont_dma_channel_100();
	omap4_regdump_vdma_icont_dma_channel_101();
	omap4_regdump_vdma_icont_dma_channel_102();
	omap4_regdump_vdma_icont_dma_channel_103();
	omap4_regdump_vdma_icont_dma_channel_104();
	omap4_regdump_vdma_icont_dma_channel_105();
	omap4_regdump_vdma_icont_dma_channel_106();
	omap4_regdump_vdma_icont_dma_channel_107();
	omap4_regdump_vdma_icont_dma_channel_108();
	omap4_regdump_vdma_icont_dma_channel_109();
	omap4_regdump_vdma_icont_dma_channel_110();
	omap4_regdump_vdma_icont_dma_channel_111();
	omap4_regdump_vdma_icont_dma_channel_112();
	omap4_regdump_vdma_icont_dma_channel_113();
	omap4_regdump_vdma_icont_dma_channel_114();
	omap4_regdump_vdma_icont_dma_channel_115();
	omap4_regdump_vdma_icont_dma_channel_116();
	omap4_regdump_vdma_icont_dma_channel_117();
	omap4_regdump_vdma_icont_dma_channel_118();
	omap4_regdump_vdma_icont_dma_channel_119();
	omap4_regdump_vdma_icont_dma_channel_120();
	omap4_regdump_vdma_icont_dma_channel_121();
	omap4_regdump_vdma_icont_dma_channel_122();
	omap4_regdump_vdma_icont_dma_channel_123();
	omap4_regdump_vdma_icont_dma_channel_124();
	omap4_regdump_vdma_icont_dma_channel_125();
	omap4_regdump_vdma_icont_dma_channel_126();
	omap4_regdump_vdma_icont_dma_channel_127();
}

const struct reginfo regdata_vdma_icont_dma_channel_0[] = {
	{"VDMA_GROUP_DEFINITION_j_0", 0x000d00f8},
	{"VDMA_GROUP_STATUS_j_0", 0x000d0078},
	{"VDMA_H_DETERM_127_96_i_0", 0x000d101c},
	{"VDMA_H_DETERM_31_0_i_0", 0x000d1010},
	{"VDMA_H_DETERM_63_32_i_0", 0x000d1014},
	{"VDMA_H_DETERM_95_64_i_0", 0x000d1018},
	{"VDMA_L_DETERM_127_96_i_0", 0x000d100c},
	{"VDMA_L_DETERM_31_0_i_0", 0x000d1000},
	{"VDMA_L_DETERM_63_32_i_0", 0x000d1004},
	{"VDMA_L_DETERM_95_64_i_0", 0x000d1008},
	{"VDMA_NON_DETERM_k_0", 0x000d0178},
	{"VDMA_TRIGGER_COUNTER_i_0", 0x000d0800},
};
void omap4_regdump_vdma_icont_dma_channel_0(void) {
	pr_info("vdma_icont_dma_channel_0:\n");
	regdump(regdata_vdma_icont_dma_channel_0, ARRAY_SIZE(regdata_vdma_icont_dma_channel_0));
}

const struct reginfo regdata_vdma_icont_dma_channel_1[] = {
	{"VDMA_GROUP_DEFINITION_j_1", 0x000d00fc},
	{"VDMA_GROUP_STATUS_j_1", 0x000d007c},
	{"VDMA_H_DETERM_127_96_i_1", 0x000d103c},
	{"VDMA_H_DETERM_31_0_i_1", 0x000d1030},
	{"VDMA_H_DETERM_63_32_i_1", 0x000d1034},
	{"VDMA_H_DETERM_95_64_i_1", 0x000d1038},
	{"VDMA_L_DETERM_127_96_i_1", 0x000d102c},
	{"VDMA_L_DETERM_31_0_i_1", 0x000d1020},
	{"VDMA_L_DETERM_63_32_i_1", 0x000d1024},
	{"VDMA_L_DETERM_95_64_i_1", 0x000d1028},
	{"VDMA_NON_DETERM_k_1", 0x000d017c},
	{"VDMA_TRIGGER_COUNTER_i_1", 0x000d0804},
};
void omap4_regdump_vdma_icont_dma_channel_1(void) {
	pr_info("vdma_icont_dma_channel_1:\n");
	regdump(regdata_vdma_icont_dma_channel_1, ARRAY_SIZE(regdata_vdma_icont_dma_channel_1));
}

const struct reginfo regdata_vdma_icont_dma_channel_2[] = {
	{"VDMA_GROUP_DEFINITION_j_2", 0x000d0100},
	{"VDMA_GROUP_STATUS_j_2", 0x000d0080},
	{"VDMA_H_DETERM_127_96_i_2", 0x000d105c},
	{"VDMA_H_DETERM_31_0_i_2", 0x000d1050},
	{"VDMA_H_DETERM_63_32_i_2", 0x000d1054},
	{"VDMA_H_DETERM_95_64_i_2", 0x000d1058},
	{"VDMA_L_DETERM_127_96_i_2", 0x000d104c},
	{"VDMA_L_DETERM_31_0_i_2", 0x000d1040},
	{"VDMA_L_DETERM_63_32_i_2", 0x000d1044},
	{"VDMA_L_DETERM_95_64_i_2", 0x000d1048},
	{"VDMA_NON_DETERM_k_2", 0x000d0180},
	{"VDMA_TRIGGER_COUNTER_i_2", 0x000d0808},
};
void omap4_regdump_vdma_icont_dma_channel_2(void) {
	pr_info("vdma_icont_dma_channel_2:\n");
	regdump(regdata_vdma_icont_dma_channel_2, ARRAY_SIZE(regdata_vdma_icont_dma_channel_2));
}

const struct reginfo regdata_vdma_icont_dma_channel_3[] = {
	{"VDMA_GROUP_DEFINITION_j_3", 0x000d0104},
	{"VDMA_GROUP_STATUS_j_3", 0x000d0084},
	{"VDMA_H_DETERM_127_96_i_3", 0x000d107c},
	{"VDMA_H_DETERM_31_0_i_3", 0x000d1070},
	{"VDMA_H_DETERM_63_32_i_3", 0x000d1074},
	{"VDMA_H_DETERM_95_64_i_3", 0x000d1078},
	{"VDMA_L_DETERM_127_96_i_3", 0x000d106c},
	{"VDMA_L_DETERM_31_0_i_3", 0x000d1060},
	{"VDMA_L_DETERM_63_32_i_3", 0x000d1064},
	{"VDMA_L_DETERM_95_64_i_3", 0x000d1068},
	{"VDMA_NON_DETERM_k_3", 0x000d0184},
	{"VDMA_TRIGGER_COUNTER_i_3", 0x000d080c},
};
void omap4_regdump_vdma_icont_dma_channel_3(void) {
	pr_info("vdma_icont_dma_channel_3:\n");
	regdump(regdata_vdma_icont_dma_channel_3, ARRAY_SIZE(regdata_vdma_icont_dma_channel_3));
}

const struct reginfo regdata_vdma_icont_dma_channel_4[] = {
	{"VDMA_GROUP_DEFINITION_j_4", 0x000d0108},
	{"VDMA_GROUP_STATUS_j_4", 0x000d0088},
	{"VDMA_H_DETERM_127_96_i_4", 0x000d109c},
	{"VDMA_H_DETERM_31_0_i_4", 0x000d1090},
	{"VDMA_H_DETERM_63_32_i_4", 0x000d1094},
	{"VDMA_H_DETERM_95_64_i_4", 0x000d1098},
	{"VDMA_L_DETERM_127_96_i_4", 0x000d108c},
	{"VDMA_L_DETERM_31_0_i_4", 0x000d1080},
	{"VDMA_L_DETERM_63_32_i_4", 0x000d1084},
	{"VDMA_L_DETERM_95_64_i_4", 0x000d1088},
	{"VDMA_TRIGGER_COUNTER_i_4", 0x000d0810},
};
void omap4_regdump_vdma_icont_dma_channel_4(void) {
	pr_info("vdma_icont_dma_channel_4:\n");
	regdump(regdata_vdma_icont_dma_channel_4, ARRAY_SIZE(regdata_vdma_icont_dma_channel_4));
}

const struct reginfo regdata_vdma_icont_dma_channel_5[] = {
	{"VDMA_GROUP_DEFINITION_j_5", 0x000d010c},
	{"VDMA_GROUP_STATUS_j_5", 0x000d008c},
	{"VDMA_H_DETERM_127_96_i_5", 0x000d10bc},
	{"VDMA_H_DETERM_31_0_i_5", 0x000d10b0},
	{"VDMA_H_DETERM_63_32_i_5", 0x000d10b4},
	{"VDMA_H_DETERM_95_64_i_5", 0x000d10b8},
	{"VDMA_L_DETERM_127_96_i_5", 0x000d10ac},
	{"VDMA_L_DETERM_31_0_i_5", 0x000d10a0},
	{"VDMA_L_DETERM_63_32_i_5", 0x000d10a4},
	{"VDMA_L_DETERM_95_64_i_5", 0x000d10a8},
	{"VDMA_TRIGGER_COUNTER_i_5", 0x000d0814},
};
void omap4_regdump_vdma_icont_dma_channel_5(void) {
	pr_info("vdma_icont_dma_channel_5:\n");
	regdump(regdata_vdma_icont_dma_channel_5, ARRAY_SIZE(regdata_vdma_icont_dma_channel_5));
}

const struct reginfo regdata_vdma_icont_dma_channel_6[] = {
	{"VDMA_GROUP_DEFINITION_j_6", 0x000d0110},
	{"VDMA_GROUP_STATUS_j_6", 0x000d0090},
	{"VDMA_H_DETERM_127_96_i_6", 0x000d10dc},
	{"VDMA_H_DETERM_31_0_i_6", 0x000d10d0},
	{"VDMA_H_DETERM_63_32_i_6", 0x000d10d4},
	{"VDMA_H_DETERM_95_64_i_6", 0x000d10d8},
	{"VDMA_L_DETERM_127_96_i_6", 0x000d10cc},
	{"VDMA_L_DETERM_31_0_i_6", 0x000d10c0},
	{"VDMA_L_DETERM_63_32_i_6", 0x000d10c4},
	{"VDMA_L_DETERM_95_64_i_6", 0x000d10c8},
	{"VDMA_TRIGGER_COUNTER_i_6", 0x000d0818},
};
void omap4_regdump_vdma_icont_dma_channel_6(void) {
	pr_info("vdma_icont_dma_channel_6:\n");
	regdump(regdata_vdma_icont_dma_channel_6, ARRAY_SIZE(regdata_vdma_icont_dma_channel_6));
}

const struct reginfo regdata_vdma_icont_dma_channel_7[] = {
	{"VDMA_GROUP_DEFINITION_j_7", 0x000d0114},
	{"VDMA_GROUP_STATUS_j_7", 0x000d0094},
	{"VDMA_H_DETERM_127_96_i_7", 0x000d10fc},
	{"VDMA_H_DETERM_31_0_i_7", 0x000d10f0},
	{"VDMA_H_DETERM_63_32_i_7", 0x000d10f4},
	{"VDMA_H_DETERM_95_64_i_7", 0x000d10f8},
	{"VDMA_L_DETERM_127_96_i_7", 0x000d10ec},
	{"VDMA_L_DETERM_31_0_i_7", 0x000d10e0},
	{"VDMA_L_DETERM_63_32_i_7", 0x000d10e4},
	{"VDMA_L_DETERM_95_64_i_7", 0x000d10e8},
	{"VDMA_TRIGGER_COUNTER_i_7", 0x000d081c},
};
void omap4_regdump_vdma_icont_dma_channel_7(void) {
	pr_info("vdma_icont_dma_channel_7:\n");
	regdump(regdata_vdma_icont_dma_channel_7, ARRAY_SIZE(regdata_vdma_icont_dma_channel_7));
}

const struct reginfo regdata_vdma_icont_dma_channel_8[] = {
	{"VDMA_GROUP_DEFINITION_j_8", 0x000d0118},
	{"VDMA_GROUP_STATUS_j_8", 0x000d0098},
	{"VDMA_H_DETERM_127_96_i_8", 0x000d111c},
	{"VDMA_H_DETERM_31_0_i_8", 0x000d1110},
	{"VDMA_H_DETERM_63_32_i_8", 0x000d1114},
	{"VDMA_H_DETERM_95_64_i_8", 0x000d1118},
	{"VDMA_L_DETERM_127_96_i_8", 0x000d110c},
	{"VDMA_L_DETERM_31_0_i_8", 0x000d1100},
	{"VDMA_L_DETERM_63_32_i_8", 0x000d1104},
	{"VDMA_L_DETERM_95_64_i_8", 0x000d1108},
	{"VDMA_TRIGGER_COUNTER_i_8", 0x000d0820},
};
void omap4_regdump_vdma_icont_dma_channel_8(void) {
	pr_info("vdma_icont_dma_channel_8:\n");
	regdump(regdata_vdma_icont_dma_channel_8, ARRAY_SIZE(regdata_vdma_icont_dma_channel_8));
}

const struct reginfo regdata_vdma_icont_dma_channel_9[] = {
	{"VDMA_GROUP_DEFINITION_j_9", 0x000d011c},
	{"VDMA_GROUP_STATUS_j_9", 0x000d009c},
	{"VDMA_H_DETERM_127_96_i_9", 0x000d113c},
	{"VDMA_H_DETERM_31_0_i_9", 0x000d1130},
	{"VDMA_H_DETERM_63_32_i_9", 0x000d1134},
	{"VDMA_H_DETERM_95_64_i_9", 0x000d1138},
	{"VDMA_L_DETERM_127_96_i_9", 0x000d112c},
	{"VDMA_L_DETERM_31_0_i_9", 0x000d1120},
	{"VDMA_L_DETERM_63_32_i_9", 0x000d1124},
	{"VDMA_L_DETERM_95_64_i_9", 0x000d1128},
	{"VDMA_TRIGGER_COUNTER_i_9", 0x000d0824},
};
void omap4_regdump_vdma_icont_dma_channel_9(void) {
	pr_info("vdma_icont_dma_channel_9:\n");
	regdump(regdata_vdma_icont_dma_channel_9, ARRAY_SIZE(regdata_vdma_icont_dma_channel_9));
}

const struct reginfo regdata_vdma_icont_dma_channel_10[] = {
	{"VDMA_GROUP_DEFINITION_j_10", 0x000d0120},
	{"VDMA_GROUP_STATUS_j_10", 0x000d00a0},
	{"VDMA_H_DETERM_127_96_i_10", 0x000d115c},
	{"VDMA_H_DETERM_31_0_i_10", 0x000d1150},
	{"VDMA_H_DETERM_63_32_i_10", 0x000d1154},
	{"VDMA_H_DETERM_95_64_i_10", 0x000d1158},
	{"VDMA_L_DETERM_127_96_i_10", 0x000d114c},
	{"VDMA_L_DETERM_31_0_i_10", 0x000d1140},
	{"VDMA_L_DETERM_63_32_i_10", 0x000d1144},
	{"VDMA_L_DETERM_95_64_i_10", 0x000d1148},
	{"VDMA_TRIGGER_COUNTER_i_10", 0x000d0828},
};
void omap4_regdump_vdma_icont_dma_channel_10(void) {
	pr_info("vdma_icont_dma_channel_10:\n");
	regdump(regdata_vdma_icont_dma_channel_10, ARRAY_SIZE(regdata_vdma_icont_dma_channel_10));
}

const struct reginfo regdata_vdma_icont_dma_channel_11[] = {
	{"VDMA_GROUP_DEFINITION_j_11", 0x000d0124},
	{"VDMA_GROUP_STATUS_j_11", 0x000d00a4},
	{"VDMA_H_DETERM_127_96_i_11", 0x000d117c},
	{"VDMA_H_DETERM_31_0_i_11", 0x000d1170},
	{"VDMA_H_DETERM_63_32_i_11", 0x000d1174},
	{"VDMA_H_DETERM_95_64_i_11", 0x000d1178},
	{"VDMA_L_DETERM_127_96_i_11", 0x000d116c},
	{"VDMA_L_DETERM_31_0_i_11", 0x000d1160},
	{"VDMA_L_DETERM_63_32_i_11", 0x000d1164},
	{"VDMA_L_DETERM_95_64_i_11", 0x000d1168},
	{"VDMA_TRIGGER_COUNTER_i_11", 0x000d082c},
};
void omap4_regdump_vdma_icont_dma_channel_11(void) {
	pr_info("vdma_icont_dma_channel_11:\n");
	regdump(regdata_vdma_icont_dma_channel_11, ARRAY_SIZE(regdata_vdma_icont_dma_channel_11));
}

const struct reginfo regdata_vdma_icont_dma_channel_12[] = {
	{"VDMA_GROUP_DEFINITION_j_12", 0x000d0128},
	{"VDMA_GROUP_STATUS_j_12", 0x000d00a8},
	{"VDMA_H_DETERM_127_96_i_12", 0x000d119c},
	{"VDMA_H_DETERM_31_0_i_12", 0x000d1190},
	{"VDMA_H_DETERM_63_32_i_12", 0x000d1194},
	{"VDMA_H_DETERM_95_64_i_12", 0x000d1198},
	{"VDMA_L_DETERM_127_96_i_12", 0x000d118c},
	{"VDMA_L_DETERM_31_0_i_12", 0x000d1180},
	{"VDMA_L_DETERM_63_32_i_12", 0x000d1184},
	{"VDMA_L_DETERM_95_64_i_12", 0x000d1188},
	{"VDMA_TRIGGER_COUNTER_i_12", 0x000d0830},
};
void omap4_regdump_vdma_icont_dma_channel_12(void) {
	pr_info("vdma_icont_dma_channel_12:\n");
	regdump(regdata_vdma_icont_dma_channel_12, ARRAY_SIZE(regdata_vdma_icont_dma_channel_12));
}

const struct reginfo regdata_vdma_icont_dma_channel_13[] = {
	{"VDMA_GROUP_DEFINITION_j_13", 0x000d012c},
	{"VDMA_GROUP_STATUS_j_13", 0x000d00ac},
	{"VDMA_H_DETERM_127_96_i_13", 0x000d11bc},
	{"VDMA_H_DETERM_31_0_i_13", 0x000d11b0},
	{"VDMA_H_DETERM_63_32_i_13", 0x000d11b4},
	{"VDMA_H_DETERM_95_64_i_13", 0x000d11b8},
	{"VDMA_L_DETERM_127_96_i_13", 0x000d11ac},
	{"VDMA_L_DETERM_31_0_i_13", 0x000d11a0},
	{"VDMA_L_DETERM_63_32_i_13", 0x000d11a4},
	{"VDMA_L_DETERM_95_64_i_13", 0x000d11a8},
	{"VDMA_TRIGGER_COUNTER_i_13", 0x000d0834},
};
void omap4_regdump_vdma_icont_dma_channel_13(void) {
	pr_info("vdma_icont_dma_channel_13:\n");
	regdump(regdata_vdma_icont_dma_channel_13, ARRAY_SIZE(regdata_vdma_icont_dma_channel_13));
}

const struct reginfo regdata_vdma_icont_dma_channel_14[] = {
	{"VDMA_GROUP_DEFINITION_j_14", 0x000d0130},
	{"VDMA_GROUP_STATUS_j_14", 0x000d00b0},
	{"VDMA_H_DETERM_127_96_i_14", 0x000d11dc},
	{"VDMA_H_DETERM_31_0_i_14", 0x000d11d0},
	{"VDMA_H_DETERM_63_32_i_14", 0x000d11d4},
	{"VDMA_H_DETERM_95_64_i_14", 0x000d11d8},
	{"VDMA_L_DETERM_127_96_i_14", 0x000d11cc},
	{"VDMA_L_DETERM_31_0_i_14", 0x000d11c0},
	{"VDMA_L_DETERM_63_32_i_14", 0x000d11c4},
	{"VDMA_L_DETERM_95_64_i_14", 0x000d11c8},
	{"VDMA_TRIGGER_COUNTER_i_14", 0x000d0838},
};
void omap4_regdump_vdma_icont_dma_channel_14(void) {
	pr_info("vdma_icont_dma_channel_14:\n");
	regdump(regdata_vdma_icont_dma_channel_14, ARRAY_SIZE(regdata_vdma_icont_dma_channel_14));
}

const struct reginfo regdata_vdma_icont_dma_channel_15[] = {
	{"VDMA_GROUP_DEFINITION_j_15", 0x000d0134},
	{"VDMA_GROUP_STATUS_j_15", 0x000d00b4},
	{"VDMA_H_DETERM_127_96_i_15", 0x000d11fc},
	{"VDMA_H_DETERM_31_0_i_15", 0x000d11f0},
	{"VDMA_H_DETERM_63_32_i_15", 0x000d11f4},
	{"VDMA_H_DETERM_95_64_i_15", 0x000d11f8},
	{"VDMA_L_DETERM_127_96_i_15", 0x000d11ec},
	{"VDMA_L_DETERM_31_0_i_15", 0x000d11e0},
	{"VDMA_L_DETERM_63_32_i_15", 0x000d11e4},
	{"VDMA_L_DETERM_95_64_i_15", 0x000d11e8},
	{"VDMA_TRIGGER_COUNTER_i_15", 0x000d083c},
};
void omap4_regdump_vdma_icont_dma_channel_15(void) {
	pr_info("vdma_icont_dma_channel_15:\n");
	regdump(regdata_vdma_icont_dma_channel_15, ARRAY_SIZE(regdata_vdma_icont_dma_channel_15));
}

const struct reginfo regdata_vdma_icont_dma_channel_16[] = {
	{"VDMA_GROUP_DEFINITION_j_16", 0x000d0138},
	{"VDMA_GROUP_STATUS_j_16", 0x000d00b8},
	{"VDMA_H_DETERM_127_96_i_16", 0x000d121c},
	{"VDMA_H_DETERM_31_0_i_16", 0x000d1210},
	{"VDMA_H_DETERM_63_32_i_16", 0x000d1214},
	{"VDMA_H_DETERM_95_64_i_16", 0x000d1218},
	{"VDMA_L_DETERM_127_96_i_16", 0x000d120c},
	{"VDMA_L_DETERM_31_0_i_16", 0x000d1200},
	{"VDMA_L_DETERM_63_32_i_16", 0x000d1204},
	{"VDMA_L_DETERM_95_64_i_16", 0x000d1208},
	{"VDMA_TRIGGER_COUNTER_i_16", 0x000d0840},
};
void omap4_regdump_vdma_icont_dma_channel_16(void) {
	pr_info("vdma_icont_dma_channel_16:\n");
	regdump(regdata_vdma_icont_dma_channel_16, ARRAY_SIZE(regdata_vdma_icont_dma_channel_16));
}

const struct reginfo regdata_vdma_icont_dma_channel_17[] = {
	{"VDMA_GROUP_DEFINITION_j_17", 0x000d013c},
	{"VDMA_GROUP_STATUS_j_17", 0x000d00bc},
	{"VDMA_H_DETERM_127_96_i_17", 0x000d123c},
	{"VDMA_H_DETERM_31_0_i_17", 0x000d1230},
	{"VDMA_H_DETERM_63_32_i_17", 0x000d1234},
	{"VDMA_H_DETERM_95_64_i_17", 0x000d1238},
	{"VDMA_L_DETERM_127_96_i_17", 0x000d122c},
	{"VDMA_L_DETERM_31_0_i_17", 0x000d1220},
	{"VDMA_L_DETERM_63_32_i_17", 0x000d1224},
	{"VDMA_L_DETERM_95_64_i_17", 0x000d1228},
	{"VDMA_TRIGGER_COUNTER_i_17", 0x000d0844},
};
void omap4_regdump_vdma_icont_dma_channel_17(void) {
	pr_info("vdma_icont_dma_channel_17:\n");
	regdump(regdata_vdma_icont_dma_channel_17, ARRAY_SIZE(regdata_vdma_icont_dma_channel_17));
}

const struct reginfo regdata_vdma_icont_dma_channel_18[] = {
	{"VDMA_GROUP_DEFINITION_j_18", 0x000d0140},
	{"VDMA_GROUP_STATUS_j_18", 0x000d00c0},
	{"VDMA_H_DETERM_127_96_i_18", 0x000d125c},
	{"VDMA_H_DETERM_31_0_i_18", 0x000d1250},
	{"VDMA_H_DETERM_63_32_i_18", 0x000d1254},
	{"VDMA_H_DETERM_95_64_i_18", 0x000d1258},
	{"VDMA_L_DETERM_127_96_i_18", 0x000d124c},
	{"VDMA_L_DETERM_31_0_i_18", 0x000d1240},
	{"VDMA_L_DETERM_63_32_i_18", 0x000d1244},
	{"VDMA_L_DETERM_95_64_i_18", 0x000d1248},
	{"VDMA_TRIGGER_COUNTER_i_18", 0x000d0848},
};
void omap4_regdump_vdma_icont_dma_channel_18(void) {
	pr_info("vdma_icont_dma_channel_18:\n");
	regdump(regdata_vdma_icont_dma_channel_18, ARRAY_SIZE(regdata_vdma_icont_dma_channel_18));
}

const struct reginfo regdata_vdma_icont_dma_channel_19[] = {
	{"VDMA_GROUP_DEFINITION_j_19", 0x000d0144},
	{"VDMA_GROUP_STATUS_j_19", 0x000d00c4},
	{"VDMA_H_DETERM_127_96_i_19", 0x000d127c},
	{"VDMA_H_DETERM_31_0_i_19", 0x000d1270},
	{"VDMA_H_DETERM_63_32_i_19", 0x000d1274},
	{"VDMA_H_DETERM_95_64_i_19", 0x000d1278},
	{"VDMA_L_DETERM_127_96_i_19", 0x000d126c},
	{"VDMA_L_DETERM_31_0_i_19", 0x000d1260},
	{"VDMA_L_DETERM_63_32_i_19", 0x000d1264},
	{"VDMA_L_DETERM_95_64_i_19", 0x000d1268},
	{"VDMA_TRIGGER_COUNTER_i_19", 0x000d084c},
};
void omap4_regdump_vdma_icont_dma_channel_19(void) {
	pr_info("vdma_icont_dma_channel_19:\n");
	regdump(regdata_vdma_icont_dma_channel_19, ARRAY_SIZE(regdata_vdma_icont_dma_channel_19));
}

const struct reginfo regdata_vdma_icont_dma_channel_20[] = {
	{"VDMA_GROUP_DEFINITION_j_20", 0x000d0148},
	{"VDMA_GROUP_STATUS_j_20", 0x000d00c8},
	{"VDMA_H_DETERM_127_96_i_20", 0x000d129c},
	{"VDMA_H_DETERM_31_0_i_20", 0x000d1290},
	{"VDMA_H_DETERM_63_32_i_20", 0x000d1294},
	{"VDMA_H_DETERM_95_64_i_20", 0x000d1298},
	{"VDMA_L_DETERM_127_96_i_20", 0x000d128c},
	{"VDMA_L_DETERM_31_0_i_20", 0x000d1280},
	{"VDMA_L_DETERM_63_32_i_20", 0x000d1284},
	{"VDMA_L_DETERM_95_64_i_20", 0x000d1288},
	{"VDMA_TRIGGER_COUNTER_i_20", 0x000d0850},
};
void omap4_regdump_vdma_icont_dma_channel_20(void) {
	pr_info("vdma_icont_dma_channel_20:\n");
	regdump(regdata_vdma_icont_dma_channel_20, ARRAY_SIZE(regdata_vdma_icont_dma_channel_20));
}

const struct reginfo regdata_vdma_icont_dma_channel_21[] = {
	{"VDMA_GROUP_DEFINITION_j_21", 0x000d014c},
	{"VDMA_GROUP_STATUS_j_21", 0x000d00cc},
	{"VDMA_H_DETERM_127_96_i_21", 0x000d12bc},
	{"VDMA_H_DETERM_31_0_i_21", 0x000d12b0},
	{"VDMA_H_DETERM_63_32_i_21", 0x000d12b4},
	{"VDMA_H_DETERM_95_64_i_21", 0x000d12b8},
	{"VDMA_L_DETERM_127_96_i_21", 0x000d12ac},
	{"VDMA_L_DETERM_31_0_i_21", 0x000d12a0},
	{"VDMA_L_DETERM_63_32_i_21", 0x000d12a4},
	{"VDMA_L_DETERM_95_64_i_21", 0x000d12a8},
	{"VDMA_TRIGGER_COUNTER_i_21", 0x000d0854},
};
void omap4_regdump_vdma_icont_dma_channel_21(void) {
	pr_info("vdma_icont_dma_channel_21:\n");
	regdump(regdata_vdma_icont_dma_channel_21, ARRAY_SIZE(regdata_vdma_icont_dma_channel_21));
}

const struct reginfo regdata_vdma_icont_dma_channel_22[] = {
	{"VDMA_GROUP_DEFINITION_j_22", 0x000d0150},
	{"VDMA_GROUP_STATUS_j_22", 0x000d00d0},
	{"VDMA_H_DETERM_127_96_i_22", 0x000d12dc},
	{"VDMA_H_DETERM_31_0_i_22", 0x000d12d0},
	{"VDMA_H_DETERM_63_32_i_22", 0x000d12d4},
	{"VDMA_H_DETERM_95_64_i_22", 0x000d12d8},
	{"VDMA_L_DETERM_127_96_i_22", 0x000d12cc},
	{"VDMA_L_DETERM_31_0_i_22", 0x000d12c0},
	{"VDMA_L_DETERM_63_32_i_22", 0x000d12c4},
	{"VDMA_L_DETERM_95_64_i_22", 0x000d12c8},
	{"VDMA_TRIGGER_COUNTER_i_22", 0x000d0858},
};
void omap4_regdump_vdma_icont_dma_channel_22(void) {
	pr_info("vdma_icont_dma_channel_22:\n");
	regdump(regdata_vdma_icont_dma_channel_22, ARRAY_SIZE(regdata_vdma_icont_dma_channel_22));
}

const struct reginfo regdata_vdma_icont_dma_channel_23[] = {
	{"VDMA_GROUP_DEFINITION_j_23", 0x000d0154},
	{"VDMA_GROUP_STATUS_j_23", 0x000d00d4},
	{"VDMA_H_DETERM_127_96_i_23", 0x000d12fc},
	{"VDMA_H_DETERM_31_0_i_23", 0x000d12f0},
	{"VDMA_H_DETERM_63_32_i_23", 0x000d12f4},
	{"VDMA_H_DETERM_95_64_i_23", 0x000d12f8},
	{"VDMA_L_DETERM_127_96_i_23", 0x000d12ec},
	{"VDMA_L_DETERM_31_0_i_23", 0x000d12e0},
	{"VDMA_L_DETERM_63_32_i_23", 0x000d12e4},
	{"VDMA_L_DETERM_95_64_i_23", 0x000d12e8},
	{"VDMA_TRIGGER_COUNTER_i_23", 0x000d085c},
};
void omap4_regdump_vdma_icont_dma_channel_23(void) {
	pr_info("vdma_icont_dma_channel_23:\n");
	regdump(regdata_vdma_icont_dma_channel_23, ARRAY_SIZE(regdata_vdma_icont_dma_channel_23));
}

const struct reginfo regdata_vdma_icont_dma_channel_24[] = {
	{"VDMA_GROUP_DEFINITION_j_24", 0x000d0158},
	{"VDMA_GROUP_STATUS_j_24", 0x000d00d8},
	{"VDMA_H_DETERM_127_96_i_24", 0x000d131c},
	{"VDMA_H_DETERM_31_0_i_24", 0x000d1310},
	{"VDMA_H_DETERM_63_32_i_24", 0x000d1314},
	{"VDMA_H_DETERM_95_64_i_24", 0x000d1318},
	{"VDMA_L_DETERM_127_96_i_24", 0x000d130c},
	{"VDMA_L_DETERM_31_0_i_24", 0x000d1300},
	{"VDMA_L_DETERM_63_32_i_24", 0x000d1304},
	{"VDMA_L_DETERM_95_64_i_24", 0x000d1308},
	{"VDMA_TRIGGER_COUNTER_i_24", 0x000d0860},
};
void omap4_regdump_vdma_icont_dma_channel_24(void) {
	pr_info("vdma_icont_dma_channel_24:\n");
	regdump(regdata_vdma_icont_dma_channel_24, ARRAY_SIZE(regdata_vdma_icont_dma_channel_24));
}

const struct reginfo regdata_vdma_icont_dma_channel_25[] = {
	{"VDMA_GROUP_DEFINITION_j_25", 0x000d015c},
	{"VDMA_GROUP_STATUS_j_25", 0x000d00dc},
	{"VDMA_H_DETERM_127_96_i_25", 0x000d133c},
	{"VDMA_H_DETERM_31_0_i_25", 0x000d1330},
	{"VDMA_H_DETERM_63_32_i_25", 0x000d1334},
	{"VDMA_H_DETERM_95_64_i_25", 0x000d1338},
	{"VDMA_L_DETERM_127_96_i_25", 0x000d132c},
	{"VDMA_L_DETERM_31_0_i_25", 0x000d1320},
	{"VDMA_L_DETERM_63_32_i_25", 0x000d1324},
	{"VDMA_L_DETERM_95_64_i_25", 0x000d1328},
	{"VDMA_TRIGGER_COUNTER_i_25", 0x000d0864},
};
void omap4_regdump_vdma_icont_dma_channel_25(void) {
	pr_info("vdma_icont_dma_channel_25:\n");
	regdump(regdata_vdma_icont_dma_channel_25, ARRAY_SIZE(regdata_vdma_icont_dma_channel_25));
}

const struct reginfo regdata_vdma_icont_dma_channel_26[] = {
	{"VDMA_GROUP_DEFINITION_j_26", 0x000d0160},
	{"VDMA_GROUP_STATUS_j_26", 0x000d00e0},
	{"VDMA_H_DETERM_127_96_i_26", 0x000d135c},
	{"VDMA_H_DETERM_31_0_i_26", 0x000d1350},
	{"VDMA_H_DETERM_63_32_i_26", 0x000d1354},
	{"VDMA_H_DETERM_95_64_i_26", 0x000d1358},
	{"VDMA_L_DETERM_127_96_i_26", 0x000d134c},
	{"VDMA_L_DETERM_31_0_i_26", 0x000d1340},
	{"VDMA_L_DETERM_63_32_i_26", 0x000d1344},
	{"VDMA_L_DETERM_95_64_i_26", 0x000d1348},
	{"VDMA_TRIGGER_COUNTER_i_26", 0x000d0868},
};
void omap4_regdump_vdma_icont_dma_channel_26(void) {
	pr_info("vdma_icont_dma_channel_26:\n");
	regdump(regdata_vdma_icont_dma_channel_26, ARRAY_SIZE(regdata_vdma_icont_dma_channel_26));
}

const struct reginfo regdata_vdma_icont_dma_channel_27[] = {
	{"VDMA_GROUP_DEFINITION_j_27", 0x000d0164},
	{"VDMA_GROUP_STATUS_j_27", 0x000d00e4},
	{"VDMA_H_DETERM_127_96_i_27", 0x000d137c},
	{"VDMA_H_DETERM_31_0_i_27", 0x000d1370},
	{"VDMA_H_DETERM_63_32_i_27", 0x000d1374},
	{"VDMA_H_DETERM_95_64_i_27", 0x000d1378},
	{"VDMA_L_DETERM_127_96_i_27", 0x000d136c},
	{"VDMA_L_DETERM_31_0_i_27", 0x000d1360},
	{"VDMA_L_DETERM_63_32_i_27", 0x000d1364},
	{"VDMA_L_DETERM_95_64_i_27", 0x000d1368},
	{"VDMA_TRIGGER_COUNTER_i_27", 0x000d086c},
};
void omap4_regdump_vdma_icont_dma_channel_27(void) {
	pr_info("vdma_icont_dma_channel_27:\n");
	regdump(regdata_vdma_icont_dma_channel_27, ARRAY_SIZE(regdata_vdma_icont_dma_channel_27));
}

const struct reginfo regdata_vdma_icont_dma_channel_28[] = {
	{"VDMA_GROUP_DEFINITION_j_28", 0x000d0168},
	{"VDMA_GROUP_STATUS_j_28", 0x000d00e8},
	{"VDMA_H_DETERM_127_96_i_28", 0x000d139c},
	{"VDMA_H_DETERM_31_0_i_28", 0x000d1390},
	{"VDMA_H_DETERM_63_32_i_28", 0x000d1394},
	{"VDMA_H_DETERM_95_64_i_28", 0x000d1398},
	{"VDMA_L_DETERM_127_96_i_28", 0x000d138c},
	{"VDMA_L_DETERM_31_0_i_28", 0x000d1380},
	{"VDMA_L_DETERM_63_32_i_28", 0x000d1384},
	{"VDMA_L_DETERM_95_64_i_28", 0x000d1388},
	{"VDMA_TRIGGER_COUNTER_i_28", 0x000d0870},
};
void omap4_regdump_vdma_icont_dma_channel_28(void) {
	pr_info("vdma_icont_dma_channel_28:\n");
	regdump(regdata_vdma_icont_dma_channel_28, ARRAY_SIZE(regdata_vdma_icont_dma_channel_28));
}

const struct reginfo regdata_vdma_icont_dma_channel_29[] = {
	{"VDMA_GROUP_DEFINITION_j_29", 0x000d016c},
	{"VDMA_GROUP_STATUS_j_29", 0x000d00ec},
	{"VDMA_H_DETERM_127_96_i_29", 0x000d13bc},
	{"VDMA_H_DETERM_31_0_i_29", 0x000d13b0},
	{"VDMA_H_DETERM_63_32_i_29", 0x000d13b4},
	{"VDMA_H_DETERM_95_64_i_29", 0x000d13b8},
	{"VDMA_L_DETERM_127_96_i_29", 0x000d13ac},
	{"VDMA_L_DETERM_31_0_i_29", 0x000d13a0},
	{"VDMA_L_DETERM_63_32_i_29", 0x000d13a4},
	{"VDMA_L_DETERM_95_64_i_29", 0x000d13a8},
	{"VDMA_TRIGGER_COUNTER_i_29", 0x000d0874},
};
void omap4_regdump_vdma_icont_dma_channel_29(void) {
	pr_info("vdma_icont_dma_channel_29:\n");
	regdump(regdata_vdma_icont_dma_channel_29, ARRAY_SIZE(regdata_vdma_icont_dma_channel_29));
}

const struct reginfo regdata_vdma_icont_dma_channel_30[] = {
	{"VDMA_GROUP_DEFINITION_j_30", 0x000d0170},
	{"VDMA_GROUP_STATUS_j_30", 0x000d00f0},
	{"VDMA_H_DETERM_127_96_i_30", 0x000d13dc},
	{"VDMA_H_DETERM_31_0_i_30", 0x000d13d0},
	{"VDMA_H_DETERM_63_32_i_30", 0x000d13d4},
	{"VDMA_H_DETERM_95_64_i_30", 0x000d13d8},
	{"VDMA_L_DETERM_127_96_i_30", 0x000d13cc},
	{"VDMA_L_DETERM_31_0_i_30", 0x000d13c0},
	{"VDMA_L_DETERM_63_32_i_30", 0x000d13c4},
	{"VDMA_L_DETERM_95_64_i_30", 0x000d13c8},
	{"VDMA_TRIGGER_COUNTER_i_30", 0x000d0878},
};
void omap4_regdump_vdma_icont_dma_channel_30(void) {
	pr_info("vdma_icont_dma_channel_30:\n");
	regdump(regdata_vdma_icont_dma_channel_30, ARRAY_SIZE(regdata_vdma_icont_dma_channel_30));
}

const struct reginfo regdata_vdma_icont_dma_channel_31[] = {
	{"VDMA_GROUP_DEFINITION_j_31", 0x000d0174},
	{"VDMA_GROUP_STATUS_j_31", 0x000d00f4},
	{"VDMA_H_DETERM_127_96_i_31", 0x000d13fc},
	{"VDMA_H_DETERM_31_0_i_31", 0x000d13f0},
	{"VDMA_H_DETERM_63_32_i_31", 0x000d13f4},
	{"VDMA_H_DETERM_95_64_i_31", 0x000d13f8},
	{"VDMA_L_DETERM_127_96_i_31", 0x000d13ec},
	{"VDMA_L_DETERM_31_0_i_31", 0x000d13e0},
	{"VDMA_L_DETERM_63_32_i_31", 0x000d13e4},
	{"VDMA_L_DETERM_95_64_i_31", 0x000d13e8},
	{"VDMA_TRIGGER_COUNTER_i_31", 0x000d087c},
};
void omap4_regdump_vdma_icont_dma_channel_31(void) {
	pr_info("vdma_icont_dma_channel_31:\n");
	regdump(regdata_vdma_icont_dma_channel_31, ARRAY_SIZE(regdata_vdma_icont_dma_channel_31));
}

const struct reginfo regdata_vdma_icont_dma_channel_32[] = {
	{"VDMA_H_DETERM_127_96_i_32", 0x000d141c},
	{"VDMA_H_DETERM_31_0_i_32", 0x000d1410},
	{"VDMA_H_DETERM_63_32_i_32", 0x000d1414},
	{"VDMA_H_DETERM_95_64_i_32", 0x000d1418},
	{"VDMA_L_DETERM_127_96_i_32", 0x000d140c},
	{"VDMA_L_DETERM_31_0_i_32", 0x000d1400},
	{"VDMA_L_DETERM_63_32_i_32", 0x000d1404},
	{"VDMA_L_DETERM_95_64_i_32", 0x000d1408},
	{"VDMA_TRIGGER_COUNTER_i_32", 0x000d0880},
};
void omap4_regdump_vdma_icont_dma_channel_32(void) {
	pr_info("vdma_icont_dma_channel_32:\n");
	regdump(regdata_vdma_icont_dma_channel_32, ARRAY_SIZE(regdata_vdma_icont_dma_channel_32));
}

const struct reginfo regdata_vdma_icont_dma_channel_33[] = {
	{"VDMA_H_DETERM_127_96_i_33", 0x000d143c},
	{"VDMA_H_DETERM_31_0_i_33", 0x000d1430},
	{"VDMA_H_DETERM_63_32_i_33", 0x000d1434},
	{"VDMA_H_DETERM_95_64_i_33", 0x000d1438},
	{"VDMA_L_DETERM_127_96_i_33", 0x000d142c},
	{"VDMA_L_DETERM_31_0_i_33", 0x000d1420},
	{"VDMA_L_DETERM_63_32_i_33", 0x000d1424},
	{"VDMA_L_DETERM_95_64_i_33", 0x000d1428},
	{"VDMA_TRIGGER_COUNTER_i_33", 0x000d0884},
};
void omap4_regdump_vdma_icont_dma_channel_33(void) {
	pr_info("vdma_icont_dma_channel_33:\n");
	regdump(regdata_vdma_icont_dma_channel_33, ARRAY_SIZE(regdata_vdma_icont_dma_channel_33));
}

const struct reginfo regdata_vdma_icont_dma_channel_34[] = {
	{"VDMA_H_DETERM_127_96_i_34", 0x000d145c},
	{"VDMA_H_DETERM_31_0_i_34", 0x000d1450},
	{"VDMA_H_DETERM_63_32_i_34", 0x000d1454},
	{"VDMA_H_DETERM_95_64_i_34", 0x000d1458},
	{"VDMA_L_DETERM_127_96_i_34", 0x000d144c},
	{"VDMA_L_DETERM_31_0_i_34", 0x000d1440},
	{"VDMA_L_DETERM_63_32_i_34", 0x000d1444},
	{"VDMA_L_DETERM_95_64_i_34", 0x000d1448},
	{"VDMA_TRIGGER_COUNTER_i_34", 0x000d0888},
};
void omap4_regdump_vdma_icont_dma_channel_34(void) {
	pr_info("vdma_icont_dma_channel_34:\n");
	regdump(regdata_vdma_icont_dma_channel_34, ARRAY_SIZE(regdata_vdma_icont_dma_channel_34));
}

const struct reginfo regdata_vdma_icont_dma_channel_35[] = {
	{"VDMA_H_DETERM_127_96_i_35", 0x000d147c},
	{"VDMA_H_DETERM_31_0_i_35", 0x000d1470},
	{"VDMA_H_DETERM_63_32_i_35", 0x000d1474},
	{"VDMA_H_DETERM_95_64_i_35", 0x000d1478},
	{"VDMA_L_DETERM_127_96_i_35", 0x000d146c},
	{"VDMA_L_DETERM_31_0_i_35", 0x000d1460},
	{"VDMA_L_DETERM_63_32_i_35", 0x000d1464},
	{"VDMA_L_DETERM_95_64_i_35", 0x000d1468},
	{"VDMA_TRIGGER_COUNTER_i_35", 0x000d088c},
};
void omap4_regdump_vdma_icont_dma_channel_35(void) {
	pr_info("vdma_icont_dma_channel_35:\n");
	regdump(regdata_vdma_icont_dma_channel_35, ARRAY_SIZE(regdata_vdma_icont_dma_channel_35));
}

const struct reginfo regdata_vdma_icont_dma_channel_36[] = {
	{"VDMA_H_DETERM_127_96_i_36", 0x000d149c},
	{"VDMA_H_DETERM_31_0_i_36", 0x000d1490},
	{"VDMA_H_DETERM_63_32_i_36", 0x000d1494},
	{"VDMA_H_DETERM_95_64_i_36", 0x000d1498},
	{"VDMA_L_DETERM_127_96_i_36", 0x000d148c},
	{"VDMA_L_DETERM_31_0_i_36", 0x000d1480},
	{"VDMA_L_DETERM_63_32_i_36", 0x000d1484},
	{"VDMA_L_DETERM_95_64_i_36", 0x000d1488},
	{"VDMA_TRIGGER_COUNTER_i_36", 0x000d0890},
};
void omap4_regdump_vdma_icont_dma_channel_36(void) {
	pr_info("vdma_icont_dma_channel_36:\n");
	regdump(regdata_vdma_icont_dma_channel_36, ARRAY_SIZE(regdata_vdma_icont_dma_channel_36));
}

const struct reginfo regdata_vdma_icont_dma_channel_37[] = {
	{"VDMA_H_DETERM_127_96_i_37", 0x000d14bc},
	{"VDMA_H_DETERM_31_0_i_37", 0x000d14b0},
	{"VDMA_H_DETERM_63_32_i_37", 0x000d14b4},
	{"VDMA_H_DETERM_95_64_i_37", 0x000d14b8},
	{"VDMA_L_DETERM_127_96_i_37", 0x000d14ac},
	{"VDMA_L_DETERM_31_0_i_37", 0x000d14a0},
	{"VDMA_L_DETERM_63_32_i_37", 0x000d14a4},
	{"VDMA_L_DETERM_95_64_i_37", 0x000d14a8},
	{"VDMA_TRIGGER_COUNTER_i_37", 0x000d0894},
};
void omap4_regdump_vdma_icont_dma_channel_37(void) {
	pr_info("vdma_icont_dma_channel_37:\n");
	regdump(regdata_vdma_icont_dma_channel_37, ARRAY_SIZE(regdata_vdma_icont_dma_channel_37));
}

const struct reginfo regdata_vdma_icont_dma_channel_38[] = {
	{"VDMA_H_DETERM_127_96_i_38", 0x000d14dc},
	{"VDMA_H_DETERM_31_0_i_38", 0x000d14d0},
	{"VDMA_H_DETERM_63_32_i_38", 0x000d14d4},
	{"VDMA_H_DETERM_95_64_i_38", 0x000d14d8},
	{"VDMA_L_DETERM_127_96_i_38", 0x000d14cc},
	{"VDMA_L_DETERM_31_0_i_38", 0x000d14c0},
	{"VDMA_L_DETERM_63_32_i_38", 0x000d14c4},
	{"VDMA_L_DETERM_95_64_i_38", 0x000d14c8},
	{"VDMA_TRIGGER_COUNTER_i_38", 0x000d0898},
};
void omap4_regdump_vdma_icont_dma_channel_38(void) {
	pr_info("vdma_icont_dma_channel_38:\n");
	regdump(regdata_vdma_icont_dma_channel_38, ARRAY_SIZE(regdata_vdma_icont_dma_channel_38));
}

const struct reginfo regdata_vdma_icont_dma_channel_39[] = {
	{"VDMA_H_DETERM_127_96_i_39", 0x000d14fc},
	{"VDMA_H_DETERM_31_0_i_39", 0x000d14f0},
	{"VDMA_H_DETERM_63_32_i_39", 0x000d14f4},
	{"VDMA_H_DETERM_95_64_i_39", 0x000d14f8},
	{"VDMA_L_DETERM_127_96_i_39", 0x000d14ec},
	{"VDMA_L_DETERM_31_0_i_39", 0x000d14e0},
	{"VDMA_L_DETERM_63_32_i_39", 0x000d14e4},
	{"VDMA_L_DETERM_95_64_i_39", 0x000d14e8},
	{"VDMA_TRIGGER_COUNTER_i_39", 0x000d089c},
};
void omap4_regdump_vdma_icont_dma_channel_39(void) {
	pr_info("vdma_icont_dma_channel_39:\n");
	regdump(regdata_vdma_icont_dma_channel_39, ARRAY_SIZE(regdata_vdma_icont_dma_channel_39));
}

const struct reginfo regdata_vdma_icont_dma_channel_40[] = {
	{"VDMA_H_DETERM_127_96_i_40", 0x000d151c},
	{"VDMA_H_DETERM_31_0_i_40", 0x000d1510},
	{"VDMA_H_DETERM_63_32_i_40", 0x000d1514},
	{"VDMA_H_DETERM_95_64_i_40", 0x000d1518},
	{"VDMA_L_DETERM_127_96_i_40", 0x000d150c},
	{"VDMA_L_DETERM_31_0_i_40", 0x000d1500},
	{"VDMA_L_DETERM_63_32_i_40", 0x000d1504},
	{"VDMA_L_DETERM_95_64_i_40", 0x000d1508},
	{"VDMA_TRIGGER_COUNTER_i_40", 0x000d08a0},
};
void omap4_regdump_vdma_icont_dma_channel_40(void) {
	pr_info("vdma_icont_dma_channel_40:\n");
	regdump(regdata_vdma_icont_dma_channel_40, ARRAY_SIZE(regdata_vdma_icont_dma_channel_40));
}

const struct reginfo regdata_vdma_icont_dma_channel_41[] = {
	{"VDMA_H_DETERM_127_96_i_41", 0x000d153c},
	{"VDMA_H_DETERM_31_0_i_41", 0x000d1530},
	{"VDMA_H_DETERM_63_32_i_41", 0x000d1534},
	{"VDMA_H_DETERM_95_64_i_41", 0x000d1538},
	{"VDMA_L_DETERM_127_96_i_41", 0x000d152c},
	{"VDMA_L_DETERM_31_0_i_41", 0x000d1520},
	{"VDMA_L_DETERM_63_32_i_41", 0x000d1524},
	{"VDMA_L_DETERM_95_64_i_41", 0x000d1528},
	{"VDMA_TRIGGER_COUNTER_i_41", 0x000d08a4},
};
void omap4_regdump_vdma_icont_dma_channel_41(void) {
	pr_info("vdma_icont_dma_channel_41:\n");
	regdump(regdata_vdma_icont_dma_channel_41, ARRAY_SIZE(regdata_vdma_icont_dma_channel_41));
}

const struct reginfo regdata_vdma_icont_dma_channel_42[] = {
	{"VDMA_H_DETERM_127_96_i_42", 0x000d155c},
	{"VDMA_H_DETERM_31_0_i_42", 0x000d1550},
	{"VDMA_H_DETERM_63_32_i_42", 0x000d1554},
	{"VDMA_H_DETERM_95_64_i_42", 0x000d1558},
	{"VDMA_L_DETERM_127_96_i_42", 0x000d154c},
	{"VDMA_L_DETERM_31_0_i_42", 0x000d1540},
	{"VDMA_L_DETERM_63_32_i_42", 0x000d1544},
	{"VDMA_L_DETERM_95_64_i_42", 0x000d1548},
	{"VDMA_TRIGGER_COUNTER_i_42", 0x000d08a8},
};
void omap4_regdump_vdma_icont_dma_channel_42(void) {
	pr_info("vdma_icont_dma_channel_42:\n");
	regdump(regdata_vdma_icont_dma_channel_42, ARRAY_SIZE(regdata_vdma_icont_dma_channel_42));
}

const struct reginfo regdata_vdma_icont_dma_channel_43[] = {
	{"VDMA_H_DETERM_127_96_i_43", 0x000d157c},
	{"VDMA_H_DETERM_31_0_i_43", 0x000d1570},
	{"VDMA_H_DETERM_63_32_i_43", 0x000d1574},
	{"VDMA_H_DETERM_95_64_i_43", 0x000d1578},
	{"VDMA_L_DETERM_127_96_i_43", 0x000d156c},
	{"VDMA_L_DETERM_31_0_i_43", 0x000d1560},
	{"VDMA_L_DETERM_63_32_i_43", 0x000d1564},
	{"VDMA_L_DETERM_95_64_i_43", 0x000d1568},
	{"VDMA_TRIGGER_COUNTER_i_43", 0x000d08ac},
};
void omap4_regdump_vdma_icont_dma_channel_43(void) {
	pr_info("vdma_icont_dma_channel_43:\n");
	regdump(regdata_vdma_icont_dma_channel_43, ARRAY_SIZE(regdata_vdma_icont_dma_channel_43));
}

const struct reginfo regdata_vdma_icont_dma_channel_44[] = {
	{"VDMA_H_DETERM_127_96_i_44", 0x000d159c},
	{"VDMA_H_DETERM_31_0_i_44", 0x000d1590},
	{"VDMA_H_DETERM_63_32_i_44", 0x000d1594},
	{"VDMA_H_DETERM_95_64_i_44", 0x000d1598},
	{"VDMA_L_DETERM_127_96_i_44", 0x000d158c},
	{"VDMA_L_DETERM_31_0_i_44", 0x000d1580},
	{"VDMA_L_DETERM_63_32_i_44", 0x000d1584},
	{"VDMA_L_DETERM_95_64_i_44", 0x000d1588},
	{"VDMA_TRIGGER_COUNTER_i_44", 0x000d08b0},
};
void omap4_regdump_vdma_icont_dma_channel_44(void) {
	pr_info("vdma_icont_dma_channel_44:\n");
	regdump(regdata_vdma_icont_dma_channel_44, ARRAY_SIZE(regdata_vdma_icont_dma_channel_44));
}

const struct reginfo regdata_vdma_icont_dma_channel_45[] = {
	{"VDMA_H_DETERM_127_96_i_45", 0x000d15bc},
	{"VDMA_H_DETERM_31_0_i_45", 0x000d15b0},
	{"VDMA_H_DETERM_63_32_i_45", 0x000d15b4},
	{"VDMA_H_DETERM_95_64_i_45", 0x000d15b8},
	{"VDMA_L_DETERM_127_96_i_45", 0x000d15ac},
	{"VDMA_L_DETERM_31_0_i_45", 0x000d15a0},
	{"VDMA_L_DETERM_63_32_i_45", 0x000d15a4},
	{"VDMA_L_DETERM_95_64_i_45", 0x000d15a8},
	{"VDMA_TRIGGER_COUNTER_i_45", 0x000d08b4},
};
void omap4_regdump_vdma_icont_dma_channel_45(void) {
	pr_info("vdma_icont_dma_channel_45:\n");
	regdump(regdata_vdma_icont_dma_channel_45, ARRAY_SIZE(regdata_vdma_icont_dma_channel_45));
}

const struct reginfo regdata_vdma_icont_dma_channel_46[] = {
	{"VDMA_H_DETERM_127_96_i_46", 0x000d15dc},
	{"VDMA_H_DETERM_31_0_i_46", 0x000d15d0},
	{"VDMA_H_DETERM_63_32_i_46", 0x000d15d4},
	{"VDMA_H_DETERM_95_64_i_46", 0x000d15d8},
	{"VDMA_L_DETERM_127_96_i_46", 0x000d15cc},
	{"VDMA_L_DETERM_31_0_i_46", 0x000d15c0},
	{"VDMA_L_DETERM_63_32_i_46", 0x000d15c4},
	{"VDMA_L_DETERM_95_64_i_46", 0x000d15c8},
	{"VDMA_TRIGGER_COUNTER_i_46", 0x000d08b8},
};
void omap4_regdump_vdma_icont_dma_channel_46(void) {
	pr_info("vdma_icont_dma_channel_46:\n");
	regdump(regdata_vdma_icont_dma_channel_46, ARRAY_SIZE(regdata_vdma_icont_dma_channel_46));
}

const struct reginfo regdata_vdma_icont_dma_channel_47[] = {
	{"VDMA_H_DETERM_127_96_i_47", 0x000d15fc},
	{"VDMA_H_DETERM_31_0_i_47", 0x000d15f0},
	{"VDMA_H_DETERM_63_32_i_47", 0x000d15f4},
	{"VDMA_H_DETERM_95_64_i_47", 0x000d15f8},
	{"VDMA_L_DETERM_127_96_i_47", 0x000d15ec},
	{"VDMA_L_DETERM_31_0_i_47", 0x000d15e0},
	{"VDMA_L_DETERM_63_32_i_47", 0x000d15e4},
	{"VDMA_L_DETERM_95_64_i_47", 0x000d15e8},
	{"VDMA_TRIGGER_COUNTER_i_47", 0x000d08bc},
};
void omap4_regdump_vdma_icont_dma_channel_47(void) {
	pr_info("vdma_icont_dma_channel_47:\n");
	regdump(regdata_vdma_icont_dma_channel_47, ARRAY_SIZE(regdata_vdma_icont_dma_channel_47));
}

const struct reginfo regdata_vdma_icont_dma_channel_48[] = {
	{"VDMA_H_DETERM_127_96_i_48", 0x000d161c},
	{"VDMA_H_DETERM_31_0_i_48", 0x000d1610},
	{"VDMA_H_DETERM_63_32_i_48", 0x000d1614},
	{"VDMA_H_DETERM_95_64_i_48", 0x000d1618},
	{"VDMA_L_DETERM_127_96_i_48", 0x000d160c},
	{"VDMA_L_DETERM_31_0_i_48", 0x000d1600},
	{"VDMA_L_DETERM_63_32_i_48", 0x000d1604},
	{"VDMA_L_DETERM_95_64_i_48", 0x000d1608},
	{"VDMA_TRIGGER_COUNTER_i_48", 0x000d08c0},
};
void omap4_regdump_vdma_icont_dma_channel_48(void) {
	pr_info("vdma_icont_dma_channel_48:\n");
	regdump(regdata_vdma_icont_dma_channel_48, ARRAY_SIZE(regdata_vdma_icont_dma_channel_48));
}

const struct reginfo regdata_vdma_icont_dma_channel_49[] = {
	{"VDMA_H_DETERM_127_96_i_49", 0x000d163c},
	{"VDMA_H_DETERM_31_0_i_49", 0x000d1630},
	{"VDMA_H_DETERM_63_32_i_49", 0x000d1634},
	{"VDMA_H_DETERM_95_64_i_49", 0x000d1638},
	{"VDMA_L_DETERM_127_96_i_49", 0x000d162c},
	{"VDMA_L_DETERM_31_0_i_49", 0x000d1620},
	{"VDMA_L_DETERM_63_32_i_49", 0x000d1624},
	{"VDMA_L_DETERM_95_64_i_49", 0x000d1628},
	{"VDMA_TRIGGER_COUNTER_i_49", 0x000d08c4},
};
void omap4_regdump_vdma_icont_dma_channel_49(void) {
	pr_info("vdma_icont_dma_channel_49:\n");
	regdump(regdata_vdma_icont_dma_channel_49, ARRAY_SIZE(regdata_vdma_icont_dma_channel_49));
}

const struct reginfo regdata_vdma_icont_dma_channel_50[] = {
	{"VDMA_H_DETERM_127_96_i_50", 0x000d165c},
	{"VDMA_H_DETERM_31_0_i_50", 0x000d1650},
	{"VDMA_H_DETERM_63_32_i_50", 0x000d1654},
	{"VDMA_H_DETERM_95_64_i_50", 0x000d1658},
	{"VDMA_L_DETERM_127_96_i_50", 0x000d164c},
	{"VDMA_L_DETERM_31_0_i_50", 0x000d1640},
	{"VDMA_L_DETERM_63_32_i_50", 0x000d1644},
	{"VDMA_L_DETERM_95_64_i_50", 0x000d1648},
	{"VDMA_TRIGGER_COUNTER_i_50", 0x000d08c8},
};
void omap4_regdump_vdma_icont_dma_channel_50(void) {
	pr_info("vdma_icont_dma_channel_50:\n");
	regdump(regdata_vdma_icont_dma_channel_50, ARRAY_SIZE(regdata_vdma_icont_dma_channel_50));
}

const struct reginfo regdata_vdma_icont_dma_channel_51[] = {
	{"VDMA_H_DETERM_127_96_i_51", 0x000d167c},
	{"VDMA_H_DETERM_31_0_i_51", 0x000d1670},
	{"VDMA_H_DETERM_63_32_i_51", 0x000d1674},
	{"VDMA_H_DETERM_95_64_i_51", 0x000d1678},
	{"VDMA_L_DETERM_127_96_i_51", 0x000d166c},
	{"VDMA_L_DETERM_31_0_i_51", 0x000d1660},
	{"VDMA_L_DETERM_63_32_i_51", 0x000d1664},
	{"VDMA_L_DETERM_95_64_i_51", 0x000d1668},
	{"VDMA_TRIGGER_COUNTER_i_51", 0x000d08cc},
};
void omap4_regdump_vdma_icont_dma_channel_51(void) {
	pr_info("vdma_icont_dma_channel_51:\n");
	regdump(regdata_vdma_icont_dma_channel_51, ARRAY_SIZE(regdata_vdma_icont_dma_channel_51));
}

const struct reginfo regdata_vdma_icont_dma_channel_52[] = {
	{"VDMA_H_DETERM_127_96_i_52", 0x000d169c},
	{"VDMA_H_DETERM_31_0_i_52", 0x000d1690},
	{"VDMA_H_DETERM_63_32_i_52", 0x000d1694},
	{"VDMA_H_DETERM_95_64_i_52", 0x000d1698},
	{"VDMA_L_DETERM_127_96_i_52", 0x000d168c},
	{"VDMA_L_DETERM_31_0_i_52", 0x000d1680},
	{"VDMA_L_DETERM_63_32_i_52", 0x000d1684},
	{"VDMA_L_DETERM_95_64_i_52", 0x000d1688},
	{"VDMA_TRIGGER_COUNTER_i_52", 0x000d08d0},
};
void omap4_regdump_vdma_icont_dma_channel_52(void) {
	pr_info("vdma_icont_dma_channel_52:\n");
	regdump(regdata_vdma_icont_dma_channel_52, ARRAY_SIZE(regdata_vdma_icont_dma_channel_52));
}

const struct reginfo regdata_vdma_icont_dma_channel_53[] = {
	{"VDMA_H_DETERM_127_96_i_53", 0x000d16bc},
	{"VDMA_H_DETERM_31_0_i_53", 0x000d16b0},
	{"VDMA_H_DETERM_63_32_i_53", 0x000d16b4},
	{"VDMA_H_DETERM_95_64_i_53", 0x000d16b8},
	{"VDMA_L_DETERM_127_96_i_53", 0x000d16ac},
	{"VDMA_L_DETERM_31_0_i_53", 0x000d16a0},
	{"VDMA_L_DETERM_63_32_i_53", 0x000d16a4},
	{"VDMA_L_DETERM_95_64_i_53", 0x000d16a8},
	{"VDMA_TRIGGER_COUNTER_i_53", 0x000d08d4},
};
void omap4_regdump_vdma_icont_dma_channel_53(void) {
	pr_info("vdma_icont_dma_channel_53:\n");
	regdump(regdata_vdma_icont_dma_channel_53, ARRAY_SIZE(regdata_vdma_icont_dma_channel_53));
}

const struct reginfo regdata_vdma_icont_dma_channel_54[] = {
	{"VDMA_H_DETERM_127_96_i_54", 0x000d16dc},
	{"VDMA_H_DETERM_31_0_i_54", 0x000d16d0},
	{"VDMA_H_DETERM_63_32_i_54", 0x000d16d4},
	{"VDMA_H_DETERM_95_64_i_54", 0x000d16d8},
	{"VDMA_L_DETERM_127_96_i_54", 0x000d16cc},
	{"VDMA_L_DETERM_31_0_i_54", 0x000d16c0},
	{"VDMA_L_DETERM_63_32_i_54", 0x000d16c4},
	{"VDMA_L_DETERM_95_64_i_54", 0x000d16c8},
	{"VDMA_TRIGGER_COUNTER_i_54", 0x000d08d8},
};
void omap4_regdump_vdma_icont_dma_channel_54(void) {
	pr_info("vdma_icont_dma_channel_54:\n");
	regdump(regdata_vdma_icont_dma_channel_54, ARRAY_SIZE(regdata_vdma_icont_dma_channel_54));
}

const struct reginfo regdata_vdma_icont_dma_channel_55[] = {
	{"VDMA_H_DETERM_127_96_i_55", 0x000d16fc},
	{"VDMA_H_DETERM_31_0_i_55", 0x000d16f0},
	{"VDMA_H_DETERM_63_32_i_55", 0x000d16f4},
	{"VDMA_H_DETERM_95_64_i_55", 0x000d16f8},
	{"VDMA_L_DETERM_127_96_i_55", 0x000d16ec},
	{"VDMA_L_DETERM_31_0_i_55", 0x000d16e0},
	{"VDMA_L_DETERM_63_32_i_55", 0x000d16e4},
	{"VDMA_L_DETERM_95_64_i_55", 0x000d16e8},
	{"VDMA_TRIGGER_COUNTER_i_55", 0x000d08dc},
};
void omap4_regdump_vdma_icont_dma_channel_55(void) {
	pr_info("vdma_icont_dma_channel_55:\n");
	regdump(regdata_vdma_icont_dma_channel_55, ARRAY_SIZE(regdata_vdma_icont_dma_channel_55));
}

const struct reginfo regdata_vdma_icont_dma_channel_56[] = {
	{"VDMA_H_DETERM_127_96_i_56", 0x000d171c},
	{"VDMA_H_DETERM_31_0_i_56", 0x000d1710},
	{"VDMA_H_DETERM_63_32_i_56", 0x000d1714},
	{"VDMA_H_DETERM_95_64_i_56", 0x000d1718},
	{"VDMA_L_DETERM_127_96_i_56", 0x000d170c},
	{"VDMA_L_DETERM_31_0_i_56", 0x000d1700},
	{"VDMA_L_DETERM_63_32_i_56", 0x000d1704},
	{"VDMA_L_DETERM_95_64_i_56", 0x000d1708},
	{"VDMA_TRIGGER_COUNTER_i_56", 0x000d08e0},
};
void omap4_regdump_vdma_icont_dma_channel_56(void) {
	pr_info("vdma_icont_dma_channel_56:\n");
	regdump(regdata_vdma_icont_dma_channel_56, ARRAY_SIZE(regdata_vdma_icont_dma_channel_56));
}

const struct reginfo regdata_vdma_icont_dma_channel_57[] = {
	{"VDMA_H_DETERM_127_96_i_57", 0x000d173c},
	{"VDMA_H_DETERM_31_0_i_57", 0x000d1730},
	{"VDMA_H_DETERM_63_32_i_57", 0x000d1734},
	{"VDMA_H_DETERM_95_64_i_57", 0x000d1738},
	{"VDMA_L_DETERM_127_96_i_57", 0x000d172c},
	{"VDMA_L_DETERM_31_0_i_57", 0x000d1720},
	{"VDMA_L_DETERM_63_32_i_57", 0x000d1724},
	{"VDMA_L_DETERM_95_64_i_57", 0x000d1728},
	{"VDMA_TRIGGER_COUNTER_i_57", 0x000d08e4},
};
void omap4_regdump_vdma_icont_dma_channel_57(void) {
	pr_info("vdma_icont_dma_channel_57:\n");
	regdump(regdata_vdma_icont_dma_channel_57, ARRAY_SIZE(regdata_vdma_icont_dma_channel_57));
}

const struct reginfo regdata_vdma_icont_dma_channel_58[] = {
	{"VDMA_H_DETERM_127_96_i_58", 0x000d175c},
	{"VDMA_H_DETERM_31_0_i_58", 0x000d1750},
	{"VDMA_H_DETERM_63_32_i_58", 0x000d1754},
	{"VDMA_H_DETERM_95_64_i_58", 0x000d1758},
	{"VDMA_L_DETERM_127_96_i_58", 0x000d174c},
	{"VDMA_L_DETERM_31_0_i_58", 0x000d1740},
	{"VDMA_L_DETERM_63_32_i_58", 0x000d1744},
	{"VDMA_L_DETERM_95_64_i_58", 0x000d1748},
	{"VDMA_TRIGGER_COUNTER_i_58", 0x000d08e8},
};
void omap4_regdump_vdma_icont_dma_channel_58(void) {
	pr_info("vdma_icont_dma_channel_58:\n");
	regdump(regdata_vdma_icont_dma_channel_58, ARRAY_SIZE(regdata_vdma_icont_dma_channel_58));
}

const struct reginfo regdata_vdma_icont_dma_channel_59[] = {
	{"VDMA_H_DETERM_127_96_i_59", 0x000d177c},
	{"VDMA_H_DETERM_31_0_i_59", 0x000d1770},
	{"VDMA_H_DETERM_63_32_i_59", 0x000d1774},
	{"VDMA_H_DETERM_95_64_i_59", 0x000d1778},
	{"VDMA_L_DETERM_127_96_i_59", 0x000d176c},
	{"VDMA_L_DETERM_31_0_i_59", 0x000d1760},
	{"VDMA_L_DETERM_63_32_i_59", 0x000d1764},
	{"VDMA_L_DETERM_95_64_i_59", 0x000d1768},
	{"VDMA_TRIGGER_COUNTER_i_59", 0x000d08ec},
};
void omap4_regdump_vdma_icont_dma_channel_59(void) {
	pr_info("vdma_icont_dma_channel_59:\n");
	regdump(regdata_vdma_icont_dma_channel_59, ARRAY_SIZE(regdata_vdma_icont_dma_channel_59));
}

const struct reginfo regdata_vdma_icont_dma_channel_60[] = {
	{"VDMA_H_DETERM_127_96_i_60", 0x000d179c},
	{"VDMA_H_DETERM_31_0_i_60", 0x000d1790},
	{"VDMA_H_DETERM_63_32_i_60", 0x000d1794},
	{"VDMA_H_DETERM_95_64_i_60", 0x000d1798},
	{"VDMA_L_DETERM_127_96_i_60", 0x000d178c},
	{"VDMA_L_DETERM_31_0_i_60", 0x000d1780},
	{"VDMA_L_DETERM_63_32_i_60", 0x000d1784},
	{"VDMA_L_DETERM_95_64_i_60", 0x000d1788},
	{"VDMA_TRIGGER_COUNTER_i_60", 0x000d08f0},
};
void omap4_regdump_vdma_icont_dma_channel_60(void) {
	pr_info("vdma_icont_dma_channel_60:\n");
	regdump(regdata_vdma_icont_dma_channel_60, ARRAY_SIZE(regdata_vdma_icont_dma_channel_60));
}

const struct reginfo regdata_vdma_icont_dma_channel_61[] = {
	{"VDMA_H_DETERM_127_96_i_61", 0x000d17bc},
	{"VDMA_H_DETERM_31_0_i_61", 0x000d17b0},
	{"VDMA_H_DETERM_63_32_i_61", 0x000d17b4},
	{"VDMA_H_DETERM_95_64_i_61", 0x000d17b8},
	{"VDMA_L_DETERM_127_96_i_61", 0x000d17ac},
	{"VDMA_L_DETERM_31_0_i_61", 0x000d17a0},
	{"VDMA_L_DETERM_63_32_i_61", 0x000d17a4},
	{"VDMA_L_DETERM_95_64_i_61", 0x000d17a8},
	{"VDMA_TRIGGER_COUNTER_i_61", 0x000d08f4},
};
void omap4_regdump_vdma_icont_dma_channel_61(void) {
	pr_info("vdma_icont_dma_channel_61:\n");
	regdump(regdata_vdma_icont_dma_channel_61, ARRAY_SIZE(regdata_vdma_icont_dma_channel_61));
}

const struct reginfo regdata_vdma_icont_dma_channel_62[] = {
	{"VDMA_H_DETERM_127_96_i_62", 0x000d17dc},
	{"VDMA_H_DETERM_31_0_i_62", 0x000d17d0},
	{"VDMA_H_DETERM_63_32_i_62", 0x000d17d4},
	{"VDMA_H_DETERM_95_64_i_62", 0x000d17d8},
	{"VDMA_L_DETERM_127_96_i_62", 0x000d17cc},
	{"VDMA_L_DETERM_31_0_i_62", 0x000d17c0},
	{"VDMA_L_DETERM_63_32_i_62", 0x000d17c4},
	{"VDMA_L_DETERM_95_64_i_62", 0x000d17c8},
	{"VDMA_TRIGGER_COUNTER_i_62", 0x000d08f8},
};
void omap4_regdump_vdma_icont_dma_channel_62(void) {
	pr_info("vdma_icont_dma_channel_62:\n");
	regdump(regdata_vdma_icont_dma_channel_62, ARRAY_SIZE(regdata_vdma_icont_dma_channel_62));
}

const struct reginfo regdata_vdma_icont_dma_channel_63[] = {
	{"VDMA_H_DETERM_127_96_i_63", 0x000d17fc},
	{"VDMA_H_DETERM_31_0_i_63", 0x000d17f0},
	{"VDMA_H_DETERM_63_32_i_63", 0x000d17f4},
	{"VDMA_H_DETERM_95_64_i_63", 0x000d17f8},
	{"VDMA_L_DETERM_127_96_i_63", 0x000d17ec},
	{"VDMA_L_DETERM_31_0_i_63", 0x000d17e0},
	{"VDMA_L_DETERM_63_32_i_63", 0x000d17e4},
	{"VDMA_L_DETERM_95_64_i_63", 0x000d17e8},
	{"VDMA_TRIGGER_COUNTER_i_63", 0x000d08fc},
};
void omap4_regdump_vdma_icont_dma_channel_63(void) {
	pr_info("vdma_icont_dma_channel_63:\n");
	regdump(regdata_vdma_icont_dma_channel_63, ARRAY_SIZE(regdata_vdma_icont_dma_channel_63));
}

const struct reginfo regdata_vdma_icont_dma_channel_64[] = {
	{"VDMA_H_DETERM_127_96_i_64", 0x000d181c},
	{"VDMA_H_DETERM_31_0_i_64", 0x000d1810},
	{"VDMA_H_DETERM_63_32_i_64", 0x000d1814},
	{"VDMA_H_DETERM_95_64_i_64", 0x000d1818},
	{"VDMA_L_DETERM_127_96_i_64", 0x000d180c},
	{"VDMA_L_DETERM_31_0_i_64", 0x000d1800},
	{"VDMA_L_DETERM_63_32_i_64", 0x000d1804},
	{"VDMA_L_DETERM_95_64_i_64", 0x000d1808},
	{"VDMA_TRIGGER_COUNTER_i_64", 0x000d0900},
};
void omap4_regdump_vdma_icont_dma_channel_64(void) {
	pr_info("vdma_icont_dma_channel_64:\n");
	regdump(regdata_vdma_icont_dma_channel_64, ARRAY_SIZE(regdata_vdma_icont_dma_channel_64));
}

const struct reginfo regdata_vdma_icont_dma_channel_65[] = {
	{"VDMA_H_DETERM_127_96_i_65", 0x000d183c},
	{"VDMA_H_DETERM_31_0_i_65", 0x000d1830},
	{"VDMA_H_DETERM_63_32_i_65", 0x000d1834},
	{"VDMA_H_DETERM_95_64_i_65", 0x000d1838},
	{"VDMA_L_DETERM_127_96_i_65", 0x000d182c},
	{"VDMA_L_DETERM_31_0_i_65", 0x000d1820},
	{"VDMA_L_DETERM_63_32_i_65", 0x000d1824},
	{"VDMA_L_DETERM_95_64_i_65", 0x000d1828},
	{"VDMA_TRIGGER_COUNTER_i_65", 0x000d0904},
};
void omap4_regdump_vdma_icont_dma_channel_65(void) {
	pr_info("vdma_icont_dma_channel_65:\n");
	regdump(regdata_vdma_icont_dma_channel_65, ARRAY_SIZE(regdata_vdma_icont_dma_channel_65));
}

const struct reginfo regdata_vdma_icont_dma_channel_66[] = {
	{"VDMA_H_DETERM_127_96_i_66", 0x000d185c},
	{"VDMA_H_DETERM_31_0_i_66", 0x000d1850},
	{"VDMA_H_DETERM_63_32_i_66", 0x000d1854},
	{"VDMA_H_DETERM_95_64_i_66", 0x000d1858},
	{"VDMA_L_DETERM_127_96_i_66", 0x000d184c},
	{"VDMA_L_DETERM_31_0_i_66", 0x000d1840},
	{"VDMA_L_DETERM_63_32_i_66", 0x000d1844},
	{"VDMA_L_DETERM_95_64_i_66", 0x000d1848},
	{"VDMA_TRIGGER_COUNTER_i_66", 0x000d0908},
};
void omap4_regdump_vdma_icont_dma_channel_66(void) {
	pr_info("vdma_icont_dma_channel_66:\n");
	regdump(regdata_vdma_icont_dma_channel_66, ARRAY_SIZE(regdata_vdma_icont_dma_channel_66));
}

const struct reginfo regdata_vdma_icont_dma_channel_67[] = {
	{"VDMA_H_DETERM_127_96_i_67", 0x000d187c},
	{"VDMA_H_DETERM_31_0_i_67", 0x000d1870},
	{"VDMA_H_DETERM_63_32_i_67", 0x000d1874},
	{"VDMA_H_DETERM_95_64_i_67", 0x000d1878},
	{"VDMA_L_DETERM_127_96_i_67", 0x000d186c},
	{"VDMA_L_DETERM_31_0_i_67", 0x000d1860},
	{"VDMA_L_DETERM_63_32_i_67", 0x000d1864},
	{"VDMA_L_DETERM_95_64_i_67", 0x000d1868},
	{"VDMA_TRIGGER_COUNTER_i_67", 0x000d090c},
};
void omap4_regdump_vdma_icont_dma_channel_67(void) {
	pr_info("vdma_icont_dma_channel_67:\n");
	regdump(regdata_vdma_icont_dma_channel_67, ARRAY_SIZE(regdata_vdma_icont_dma_channel_67));
}

const struct reginfo regdata_vdma_icont_dma_channel_68[] = {
	{"VDMA_H_DETERM_127_96_i_68", 0x000d189c},
	{"VDMA_H_DETERM_31_0_i_68", 0x000d1890},
	{"VDMA_H_DETERM_63_32_i_68", 0x000d1894},
	{"VDMA_H_DETERM_95_64_i_68", 0x000d1898},
	{"VDMA_L_DETERM_127_96_i_68", 0x000d188c},
	{"VDMA_L_DETERM_31_0_i_68", 0x000d1880},
	{"VDMA_L_DETERM_63_32_i_68", 0x000d1884},
	{"VDMA_L_DETERM_95_64_i_68", 0x000d1888},
	{"VDMA_TRIGGER_COUNTER_i_68", 0x000d0910},
};
void omap4_regdump_vdma_icont_dma_channel_68(void) {
	pr_info("vdma_icont_dma_channel_68:\n");
	regdump(regdata_vdma_icont_dma_channel_68, ARRAY_SIZE(regdata_vdma_icont_dma_channel_68));
}

const struct reginfo regdata_vdma_icont_dma_channel_69[] = {
	{"VDMA_H_DETERM_127_96_i_69", 0x000d18bc},
	{"VDMA_H_DETERM_31_0_i_69", 0x000d18b0},
	{"VDMA_H_DETERM_63_32_i_69", 0x000d18b4},
	{"VDMA_H_DETERM_95_64_i_69", 0x000d18b8},
	{"VDMA_L_DETERM_127_96_i_69", 0x000d18ac},
	{"VDMA_L_DETERM_31_0_i_69", 0x000d18a0},
	{"VDMA_L_DETERM_63_32_i_69", 0x000d18a4},
	{"VDMA_L_DETERM_95_64_i_69", 0x000d18a8},
	{"VDMA_TRIGGER_COUNTER_i_69", 0x000d0914},
};
void omap4_regdump_vdma_icont_dma_channel_69(void) {
	pr_info("vdma_icont_dma_channel_69:\n");
	regdump(regdata_vdma_icont_dma_channel_69, ARRAY_SIZE(regdata_vdma_icont_dma_channel_69));
}

const struct reginfo regdata_vdma_icont_dma_channel_70[] = {
	{"VDMA_H_DETERM_127_96_i_70", 0x000d18dc},
	{"VDMA_H_DETERM_31_0_i_70", 0x000d18d0},
	{"VDMA_H_DETERM_63_32_i_70", 0x000d18d4},
	{"VDMA_H_DETERM_95_64_i_70", 0x000d18d8},
	{"VDMA_L_DETERM_127_96_i_70", 0x000d18cc},
	{"VDMA_L_DETERM_31_0_i_70", 0x000d18c0},
	{"VDMA_L_DETERM_63_32_i_70", 0x000d18c4},
	{"VDMA_L_DETERM_95_64_i_70", 0x000d18c8},
	{"VDMA_TRIGGER_COUNTER_i_70", 0x000d0918},
};
void omap4_regdump_vdma_icont_dma_channel_70(void) {
	pr_info("vdma_icont_dma_channel_70:\n");
	regdump(regdata_vdma_icont_dma_channel_70, ARRAY_SIZE(regdata_vdma_icont_dma_channel_70));
}

const struct reginfo regdata_vdma_icont_dma_channel_71[] = {
	{"VDMA_H_DETERM_127_96_i_71", 0x000d18fc},
	{"VDMA_H_DETERM_31_0_i_71", 0x000d18f0},
	{"VDMA_H_DETERM_63_32_i_71", 0x000d18f4},
	{"VDMA_H_DETERM_95_64_i_71", 0x000d18f8},
	{"VDMA_L_DETERM_127_96_i_71", 0x000d18ec},
	{"VDMA_L_DETERM_31_0_i_71", 0x000d18e0},
	{"VDMA_L_DETERM_63_32_i_71", 0x000d18e4},
	{"VDMA_L_DETERM_95_64_i_71", 0x000d18e8},
	{"VDMA_TRIGGER_COUNTER_i_71", 0x000d091c},
};
void omap4_regdump_vdma_icont_dma_channel_71(void) {
	pr_info("vdma_icont_dma_channel_71:\n");
	regdump(regdata_vdma_icont_dma_channel_71, ARRAY_SIZE(regdata_vdma_icont_dma_channel_71));
}

const struct reginfo regdata_vdma_icont_dma_channel_72[] = {
	{"VDMA_H_DETERM_127_96_i_72", 0x000d191c},
	{"VDMA_H_DETERM_31_0_i_72", 0x000d1910},
	{"VDMA_H_DETERM_63_32_i_72", 0x000d1914},
	{"VDMA_H_DETERM_95_64_i_72", 0x000d1918},
	{"VDMA_L_DETERM_127_96_i_72", 0x000d190c},
	{"VDMA_L_DETERM_31_0_i_72", 0x000d1900},
	{"VDMA_L_DETERM_63_32_i_72", 0x000d1904},
	{"VDMA_L_DETERM_95_64_i_72", 0x000d1908},
	{"VDMA_TRIGGER_COUNTER_i_72", 0x000d0920},
};
void omap4_regdump_vdma_icont_dma_channel_72(void) {
	pr_info("vdma_icont_dma_channel_72:\n");
	regdump(regdata_vdma_icont_dma_channel_72, ARRAY_SIZE(regdata_vdma_icont_dma_channel_72));
}

const struct reginfo regdata_vdma_icont_dma_channel_73[] = {
	{"VDMA_H_DETERM_127_96_i_73", 0x000d193c},
	{"VDMA_H_DETERM_31_0_i_73", 0x000d1930},
	{"VDMA_H_DETERM_63_32_i_73", 0x000d1934},
	{"VDMA_H_DETERM_95_64_i_73", 0x000d1938},
	{"VDMA_L_DETERM_127_96_i_73", 0x000d192c},
	{"VDMA_L_DETERM_31_0_i_73", 0x000d1920},
	{"VDMA_L_DETERM_63_32_i_73", 0x000d1924},
	{"VDMA_L_DETERM_95_64_i_73", 0x000d1928},
	{"VDMA_TRIGGER_COUNTER_i_73", 0x000d0924},
};
void omap4_regdump_vdma_icont_dma_channel_73(void) {
	pr_info("vdma_icont_dma_channel_73:\n");
	regdump(regdata_vdma_icont_dma_channel_73, ARRAY_SIZE(regdata_vdma_icont_dma_channel_73));
}

const struct reginfo regdata_vdma_icont_dma_channel_74[] = {
	{"VDMA_H_DETERM_127_96_i_74", 0x000d195c},
	{"VDMA_H_DETERM_31_0_i_74", 0x000d1950},
	{"VDMA_H_DETERM_63_32_i_74", 0x000d1954},
	{"VDMA_H_DETERM_95_64_i_74", 0x000d1958},
	{"VDMA_L_DETERM_127_96_i_74", 0x000d194c},
	{"VDMA_L_DETERM_31_0_i_74", 0x000d1940},
	{"VDMA_L_DETERM_63_32_i_74", 0x000d1944},
	{"VDMA_L_DETERM_95_64_i_74", 0x000d1948},
	{"VDMA_TRIGGER_COUNTER_i_74", 0x000d0928},
};
void omap4_regdump_vdma_icont_dma_channel_74(void) {
	pr_info("vdma_icont_dma_channel_74:\n");
	regdump(regdata_vdma_icont_dma_channel_74, ARRAY_SIZE(regdata_vdma_icont_dma_channel_74));
}

const struct reginfo regdata_vdma_icont_dma_channel_75[] = {
	{"VDMA_H_DETERM_127_96_i_75", 0x000d197c},
	{"VDMA_H_DETERM_31_0_i_75", 0x000d1970},
	{"VDMA_H_DETERM_63_32_i_75", 0x000d1974},
	{"VDMA_H_DETERM_95_64_i_75", 0x000d1978},
	{"VDMA_L_DETERM_127_96_i_75", 0x000d196c},
	{"VDMA_L_DETERM_31_0_i_75", 0x000d1960},
	{"VDMA_L_DETERM_63_32_i_75", 0x000d1964},
	{"VDMA_L_DETERM_95_64_i_75", 0x000d1968},
	{"VDMA_TRIGGER_COUNTER_i_75", 0x000d092c},
};
void omap4_regdump_vdma_icont_dma_channel_75(void) {
	pr_info("vdma_icont_dma_channel_75:\n");
	regdump(regdata_vdma_icont_dma_channel_75, ARRAY_SIZE(regdata_vdma_icont_dma_channel_75));
}

const struct reginfo regdata_vdma_icont_dma_channel_76[] = {
	{"VDMA_H_DETERM_127_96_i_76", 0x000d199c},
	{"VDMA_H_DETERM_31_0_i_76", 0x000d1990},
	{"VDMA_H_DETERM_63_32_i_76", 0x000d1994},
	{"VDMA_H_DETERM_95_64_i_76", 0x000d1998},
	{"VDMA_L_DETERM_127_96_i_76", 0x000d198c},
	{"VDMA_L_DETERM_31_0_i_76", 0x000d1980},
	{"VDMA_L_DETERM_63_32_i_76", 0x000d1984},
	{"VDMA_L_DETERM_95_64_i_76", 0x000d1988},
	{"VDMA_TRIGGER_COUNTER_i_76", 0x000d0930},
};
void omap4_regdump_vdma_icont_dma_channel_76(void) {
	pr_info("vdma_icont_dma_channel_76:\n");
	regdump(regdata_vdma_icont_dma_channel_76, ARRAY_SIZE(regdata_vdma_icont_dma_channel_76));
}

const struct reginfo regdata_vdma_icont_dma_channel_77[] = {
	{"VDMA_H_DETERM_127_96_i_77", 0x000d19bc},
	{"VDMA_H_DETERM_31_0_i_77", 0x000d19b0},
	{"VDMA_H_DETERM_63_32_i_77", 0x000d19b4},
	{"VDMA_H_DETERM_95_64_i_77", 0x000d19b8},
	{"VDMA_L_DETERM_127_96_i_77", 0x000d19ac},
	{"VDMA_L_DETERM_31_0_i_77", 0x000d19a0},
	{"VDMA_L_DETERM_63_32_i_77", 0x000d19a4},
	{"VDMA_L_DETERM_95_64_i_77", 0x000d19a8},
	{"VDMA_TRIGGER_COUNTER_i_77", 0x000d0934},
};
void omap4_regdump_vdma_icont_dma_channel_77(void) {
	pr_info("vdma_icont_dma_channel_77:\n");
	regdump(regdata_vdma_icont_dma_channel_77, ARRAY_SIZE(regdata_vdma_icont_dma_channel_77));
}

const struct reginfo regdata_vdma_icont_dma_channel_78[] = {
	{"VDMA_H_DETERM_127_96_i_78", 0x000d19dc},
	{"VDMA_H_DETERM_31_0_i_78", 0x000d19d0},
	{"VDMA_H_DETERM_63_32_i_78", 0x000d19d4},
	{"VDMA_H_DETERM_95_64_i_78", 0x000d19d8},
	{"VDMA_L_DETERM_127_96_i_78", 0x000d19cc},
	{"VDMA_L_DETERM_31_0_i_78", 0x000d19c0},
	{"VDMA_L_DETERM_63_32_i_78", 0x000d19c4},
	{"VDMA_L_DETERM_95_64_i_78", 0x000d19c8},
	{"VDMA_TRIGGER_COUNTER_i_78", 0x000d0938},
};
void omap4_regdump_vdma_icont_dma_channel_78(void) {
	pr_info("vdma_icont_dma_channel_78:\n");
	regdump(regdata_vdma_icont_dma_channel_78, ARRAY_SIZE(regdata_vdma_icont_dma_channel_78));
}

const struct reginfo regdata_vdma_icont_dma_channel_79[] = {
	{"VDMA_H_DETERM_127_96_i_79", 0x000d19fc},
	{"VDMA_H_DETERM_31_0_i_79", 0x000d19f0},
	{"VDMA_H_DETERM_63_32_i_79", 0x000d19f4},
	{"VDMA_H_DETERM_95_64_i_79", 0x000d19f8},
	{"VDMA_L_DETERM_127_96_i_79", 0x000d19ec},
	{"VDMA_L_DETERM_31_0_i_79", 0x000d19e0},
	{"VDMA_L_DETERM_63_32_i_79", 0x000d19e4},
	{"VDMA_L_DETERM_95_64_i_79", 0x000d19e8},
	{"VDMA_TRIGGER_COUNTER_i_79", 0x000d093c},
};
void omap4_regdump_vdma_icont_dma_channel_79(void) {
	pr_info("vdma_icont_dma_channel_79:\n");
	regdump(regdata_vdma_icont_dma_channel_79, ARRAY_SIZE(regdata_vdma_icont_dma_channel_79));
}

const struct reginfo regdata_vdma_icont_dma_channel_80[] = {
	{"VDMA_H_DETERM_127_96_i_80", 0x000d1a1c},
	{"VDMA_H_DETERM_31_0_i_80", 0x000d1a10},
	{"VDMA_H_DETERM_63_32_i_80", 0x000d1a14},
	{"VDMA_H_DETERM_95_64_i_80", 0x000d1a18},
	{"VDMA_L_DETERM_127_96_i_80", 0x000d1a0c},
	{"VDMA_L_DETERM_31_0_i_80", 0x000d1a00},
	{"VDMA_L_DETERM_63_32_i_80", 0x000d1a04},
	{"VDMA_L_DETERM_95_64_i_80", 0x000d1a08},
	{"VDMA_TRIGGER_COUNTER_i_80", 0x000d0940},
};
void omap4_regdump_vdma_icont_dma_channel_80(void) {
	pr_info("vdma_icont_dma_channel_80:\n");
	regdump(regdata_vdma_icont_dma_channel_80, ARRAY_SIZE(regdata_vdma_icont_dma_channel_80));
}

const struct reginfo regdata_vdma_icont_dma_channel_81[] = {
	{"VDMA_H_DETERM_127_96_i_81", 0x000d1a3c},
	{"VDMA_H_DETERM_31_0_i_81", 0x000d1a30},
	{"VDMA_H_DETERM_63_32_i_81", 0x000d1a34},
	{"VDMA_H_DETERM_95_64_i_81", 0x000d1a38},
	{"VDMA_L_DETERM_127_96_i_81", 0x000d1a2c},
	{"VDMA_L_DETERM_31_0_i_81", 0x000d1a20},
	{"VDMA_L_DETERM_63_32_i_81", 0x000d1a24},
	{"VDMA_L_DETERM_95_64_i_81", 0x000d1a28},
	{"VDMA_TRIGGER_COUNTER_i_81", 0x000d0944},
};
void omap4_regdump_vdma_icont_dma_channel_81(void) {
	pr_info("vdma_icont_dma_channel_81:\n");
	regdump(regdata_vdma_icont_dma_channel_81, ARRAY_SIZE(regdata_vdma_icont_dma_channel_81));
}

const struct reginfo regdata_vdma_icont_dma_channel_82[] = {
	{"VDMA_H_DETERM_127_96_i_82", 0x000d1a5c},
	{"VDMA_H_DETERM_31_0_i_82", 0x000d1a50},
	{"VDMA_H_DETERM_63_32_i_82", 0x000d1a54},
	{"VDMA_H_DETERM_95_64_i_82", 0x000d1a58},
	{"VDMA_L_DETERM_127_96_i_82", 0x000d1a4c},
	{"VDMA_L_DETERM_31_0_i_82", 0x000d1a40},
	{"VDMA_L_DETERM_63_32_i_82", 0x000d1a44},
	{"VDMA_L_DETERM_95_64_i_82", 0x000d1a48},
	{"VDMA_TRIGGER_COUNTER_i_82", 0x000d0948},
};
void omap4_regdump_vdma_icont_dma_channel_82(void) {
	pr_info("vdma_icont_dma_channel_82:\n");
	regdump(regdata_vdma_icont_dma_channel_82, ARRAY_SIZE(regdata_vdma_icont_dma_channel_82));
}

const struct reginfo regdata_vdma_icont_dma_channel_83[] = {
	{"VDMA_H_DETERM_127_96_i_83", 0x000d1a7c},
	{"VDMA_H_DETERM_31_0_i_83", 0x000d1a70},
	{"VDMA_H_DETERM_63_32_i_83", 0x000d1a74},
	{"VDMA_H_DETERM_95_64_i_83", 0x000d1a78},
	{"VDMA_L_DETERM_127_96_i_83", 0x000d1a6c},
	{"VDMA_L_DETERM_31_0_i_83", 0x000d1a60},
	{"VDMA_L_DETERM_63_32_i_83", 0x000d1a64},
	{"VDMA_L_DETERM_95_64_i_83", 0x000d1a68},
	{"VDMA_TRIGGER_COUNTER_i_83", 0x000d094c},
};
void omap4_regdump_vdma_icont_dma_channel_83(void) {
	pr_info("vdma_icont_dma_channel_83:\n");
	regdump(regdata_vdma_icont_dma_channel_83, ARRAY_SIZE(regdata_vdma_icont_dma_channel_83));
}

const struct reginfo regdata_vdma_icont_dma_channel_84[] = {
	{"VDMA_H_DETERM_127_96_i_84", 0x000d1a9c},
	{"VDMA_H_DETERM_31_0_i_84", 0x000d1a90},
	{"VDMA_H_DETERM_63_32_i_84", 0x000d1a94},
	{"VDMA_H_DETERM_95_64_i_84", 0x000d1a98},
	{"VDMA_L_DETERM_127_96_i_84", 0x000d1a8c},
	{"VDMA_L_DETERM_31_0_i_84", 0x000d1a80},
	{"VDMA_L_DETERM_63_32_i_84", 0x000d1a84},
	{"VDMA_L_DETERM_95_64_i_84", 0x000d1a88},
	{"VDMA_TRIGGER_COUNTER_i_84", 0x000d0950},
};
void omap4_regdump_vdma_icont_dma_channel_84(void) {
	pr_info("vdma_icont_dma_channel_84:\n");
	regdump(regdata_vdma_icont_dma_channel_84, ARRAY_SIZE(regdata_vdma_icont_dma_channel_84));
}

const struct reginfo regdata_vdma_icont_dma_channel_85[] = {
	{"VDMA_H_DETERM_127_96_i_85", 0x000d1abc},
	{"VDMA_H_DETERM_31_0_i_85", 0x000d1ab0},
	{"VDMA_H_DETERM_63_32_i_85", 0x000d1ab4},
	{"VDMA_H_DETERM_95_64_i_85", 0x000d1ab8},
	{"VDMA_L_DETERM_127_96_i_85", 0x000d1aac},
	{"VDMA_L_DETERM_31_0_i_85", 0x000d1aa0},
	{"VDMA_L_DETERM_63_32_i_85", 0x000d1aa4},
	{"VDMA_L_DETERM_95_64_i_85", 0x000d1aa8},
	{"VDMA_TRIGGER_COUNTER_i_85", 0x000d0954},
};
void omap4_regdump_vdma_icont_dma_channel_85(void) {
	pr_info("vdma_icont_dma_channel_85:\n");
	regdump(regdata_vdma_icont_dma_channel_85, ARRAY_SIZE(regdata_vdma_icont_dma_channel_85));
}

const struct reginfo regdata_vdma_icont_dma_channel_86[] = {
	{"VDMA_H_DETERM_127_96_i_86", 0x000d1adc},
	{"VDMA_H_DETERM_31_0_i_86", 0x000d1ad0},
	{"VDMA_H_DETERM_63_32_i_86", 0x000d1ad4},
	{"VDMA_H_DETERM_95_64_i_86", 0x000d1ad8},
	{"VDMA_L_DETERM_127_96_i_86", 0x000d1acc},
	{"VDMA_L_DETERM_31_0_i_86", 0x000d1ac0},
	{"VDMA_L_DETERM_63_32_i_86", 0x000d1ac4},
	{"VDMA_L_DETERM_95_64_i_86", 0x000d1ac8},
	{"VDMA_TRIGGER_COUNTER_i_86", 0x000d0958},
};
void omap4_regdump_vdma_icont_dma_channel_86(void) {
	pr_info("vdma_icont_dma_channel_86:\n");
	regdump(regdata_vdma_icont_dma_channel_86, ARRAY_SIZE(regdata_vdma_icont_dma_channel_86));
}

const struct reginfo regdata_vdma_icont_dma_channel_87[] = {
	{"VDMA_H_DETERM_127_96_i_87", 0x000d1afc},
	{"VDMA_H_DETERM_31_0_i_87", 0x000d1af0},
	{"VDMA_H_DETERM_63_32_i_87", 0x000d1af4},
	{"VDMA_H_DETERM_95_64_i_87", 0x000d1af8},
	{"VDMA_L_DETERM_127_96_i_87", 0x000d1aec},
	{"VDMA_L_DETERM_31_0_i_87", 0x000d1ae0},
	{"VDMA_L_DETERM_63_32_i_87", 0x000d1ae4},
	{"VDMA_L_DETERM_95_64_i_87", 0x000d1ae8},
	{"VDMA_TRIGGER_COUNTER_i_87", 0x000d095c},
};
void omap4_regdump_vdma_icont_dma_channel_87(void) {
	pr_info("vdma_icont_dma_channel_87:\n");
	regdump(regdata_vdma_icont_dma_channel_87, ARRAY_SIZE(regdata_vdma_icont_dma_channel_87));
}

const struct reginfo regdata_vdma_icont_dma_channel_88[] = {
	{"VDMA_H_DETERM_127_96_i_88", 0x000d1b1c},
	{"VDMA_H_DETERM_31_0_i_88", 0x000d1b10},
	{"VDMA_H_DETERM_63_32_i_88", 0x000d1b14},
	{"VDMA_H_DETERM_95_64_i_88", 0x000d1b18},
	{"VDMA_L_DETERM_127_96_i_88", 0x000d1b0c},
	{"VDMA_L_DETERM_31_0_i_88", 0x000d1b00},
	{"VDMA_L_DETERM_63_32_i_88", 0x000d1b04},
	{"VDMA_L_DETERM_95_64_i_88", 0x000d1b08},
	{"VDMA_TRIGGER_COUNTER_i_88", 0x000d0960},
};
void omap4_regdump_vdma_icont_dma_channel_88(void) {
	pr_info("vdma_icont_dma_channel_88:\n");
	regdump(regdata_vdma_icont_dma_channel_88, ARRAY_SIZE(regdata_vdma_icont_dma_channel_88));
}

const struct reginfo regdata_vdma_icont_dma_channel_89[] = {
	{"VDMA_H_DETERM_127_96_i_89", 0x000d1b3c},
	{"VDMA_H_DETERM_31_0_i_89", 0x000d1b30},
	{"VDMA_H_DETERM_63_32_i_89", 0x000d1b34},
	{"VDMA_H_DETERM_95_64_i_89", 0x000d1b38},
	{"VDMA_L_DETERM_127_96_i_89", 0x000d1b2c},
	{"VDMA_L_DETERM_31_0_i_89", 0x000d1b20},
	{"VDMA_L_DETERM_63_32_i_89", 0x000d1b24},
	{"VDMA_L_DETERM_95_64_i_89", 0x000d1b28},
	{"VDMA_TRIGGER_COUNTER_i_89", 0x000d0964},
};
void omap4_regdump_vdma_icont_dma_channel_89(void) {
	pr_info("vdma_icont_dma_channel_89:\n");
	regdump(regdata_vdma_icont_dma_channel_89, ARRAY_SIZE(regdata_vdma_icont_dma_channel_89));
}

const struct reginfo regdata_vdma_icont_dma_channel_90[] = {
	{"VDMA_H_DETERM_127_96_i_90", 0x000d1b5c},
	{"VDMA_H_DETERM_31_0_i_90", 0x000d1b50},
	{"VDMA_H_DETERM_63_32_i_90", 0x000d1b54},
	{"VDMA_H_DETERM_95_64_i_90", 0x000d1b58},
	{"VDMA_L_DETERM_127_96_i_90", 0x000d1b4c},
	{"VDMA_L_DETERM_31_0_i_90", 0x000d1b40},
	{"VDMA_L_DETERM_63_32_i_90", 0x000d1b44},
	{"VDMA_L_DETERM_95_64_i_90", 0x000d1b48},
	{"VDMA_TRIGGER_COUNTER_i_90", 0x000d0968},
};
void omap4_regdump_vdma_icont_dma_channel_90(void) {
	pr_info("vdma_icont_dma_channel_90:\n");
	regdump(regdata_vdma_icont_dma_channel_90, ARRAY_SIZE(regdata_vdma_icont_dma_channel_90));
}

const struct reginfo regdata_vdma_icont_dma_channel_91[] = {
	{"VDMA_H_DETERM_127_96_i_91", 0x000d1b7c},
	{"VDMA_H_DETERM_31_0_i_91", 0x000d1b70},
	{"VDMA_H_DETERM_63_32_i_91", 0x000d1b74},
	{"VDMA_H_DETERM_95_64_i_91", 0x000d1b78},
	{"VDMA_L_DETERM_127_96_i_91", 0x000d1b6c},
	{"VDMA_L_DETERM_31_0_i_91", 0x000d1b60},
	{"VDMA_L_DETERM_63_32_i_91", 0x000d1b64},
	{"VDMA_L_DETERM_95_64_i_91", 0x000d1b68},
	{"VDMA_TRIGGER_COUNTER_i_91", 0x000d096c},
};
void omap4_regdump_vdma_icont_dma_channel_91(void) {
	pr_info("vdma_icont_dma_channel_91:\n");
	regdump(regdata_vdma_icont_dma_channel_91, ARRAY_SIZE(regdata_vdma_icont_dma_channel_91));
}

const struct reginfo regdata_vdma_icont_dma_channel_92[] = {
	{"VDMA_H_DETERM_127_96_i_92", 0x000d1b9c},
	{"VDMA_H_DETERM_31_0_i_92", 0x000d1b90},
	{"VDMA_H_DETERM_63_32_i_92", 0x000d1b94},
	{"VDMA_H_DETERM_95_64_i_92", 0x000d1b98},
	{"VDMA_L_DETERM_127_96_i_92", 0x000d1b8c},
	{"VDMA_L_DETERM_31_0_i_92", 0x000d1b80},
	{"VDMA_L_DETERM_63_32_i_92", 0x000d1b84},
	{"VDMA_L_DETERM_95_64_i_92", 0x000d1b88},
	{"VDMA_TRIGGER_COUNTER_i_92", 0x000d0970},
};
void omap4_regdump_vdma_icont_dma_channel_92(void) {
	pr_info("vdma_icont_dma_channel_92:\n");
	regdump(regdata_vdma_icont_dma_channel_92, ARRAY_SIZE(regdata_vdma_icont_dma_channel_92));
}

const struct reginfo regdata_vdma_icont_dma_channel_93[] = {
	{"VDMA_H_DETERM_127_96_i_93", 0x000d1bbc},
	{"VDMA_H_DETERM_31_0_i_93", 0x000d1bb0},
	{"VDMA_H_DETERM_63_32_i_93", 0x000d1bb4},
	{"VDMA_H_DETERM_95_64_i_93", 0x000d1bb8},
	{"VDMA_L_DETERM_127_96_i_93", 0x000d1bac},
	{"VDMA_L_DETERM_31_0_i_93", 0x000d1ba0},
	{"VDMA_L_DETERM_63_32_i_93", 0x000d1ba4},
	{"VDMA_L_DETERM_95_64_i_93", 0x000d1ba8},
	{"VDMA_TRIGGER_COUNTER_i_93", 0x000d0974},
};
void omap4_regdump_vdma_icont_dma_channel_93(void) {
	pr_info("vdma_icont_dma_channel_93:\n");
	regdump(regdata_vdma_icont_dma_channel_93, ARRAY_SIZE(regdata_vdma_icont_dma_channel_93));
}

const struct reginfo regdata_vdma_icont_dma_channel_94[] = {
	{"VDMA_H_DETERM_127_96_i_94", 0x000d1bdc},
	{"VDMA_H_DETERM_31_0_i_94", 0x000d1bd0},
	{"VDMA_H_DETERM_63_32_i_94", 0x000d1bd4},
	{"VDMA_H_DETERM_95_64_i_94", 0x000d1bd8},
	{"VDMA_L_DETERM_127_96_i_94", 0x000d1bcc},
	{"VDMA_L_DETERM_31_0_i_94", 0x000d1bc0},
	{"VDMA_L_DETERM_63_32_i_94", 0x000d1bc4},
	{"VDMA_L_DETERM_95_64_i_94", 0x000d1bc8},
	{"VDMA_TRIGGER_COUNTER_i_94", 0x000d0978},
};
void omap4_regdump_vdma_icont_dma_channel_94(void) {
	pr_info("vdma_icont_dma_channel_94:\n");
	regdump(regdata_vdma_icont_dma_channel_94, ARRAY_SIZE(regdata_vdma_icont_dma_channel_94));
}

const struct reginfo regdata_vdma_icont_dma_channel_95[] = {
	{"VDMA_H_DETERM_127_96_i_95", 0x000d1bfc},
	{"VDMA_H_DETERM_31_0_i_95", 0x000d1bf0},
	{"VDMA_H_DETERM_63_32_i_95", 0x000d1bf4},
	{"VDMA_H_DETERM_95_64_i_95", 0x000d1bf8},
	{"VDMA_L_DETERM_127_96_i_95", 0x000d1bec},
	{"VDMA_L_DETERM_31_0_i_95", 0x000d1be0},
	{"VDMA_L_DETERM_63_32_i_95", 0x000d1be4},
	{"VDMA_L_DETERM_95_64_i_95", 0x000d1be8},
	{"VDMA_TRIGGER_COUNTER_i_95", 0x000d097c},
};
void omap4_regdump_vdma_icont_dma_channel_95(void) {
	pr_info("vdma_icont_dma_channel_95:\n");
	regdump(regdata_vdma_icont_dma_channel_95, ARRAY_SIZE(regdata_vdma_icont_dma_channel_95));
}

const struct reginfo regdata_vdma_icont_dma_channel_96[] = {
	{"VDMA_H_DETERM_127_96_i_96", 0x000d1c1c},
	{"VDMA_H_DETERM_31_0_i_96", 0x000d1c10},
	{"VDMA_H_DETERM_63_32_i_96", 0x000d1c14},
	{"VDMA_H_DETERM_95_64_i_96", 0x000d1c18},
	{"VDMA_L_DETERM_127_96_i_96", 0x000d1c0c},
	{"VDMA_L_DETERM_31_0_i_96", 0x000d1c00},
	{"VDMA_L_DETERM_63_32_i_96", 0x000d1c04},
	{"VDMA_L_DETERM_95_64_i_96", 0x000d1c08},
	{"VDMA_TRIGGER_COUNTER_i_96", 0x000d0980},
};
void omap4_regdump_vdma_icont_dma_channel_96(void) {
	pr_info("vdma_icont_dma_channel_96:\n");
	regdump(regdata_vdma_icont_dma_channel_96, ARRAY_SIZE(regdata_vdma_icont_dma_channel_96));
}

const struct reginfo regdata_vdma_icont_dma_channel_97[] = {
	{"VDMA_H_DETERM_127_96_i_97", 0x000d1c3c},
	{"VDMA_H_DETERM_31_0_i_97", 0x000d1c30},
	{"VDMA_H_DETERM_63_32_i_97", 0x000d1c34},
	{"VDMA_H_DETERM_95_64_i_97", 0x000d1c38},
	{"VDMA_L_DETERM_127_96_i_97", 0x000d1c2c},
	{"VDMA_L_DETERM_31_0_i_97", 0x000d1c20},
	{"VDMA_L_DETERM_63_32_i_97", 0x000d1c24},
	{"VDMA_L_DETERM_95_64_i_97", 0x000d1c28},
	{"VDMA_TRIGGER_COUNTER_i_97", 0x000d0984},
};
void omap4_regdump_vdma_icont_dma_channel_97(void) {
	pr_info("vdma_icont_dma_channel_97:\n");
	regdump(regdata_vdma_icont_dma_channel_97, ARRAY_SIZE(regdata_vdma_icont_dma_channel_97));
}

const struct reginfo regdata_vdma_icont_dma_channel_98[] = {
	{"VDMA_H_DETERM_127_96_i_98", 0x000d1c5c},
	{"VDMA_H_DETERM_31_0_i_98", 0x000d1c50},
	{"VDMA_H_DETERM_63_32_i_98", 0x000d1c54},
	{"VDMA_H_DETERM_95_64_i_98", 0x000d1c58},
	{"VDMA_L_DETERM_127_96_i_98", 0x000d1c4c},
	{"VDMA_L_DETERM_31_0_i_98", 0x000d1c40},
	{"VDMA_L_DETERM_63_32_i_98", 0x000d1c44},
	{"VDMA_L_DETERM_95_64_i_98", 0x000d1c48},
	{"VDMA_TRIGGER_COUNTER_i_98", 0x000d0988},
};
void omap4_regdump_vdma_icont_dma_channel_98(void) {
	pr_info("vdma_icont_dma_channel_98:\n");
	regdump(regdata_vdma_icont_dma_channel_98, ARRAY_SIZE(regdata_vdma_icont_dma_channel_98));
}

const struct reginfo regdata_vdma_icont_dma_channel_99[] = {
	{"VDMA_H_DETERM_127_96_i_99", 0x000d1c7c},
	{"VDMA_H_DETERM_31_0_i_99", 0x000d1c70},
	{"VDMA_H_DETERM_63_32_i_99", 0x000d1c74},
	{"VDMA_H_DETERM_95_64_i_99", 0x000d1c78},
	{"VDMA_L_DETERM_127_96_i_99", 0x000d1c6c},
	{"VDMA_L_DETERM_31_0_i_99", 0x000d1c60},
	{"VDMA_L_DETERM_63_32_i_99", 0x000d1c64},
	{"VDMA_L_DETERM_95_64_i_99", 0x000d1c68},
	{"VDMA_TRIGGER_COUNTER_i_99", 0x000d098c},
};
void omap4_regdump_vdma_icont_dma_channel_99(void) {
	pr_info("vdma_icont_dma_channel_99:\n");
	regdump(regdata_vdma_icont_dma_channel_99, ARRAY_SIZE(regdata_vdma_icont_dma_channel_99));
}

const struct reginfo regdata_vdma_icont_dma_channel_100[] = {
	{"VDMA_H_DETERM_127_96_i_100", 0x000d1c9c},
	{"VDMA_H_DETERM_31_0_i_100", 0x000d1c90},
	{"VDMA_H_DETERM_63_32_i_100", 0x000d1c94},
	{"VDMA_H_DETERM_95_64_i_100", 0x000d1c98},
	{"VDMA_L_DETERM_127_96_i_100", 0x000d1c8c},
	{"VDMA_L_DETERM_31_0_i_100", 0x000d1c80},
	{"VDMA_L_DETERM_63_32_i_100", 0x000d1c84},
	{"VDMA_L_DETERM_95_64_i_100", 0x000d1c88},
	{"VDMA_TRIGGER_COUNTER_i_100", 0x000d0990},
};
void omap4_regdump_vdma_icont_dma_channel_100(void) {
	pr_info("vdma_icont_dma_channel_100:\n");
	regdump(regdata_vdma_icont_dma_channel_100, ARRAY_SIZE(regdata_vdma_icont_dma_channel_100));
}

const struct reginfo regdata_vdma_icont_dma_channel_101[] = {
	{"VDMA_H_DETERM_127_96_i_101", 0x000d1cbc},
	{"VDMA_H_DETERM_31_0_i_101", 0x000d1cb0},
	{"VDMA_H_DETERM_63_32_i_101", 0x000d1cb4},
	{"VDMA_H_DETERM_95_64_i_101", 0x000d1cb8},
	{"VDMA_L_DETERM_127_96_i_101", 0x000d1cac},
	{"VDMA_L_DETERM_31_0_i_101", 0x000d1ca0},
	{"VDMA_L_DETERM_63_32_i_101", 0x000d1ca4},
	{"VDMA_L_DETERM_95_64_i_101", 0x000d1ca8},
	{"VDMA_TRIGGER_COUNTER_i_101", 0x000d0994},
};
void omap4_regdump_vdma_icont_dma_channel_101(void) {
	pr_info("vdma_icont_dma_channel_101:\n");
	regdump(regdata_vdma_icont_dma_channel_101, ARRAY_SIZE(regdata_vdma_icont_dma_channel_101));
}

const struct reginfo regdata_vdma_icont_dma_channel_102[] = {
	{"VDMA_H_DETERM_127_96_i_102", 0x000d1cdc},
	{"VDMA_H_DETERM_31_0_i_102", 0x000d1cd0},
	{"VDMA_H_DETERM_63_32_i_102", 0x000d1cd4},
	{"VDMA_H_DETERM_95_64_i_102", 0x000d1cd8},
	{"VDMA_L_DETERM_127_96_i_102", 0x000d1ccc},
	{"VDMA_L_DETERM_31_0_i_102", 0x000d1cc0},
	{"VDMA_L_DETERM_63_32_i_102", 0x000d1cc4},
	{"VDMA_L_DETERM_95_64_i_102", 0x000d1cc8},
	{"VDMA_TRIGGER_COUNTER_i_102", 0x000d0998},
};
void omap4_regdump_vdma_icont_dma_channel_102(void) {
	pr_info("vdma_icont_dma_channel_102:\n");
	regdump(regdata_vdma_icont_dma_channel_102, ARRAY_SIZE(regdata_vdma_icont_dma_channel_102));
}

const struct reginfo regdata_vdma_icont_dma_channel_103[] = {
	{"VDMA_H_DETERM_127_96_i_103", 0x000d1cfc},
	{"VDMA_H_DETERM_31_0_i_103", 0x000d1cf0},
	{"VDMA_H_DETERM_63_32_i_103", 0x000d1cf4},
	{"VDMA_H_DETERM_95_64_i_103", 0x000d1cf8},
	{"VDMA_L_DETERM_127_96_i_103", 0x000d1cec},
	{"VDMA_L_DETERM_31_0_i_103", 0x000d1ce0},
	{"VDMA_L_DETERM_63_32_i_103", 0x000d1ce4},
	{"VDMA_L_DETERM_95_64_i_103", 0x000d1ce8},
	{"VDMA_TRIGGER_COUNTER_i_103", 0x000d099c},
};
void omap4_regdump_vdma_icont_dma_channel_103(void) {
	pr_info("vdma_icont_dma_channel_103:\n");
	regdump(regdata_vdma_icont_dma_channel_103, ARRAY_SIZE(regdata_vdma_icont_dma_channel_103));
}

const struct reginfo regdata_vdma_icont_dma_channel_104[] = {
	{"VDMA_H_DETERM_127_96_i_104", 0x000d1d1c},
	{"VDMA_H_DETERM_31_0_i_104", 0x000d1d10},
	{"VDMA_H_DETERM_63_32_i_104", 0x000d1d14},
	{"VDMA_H_DETERM_95_64_i_104", 0x000d1d18},
	{"VDMA_L_DETERM_127_96_i_104", 0x000d1d0c},
	{"VDMA_L_DETERM_31_0_i_104", 0x000d1d00},
	{"VDMA_L_DETERM_63_32_i_104", 0x000d1d04},
	{"VDMA_L_DETERM_95_64_i_104", 0x000d1d08},
	{"VDMA_TRIGGER_COUNTER_i_104", 0x000d09a0},
};
void omap4_regdump_vdma_icont_dma_channel_104(void) {
	pr_info("vdma_icont_dma_channel_104:\n");
	regdump(regdata_vdma_icont_dma_channel_104, ARRAY_SIZE(regdata_vdma_icont_dma_channel_104));
}

const struct reginfo regdata_vdma_icont_dma_channel_105[] = {
	{"VDMA_H_DETERM_127_96_i_105", 0x000d1d3c},
	{"VDMA_H_DETERM_31_0_i_105", 0x000d1d30},
	{"VDMA_H_DETERM_63_32_i_105", 0x000d1d34},
	{"VDMA_H_DETERM_95_64_i_105", 0x000d1d38},
	{"VDMA_L_DETERM_127_96_i_105", 0x000d1d2c},
	{"VDMA_L_DETERM_31_0_i_105", 0x000d1d20},
	{"VDMA_L_DETERM_63_32_i_105", 0x000d1d24},
	{"VDMA_L_DETERM_95_64_i_105", 0x000d1d28},
	{"VDMA_TRIGGER_COUNTER_i_105", 0x000d09a4},
};
void omap4_regdump_vdma_icont_dma_channel_105(void) {
	pr_info("vdma_icont_dma_channel_105:\n");
	regdump(regdata_vdma_icont_dma_channel_105, ARRAY_SIZE(regdata_vdma_icont_dma_channel_105));
}

const struct reginfo regdata_vdma_icont_dma_channel_106[] = {
	{"VDMA_H_DETERM_127_96_i_106", 0x000d1d5c},
	{"VDMA_H_DETERM_31_0_i_106", 0x000d1d50},
	{"VDMA_H_DETERM_63_32_i_106", 0x000d1d54},
	{"VDMA_H_DETERM_95_64_i_106", 0x000d1d58},
	{"VDMA_L_DETERM_127_96_i_106", 0x000d1d4c},
	{"VDMA_L_DETERM_31_0_i_106", 0x000d1d40},
	{"VDMA_L_DETERM_63_32_i_106", 0x000d1d44},
	{"VDMA_L_DETERM_95_64_i_106", 0x000d1d48},
	{"VDMA_TRIGGER_COUNTER_i_106", 0x000d09a8},
};
void omap4_regdump_vdma_icont_dma_channel_106(void) {
	pr_info("vdma_icont_dma_channel_106:\n");
	regdump(regdata_vdma_icont_dma_channel_106, ARRAY_SIZE(regdata_vdma_icont_dma_channel_106));
}

const struct reginfo regdata_vdma_icont_dma_channel_107[] = {
	{"VDMA_H_DETERM_127_96_i_107", 0x000d1d7c},
	{"VDMA_H_DETERM_31_0_i_107", 0x000d1d70},
	{"VDMA_H_DETERM_63_32_i_107", 0x000d1d74},
	{"VDMA_H_DETERM_95_64_i_107", 0x000d1d78},
	{"VDMA_L_DETERM_127_96_i_107", 0x000d1d6c},
	{"VDMA_L_DETERM_31_0_i_107", 0x000d1d60},
	{"VDMA_L_DETERM_63_32_i_107", 0x000d1d64},
	{"VDMA_L_DETERM_95_64_i_107", 0x000d1d68},
	{"VDMA_TRIGGER_COUNTER_i_107", 0x000d09ac},
};
void omap4_regdump_vdma_icont_dma_channel_107(void) {
	pr_info("vdma_icont_dma_channel_107:\n");
	regdump(regdata_vdma_icont_dma_channel_107, ARRAY_SIZE(regdata_vdma_icont_dma_channel_107));
}

const struct reginfo regdata_vdma_icont_dma_channel_108[] = {
	{"VDMA_H_DETERM_127_96_i_108", 0x000d1d9c},
	{"VDMA_H_DETERM_31_0_i_108", 0x000d1d90},
	{"VDMA_H_DETERM_63_32_i_108", 0x000d1d94},
	{"VDMA_H_DETERM_95_64_i_108", 0x000d1d98},
	{"VDMA_L_DETERM_127_96_i_108", 0x000d1d8c},
	{"VDMA_L_DETERM_31_0_i_108", 0x000d1d80},
	{"VDMA_L_DETERM_63_32_i_108", 0x000d1d84},
	{"VDMA_L_DETERM_95_64_i_108", 0x000d1d88},
	{"VDMA_TRIGGER_COUNTER_i_108", 0x000d09b0},
};
void omap4_regdump_vdma_icont_dma_channel_108(void) {
	pr_info("vdma_icont_dma_channel_108:\n");
	regdump(regdata_vdma_icont_dma_channel_108, ARRAY_SIZE(regdata_vdma_icont_dma_channel_108));
}

const struct reginfo regdata_vdma_icont_dma_channel_109[] = {
	{"VDMA_H_DETERM_127_96_i_109", 0x000d1dbc},
	{"VDMA_H_DETERM_31_0_i_109", 0x000d1db0},
	{"VDMA_H_DETERM_63_32_i_109", 0x000d1db4},
	{"VDMA_H_DETERM_95_64_i_109", 0x000d1db8},
	{"VDMA_L_DETERM_127_96_i_109", 0x000d1dac},
	{"VDMA_L_DETERM_31_0_i_109", 0x000d1da0},
	{"VDMA_L_DETERM_63_32_i_109", 0x000d1da4},
	{"VDMA_L_DETERM_95_64_i_109", 0x000d1da8},
	{"VDMA_TRIGGER_COUNTER_i_109", 0x000d09b4},
};
void omap4_regdump_vdma_icont_dma_channel_109(void) {
	pr_info("vdma_icont_dma_channel_109:\n");
	regdump(regdata_vdma_icont_dma_channel_109, ARRAY_SIZE(regdata_vdma_icont_dma_channel_109));
}

const struct reginfo regdata_vdma_icont_dma_channel_110[] = {
	{"VDMA_H_DETERM_127_96_i_110", 0x000d1ddc},
	{"VDMA_H_DETERM_31_0_i_110", 0x000d1dd0},
	{"VDMA_H_DETERM_63_32_i_110", 0x000d1dd4},
	{"VDMA_H_DETERM_95_64_i_110", 0x000d1dd8},
	{"VDMA_L_DETERM_127_96_i_110", 0x000d1dcc},
	{"VDMA_L_DETERM_31_0_i_110", 0x000d1dc0},
	{"VDMA_L_DETERM_63_32_i_110", 0x000d1dc4},
	{"VDMA_L_DETERM_95_64_i_110", 0x000d1dc8},
	{"VDMA_TRIGGER_COUNTER_i_110", 0x000d09b8},
};
void omap4_regdump_vdma_icont_dma_channel_110(void) {
	pr_info("vdma_icont_dma_channel_110:\n");
	regdump(regdata_vdma_icont_dma_channel_110, ARRAY_SIZE(regdata_vdma_icont_dma_channel_110));
}

const struct reginfo regdata_vdma_icont_dma_channel_111[] = {
	{"VDMA_H_DETERM_127_96_i_111", 0x000d1dfc},
	{"VDMA_H_DETERM_31_0_i_111", 0x000d1df0},
	{"VDMA_H_DETERM_63_32_i_111", 0x000d1df4},
	{"VDMA_H_DETERM_95_64_i_111", 0x000d1df8},
	{"VDMA_L_DETERM_127_96_i_111", 0x000d1dec},
	{"VDMA_L_DETERM_31_0_i_111", 0x000d1de0},
	{"VDMA_L_DETERM_63_32_i_111", 0x000d1de4},
	{"VDMA_L_DETERM_95_64_i_111", 0x000d1de8},
	{"VDMA_TRIGGER_COUNTER_i_111", 0x000d09bc},
};
void omap4_regdump_vdma_icont_dma_channel_111(void) {
	pr_info("vdma_icont_dma_channel_111:\n");
	regdump(regdata_vdma_icont_dma_channel_111, ARRAY_SIZE(regdata_vdma_icont_dma_channel_111));
}

const struct reginfo regdata_vdma_icont_dma_channel_112[] = {
	{"VDMA_H_DETERM_127_96_i_112", 0x000d1e1c},
	{"VDMA_H_DETERM_31_0_i_112", 0x000d1e10},
	{"VDMA_H_DETERM_63_32_i_112", 0x000d1e14},
	{"VDMA_H_DETERM_95_64_i_112", 0x000d1e18},
	{"VDMA_L_DETERM_127_96_i_112", 0x000d1e0c},
	{"VDMA_L_DETERM_31_0_i_112", 0x000d1e00},
	{"VDMA_L_DETERM_63_32_i_112", 0x000d1e04},
	{"VDMA_L_DETERM_95_64_i_112", 0x000d1e08},
	{"VDMA_TRIGGER_COUNTER_i_112", 0x000d09c0},
};
void omap4_regdump_vdma_icont_dma_channel_112(void) {
	pr_info("vdma_icont_dma_channel_112:\n");
	regdump(regdata_vdma_icont_dma_channel_112, ARRAY_SIZE(regdata_vdma_icont_dma_channel_112));
}

const struct reginfo regdata_vdma_icont_dma_channel_113[] = {
	{"VDMA_H_DETERM_127_96_i_113", 0x000d1e3c},
	{"VDMA_H_DETERM_31_0_i_113", 0x000d1e30},
	{"VDMA_H_DETERM_63_32_i_113", 0x000d1e34},
	{"VDMA_H_DETERM_95_64_i_113", 0x000d1e38},
	{"VDMA_L_DETERM_127_96_i_113", 0x000d1e2c},
	{"VDMA_L_DETERM_31_0_i_113", 0x000d1e20},
	{"VDMA_L_DETERM_63_32_i_113", 0x000d1e24},
	{"VDMA_L_DETERM_95_64_i_113", 0x000d1e28},
	{"VDMA_TRIGGER_COUNTER_i_113", 0x000d09c4},
};
void omap4_regdump_vdma_icont_dma_channel_113(void) {
	pr_info("vdma_icont_dma_channel_113:\n");
	regdump(regdata_vdma_icont_dma_channel_113, ARRAY_SIZE(regdata_vdma_icont_dma_channel_113));
}

const struct reginfo regdata_vdma_icont_dma_channel_114[] = {
	{"VDMA_H_DETERM_127_96_i_114", 0x000d1e5c},
	{"VDMA_H_DETERM_31_0_i_114", 0x000d1e50},
	{"VDMA_H_DETERM_63_32_i_114", 0x000d1e54},
	{"VDMA_H_DETERM_95_64_i_114", 0x000d1e58},
	{"VDMA_L_DETERM_127_96_i_114", 0x000d1e4c},
	{"VDMA_L_DETERM_31_0_i_114", 0x000d1e40},
	{"VDMA_L_DETERM_63_32_i_114", 0x000d1e44},
	{"VDMA_L_DETERM_95_64_i_114", 0x000d1e48},
	{"VDMA_TRIGGER_COUNTER_i_114", 0x000d09c8},
};
void omap4_regdump_vdma_icont_dma_channel_114(void) {
	pr_info("vdma_icont_dma_channel_114:\n");
	regdump(regdata_vdma_icont_dma_channel_114, ARRAY_SIZE(regdata_vdma_icont_dma_channel_114));
}

const struct reginfo regdata_vdma_icont_dma_channel_115[] = {
	{"VDMA_H_DETERM_127_96_i_115", 0x000d1e7c},
	{"VDMA_H_DETERM_31_0_i_115", 0x000d1e70},
	{"VDMA_H_DETERM_63_32_i_115", 0x000d1e74},
	{"VDMA_H_DETERM_95_64_i_115", 0x000d1e78},
	{"VDMA_L_DETERM_127_96_i_115", 0x000d1e6c},
	{"VDMA_L_DETERM_31_0_i_115", 0x000d1e60},
	{"VDMA_L_DETERM_63_32_i_115", 0x000d1e64},
	{"VDMA_L_DETERM_95_64_i_115", 0x000d1e68},
	{"VDMA_TRIGGER_COUNTER_i_115", 0x000d09cc},
};
void omap4_regdump_vdma_icont_dma_channel_115(void) {
	pr_info("vdma_icont_dma_channel_115:\n");
	regdump(regdata_vdma_icont_dma_channel_115, ARRAY_SIZE(regdata_vdma_icont_dma_channel_115));
}

const struct reginfo regdata_vdma_icont_dma_channel_116[] = {
	{"VDMA_H_DETERM_127_96_i_116", 0x000d1e9c},
	{"VDMA_H_DETERM_31_0_i_116", 0x000d1e90},
	{"VDMA_H_DETERM_63_32_i_116", 0x000d1e94},
	{"VDMA_H_DETERM_95_64_i_116", 0x000d1e98},
	{"VDMA_L_DETERM_127_96_i_116", 0x000d1e8c},
	{"VDMA_L_DETERM_31_0_i_116", 0x000d1e80},
	{"VDMA_L_DETERM_63_32_i_116", 0x000d1e84},
	{"VDMA_L_DETERM_95_64_i_116", 0x000d1e88},
	{"VDMA_TRIGGER_COUNTER_i_116", 0x000d09d0},
};
void omap4_regdump_vdma_icont_dma_channel_116(void) {
	pr_info("vdma_icont_dma_channel_116:\n");
	regdump(regdata_vdma_icont_dma_channel_116, ARRAY_SIZE(regdata_vdma_icont_dma_channel_116));
}

const struct reginfo regdata_vdma_icont_dma_channel_117[] = {
	{"VDMA_H_DETERM_127_96_i_117", 0x000d1ebc},
	{"VDMA_H_DETERM_31_0_i_117", 0x000d1eb0},
	{"VDMA_H_DETERM_63_32_i_117", 0x000d1eb4},
	{"VDMA_H_DETERM_95_64_i_117", 0x000d1eb8},
	{"VDMA_L_DETERM_127_96_i_117", 0x000d1eac},
	{"VDMA_L_DETERM_31_0_i_117", 0x000d1ea0},
	{"VDMA_L_DETERM_63_32_i_117", 0x000d1ea4},
	{"VDMA_L_DETERM_95_64_i_117", 0x000d1ea8},
	{"VDMA_TRIGGER_COUNTER_i_117", 0x000d09d4},
};
void omap4_regdump_vdma_icont_dma_channel_117(void) {
	pr_info("vdma_icont_dma_channel_117:\n");
	regdump(regdata_vdma_icont_dma_channel_117, ARRAY_SIZE(regdata_vdma_icont_dma_channel_117));
}

const struct reginfo regdata_vdma_icont_dma_channel_118[] = {
	{"VDMA_H_DETERM_127_96_i_118", 0x000d1edc},
	{"VDMA_H_DETERM_31_0_i_118", 0x000d1ed0},
	{"VDMA_H_DETERM_63_32_i_118", 0x000d1ed4},
	{"VDMA_H_DETERM_95_64_i_118", 0x000d1ed8},
	{"VDMA_L_DETERM_127_96_i_118", 0x000d1ecc},
	{"VDMA_L_DETERM_31_0_i_118", 0x000d1ec0},
	{"VDMA_L_DETERM_63_32_i_118", 0x000d1ec4},
	{"VDMA_L_DETERM_95_64_i_118", 0x000d1ec8},
	{"VDMA_TRIGGER_COUNTER_i_118", 0x000d09d8},
};
void omap4_regdump_vdma_icont_dma_channel_118(void) {
	pr_info("vdma_icont_dma_channel_118:\n");
	regdump(regdata_vdma_icont_dma_channel_118, ARRAY_SIZE(regdata_vdma_icont_dma_channel_118));
}

const struct reginfo regdata_vdma_icont_dma_channel_119[] = {
	{"VDMA_H_DETERM_127_96_i_119", 0x000d1efc},
	{"VDMA_H_DETERM_31_0_i_119", 0x000d1ef0},
	{"VDMA_H_DETERM_63_32_i_119", 0x000d1ef4},
	{"VDMA_H_DETERM_95_64_i_119", 0x000d1ef8},
	{"VDMA_L_DETERM_127_96_i_119", 0x000d1eec},
	{"VDMA_L_DETERM_31_0_i_119", 0x000d1ee0},
	{"VDMA_L_DETERM_63_32_i_119", 0x000d1ee4},
	{"VDMA_L_DETERM_95_64_i_119", 0x000d1ee8},
	{"VDMA_TRIGGER_COUNTER_i_119", 0x000d09dc},
};
void omap4_regdump_vdma_icont_dma_channel_119(void) {
	pr_info("vdma_icont_dma_channel_119:\n");
	regdump(regdata_vdma_icont_dma_channel_119, ARRAY_SIZE(regdata_vdma_icont_dma_channel_119));
}

const struct reginfo regdata_vdma_icont_dma_channel_120[] = {
	{"VDMA_H_DETERM_127_96_i_120", 0x000d1f1c},
	{"VDMA_H_DETERM_31_0_i_120", 0x000d1f10},
	{"VDMA_H_DETERM_63_32_i_120", 0x000d1f14},
	{"VDMA_H_DETERM_95_64_i_120", 0x000d1f18},
	{"VDMA_L_DETERM_127_96_i_120", 0x000d1f0c},
	{"VDMA_L_DETERM_31_0_i_120", 0x000d1f00},
	{"VDMA_L_DETERM_63_32_i_120", 0x000d1f04},
	{"VDMA_L_DETERM_95_64_i_120", 0x000d1f08},
	{"VDMA_TRIGGER_COUNTER_i_120", 0x000d09e0},
};
void omap4_regdump_vdma_icont_dma_channel_120(void) {
	pr_info("vdma_icont_dma_channel_120:\n");
	regdump(regdata_vdma_icont_dma_channel_120, ARRAY_SIZE(regdata_vdma_icont_dma_channel_120));
}

const struct reginfo regdata_vdma_icont_dma_channel_121[] = {
	{"VDMA_H_DETERM_127_96_i_121", 0x000d1f3c},
	{"VDMA_H_DETERM_31_0_i_121", 0x000d1f30},
	{"VDMA_H_DETERM_63_32_i_121", 0x000d1f34},
	{"VDMA_H_DETERM_95_64_i_121", 0x000d1f38},
	{"VDMA_L_DETERM_127_96_i_121", 0x000d1f2c},
	{"VDMA_L_DETERM_31_0_i_121", 0x000d1f20},
	{"VDMA_L_DETERM_63_32_i_121", 0x000d1f24},
	{"VDMA_L_DETERM_95_64_i_121", 0x000d1f28},
	{"VDMA_TRIGGER_COUNTER_i_121", 0x000d09e4},
};
void omap4_regdump_vdma_icont_dma_channel_121(void) {
	pr_info("vdma_icont_dma_channel_121:\n");
	regdump(regdata_vdma_icont_dma_channel_121, ARRAY_SIZE(regdata_vdma_icont_dma_channel_121));
}

const struct reginfo regdata_vdma_icont_dma_channel_122[] = {
	{"VDMA_H_DETERM_127_96_i_122", 0x000d1f5c},
	{"VDMA_H_DETERM_31_0_i_122", 0x000d1f50},
	{"VDMA_H_DETERM_63_32_i_122", 0x000d1f54},
	{"VDMA_H_DETERM_95_64_i_122", 0x000d1f58},
	{"VDMA_L_DETERM_127_96_i_122", 0x000d1f4c},
	{"VDMA_L_DETERM_31_0_i_122", 0x000d1f40},
	{"VDMA_L_DETERM_63_32_i_122", 0x000d1f44},
	{"VDMA_L_DETERM_95_64_i_122", 0x000d1f48},
	{"VDMA_TRIGGER_COUNTER_i_122", 0x000d09e8},
};
void omap4_regdump_vdma_icont_dma_channel_122(void) {
	pr_info("vdma_icont_dma_channel_122:\n");
	regdump(regdata_vdma_icont_dma_channel_122, ARRAY_SIZE(regdata_vdma_icont_dma_channel_122));
}

const struct reginfo regdata_vdma_icont_dma_channel_123[] = {
	{"VDMA_H_DETERM_127_96_i_123", 0x000d1f7c},
	{"VDMA_H_DETERM_31_0_i_123", 0x000d1f70},
	{"VDMA_H_DETERM_63_32_i_123", 0x000d1f74},
	{"VDMA_H_DETERM_95_64_i_123", 0x000d1f78},
	{"VDMA_L_DETERM_127_96_i_123", 0x000d1f6c},
	{"VDMA_L_DETERM_31_0_i_123", 0x000d1f60},
	{"VDMA_L_DETERM_63_32_i_123", 0x000d1f64},
	{"VDMA_L_DETERM_95_64_i_123", 0x000d1f68},
	{"VDMA_TRIGGER_COUNTER_i_123", 0x000d09ec},
};
void omap4_regdump_vdma_icont_dma_channel_123(void) {
	pr_info("vdma_icont_dma_channel_123:\n");
	regdump(regdata_vdma_icont_dma_channel_123, ARRAY_SIZE(regdata_vdma_icont_dma_channel_123));
}

const struct reginfo regdata_vdma_icont_dma_channel_124[] = {
	{"VDMA_H_DETERM_127_96_i_124", 0x000d1f9c},
	{"VDMA_H_DETERM_31_0_i_124", 0x000d1f90},
	{"VDMA_H_DETERM_63_32_i_124", 0x000d1f94},
	{"VDMA_H_DETERM_95_64_i_124", 0x000d1f98},
	{"VDMA_L_DETERM_127_96_i_124", 0x000d1f8c},
	{"VDMA_L_DETERM_31_0_i_124", 0x000d1f80},
	{"VDMA_L_DETERM_63_32_i_124", 0x000d1f84},
	{"VDMA_L_DETERM_95_64_i_124", 0x000d1f88},
	{"VDMA_TRIGGER_COUNTER_i_124", 0x000d09f0},
};
void omap4_regdump_vdma_icont_dma_channel_124(void) {
	pr_info("vdma_icont_dma_channel_124:\n");
	regdump(regdata_vdma_icont_dma_channel_124, ARRAY_SIZE(regdata_vdma_icont_dma_channel_124));
}

const struct reginfo regdata_vdma_icont_dma_channel_125[] = {
	{"VDMA_H_DETERM_127_96_i_125", 0x000d1fbc},
	{"VDMA_H_DETERM_31_0_i_125", 0x000d1fb0},
	{"VDMA_H_DETERM_63_32_i_125", 0x000d1fb4},
	{"VDMA_H_DETERM_95_64_i_125", 0x000d1fb8},
	{"VDMA_L_DETERM_127_96_i_125", 0x000d1fac},
	{"VDMA_L_DETERM_31_0_i_125", 0x000d1fa0},
	{"VDMA_L_DETERM_63_32_i_125", 0x000d1fa4},
	{"VDMA_L_DETERM_95_64_i_125", 0x000d1fa8},
	{"VDMA_TRIGGER_COUNTER_i_125", 0x000d09f4},
};
void omap4_regdump_vdma_icont_dma_channel_125(void) {
	pr_info("vdma_icont_dma_channel_125:\n");
	regdump(regdata_vdma_icont_dma_channel_125, ARRAY_SIZE(regdata_vdma_icont_dma_channel_125));
}

const struct reginfo regdata_vdma_icont_dma_channel_126[] = {
	{"VDMA_H_DETERM_127_96_i_126", 0x000d1fdc},
	{"VDMA_H_DETERM_31_0_i_126", 0x000d1fd0},
	{"VDMA_H_DETERM_63_32_i_126", 0x000d1fd4},
	{"VDMA_H_DETERM_95_64_i_126", 0x000d1fd8},
	{"VDMA_L_DETERM_127_96_i_126", 0x000d1fcc},
	{"VDMA_L_DETERM_31_0_i_126", 0x000d1fc0},
	{"VDMA_L_DETERM_63_32_i_126", 0x000d1fc4},
	{"VDMA_L_DETERM_95_64_i_126", 0x000d1fc8},
	{"VDMA_TRIGGER_COUNTER_i_126", 0x000d09f8},
};
void omap4_regdump_vdma_icont_dma_channel_126(void) {
	pr_info("vdma_icont_dma_channel_126:\n");
	regdump(regdata_vdma_icont_dma_channel_126, ARRAY_SIZE(regdata_vdma_icont_dma_channel_126));
}

const struct reginfo regdata_vdma_icont_dma_channel_127[] = {
	{"VDMA_H_DETERM_127_96_i_127", 0x000d1ffc},
	{"VDMA_H_DETERM_31_0_i_127", 0x000d1ff0},
	{"VDMA_H_DETERM_63_32_i_127", 0x000d1ff4},
	{"VDMA_H_DETERM_95_64_i_127", 0x000d1ff8},
	{"VDMA_L_DETERM_127_96_i_127", 0x000d1fec},
	{"VDMA_L_DETERM_31_0_i_127", 0x000d1fe0},
	{"VDMA_L_DETERM_63_32_i_127", 0x000d1fe4},
	{"VDMA_L_DETERM_95_64_i_127", 0x000d1fe8},
	{"VDMA_TRIGGER_COUNTER_i_127", 0x000d09fc},
};
void omap4_regdump_vdma_icont_dma_channel_127(void) {
	pr_info("vdma_icont_dma_channel_127:\n");
	regdump(regdata_vdma_icont_dma_channel_127, ARRAY_SIZE(regdata_vdma_icont_dma_channel_127));
}

const struct reginfo regdata_vdma_dsp[] = {
	{"VDMA_REVISION", 0x01e50000},
	{"VDMA_SYSCONFIG", 0x01e50010},
	{"VDMA_IRQSTATUS_RAW_0", 0x01e50024},
	{"VDMA_IRQSTATUS_0", 0x01e50028},
	{"VDMA_IRQENABLE_SET_0", 0x01e5002c},
	{"VDMA_IRQENABLE_CLR_0", 0x01e50030},
	{"VDMA_IRQSTATUS_RAW_1", 0x01e50034},
	{"VDMA_IRQSTATUS_1", 0x01e50038},
	{"VDMA_IRQENABLE_SET_1", 0x01e5003c},
	{"VDMA_IRQENABLE_CLR_1", 0x01e50040},
	{"VDMA_IRQSTATUS_RAW_2", 0x01e50044},
	{"VDMA_IRQSTATUS_2", 0x01e50048},
	{"VDMA_IRQENABLE_SET_2", 0x01e5004c},
	{"VDMA_IRQENABLE_CLR_2", 0x01e50050},
	{"VDMA_SYNCHR_LIST_LEVEL", 0x01e50054},
	{"VDMA_ASYNCHR_LIST_LEVEL", 0x01e50058},
	{"VDMA_NON_DETERM_FIFO_LEVEL", 0x01e5005c},
	{"VDMA_TBA", 0x01e50060},
	{"VDMA_CONTEXT_STATUS", 0x01e50064},
	{"VDMA_GROUP_TRIGGER", 0x01e50068},
	{"VDMA_MAX_CONTEXT_SYNCHR", 0x01e5006c},
	{"VDMA_MAX_CONTEXT_ASYNCHR", 0x01e50070},
	{"VDMA_IRQ_NEOG", 0x01e50074},
};
void omap4_regdump_vdma_dsp(void) {
	pr_info("vdma_dsp:\n");
	regdump(regdata_vdma_dsp, ARRAY_SIZE(regdata_vdma_dsp));
	omap4_regdump_vdma_dsp_dma_channel_0();
	omap4_regdump_vdma_dsp_dma_channel_1();
	omap4_regdump_vdma_dsp_dma_channel_2();
	omap4_regdump_vdma_dsp_dma_channel_3();
	omap4_regdump_vdma_dsp_dma_channel_4();
	omap4_regdump_vdma_dsp_dma_channel_5();
	omap4_regdump_vdma_dsp_dma_channel_6();
	omap4_regdump_vdma_dsp_dma_channel_7();
	omap4_regdump_vdma_dsp_dma_channel_8();
	omap4_regdump_vdma_dsp_dma_channel_9();
	omap4_regdump_vdma_dsp_dma_channel_10();
	omap4_regdump_vdma_dsp_dma_channel_11();
	omap4_regdump_vdma_dsp_dma_channel_12();
	omap4_regdump_vdma_dsp_dma_channel_13();
	omap4_regdump_vdma_dsp_dma_channel_14();
	omap4_regdump_vdma_dsp_dma_channel_15();
	omap4_regdump_vdma_dsp_dma_channel_16();
	omap4_regdump_vdma_dsp_dma_channel_17();
	omap4_regdump_vdma_dsp_dma_channel_18();
	omap4_regdump_vdma_dsp_dma_channel_19();
	omap4_regdump_vdma_dsp_dma_channel_20();
	omap4_regdump_vdma_dsp_dma_channel_21();
	omap4_regdump_vdma_dsp_dma_channel_22();
	omap4_regdump_vdma_dsp_dma_channel_23();
	omap4_regdump_vdma_dsp_dma_channel_24();
	omap4_regdump_vdma_dsp_dma_channel_25();
	omap4_regdump_vdma_dsp_dma_channel_26();
	omap4_regdump_vdma_dsp_dma_channel_27();
	omap4_regdump_vdma_dsp_dma_channel_28();
	omap4_regdump_vdma_dsp_dma_channel_29();
	omap4_regdump_vdma_dsp_dma_channel_30();
	omap4_regdump_vdma_dsp_dma_channel_31();
	omap4_regdump_vdma_dsp_dma_channel_32();
	omap4_regdump_vdma_dsp_dma_channel_33();
	omap4_regdump_vdma_dsp_dma_channel_34();
	omap4_regdump_vdma_dsp_dma_channel_35();
	omap4_regdump_vdma_dsp_dma_channel_36();
	omap4_regdump_vdma_dsp_dma_channel_37();
	omap4_regdump_vdma_dsp_dma_channel_38();
	omap4_regdump_vdma_dsp_dma_channel_39();
	omap4_regdump_vdma_dsp_dma_channel_40();
	omap4_regdump_vdma_dsp_dma_channel_41();
	omap4_regdump_vdma_dsp_dma_channel_42();
	omap4_regdump_vdma_dsp_dma_channel_43();
	omap4_regdump_vdma_dsp_dma_channel_44();
	omap4_regdump_vdma_dsp_dma_channel_45();
	omap4_regdump_vdma_dsp_dma_channel_46();
	omap4_regdump_vdma_dsp_dma_channel_47();
	omap4_regdump_vdma_dsp_dma_channel_48();
	omap4_regdump_vdma_dsp_dma_channel_49();
	omap4_regdump_vdma_dsp_dma_channel_50();
	omap4_regdump_vdma_dsp_dma_channel_51();
	omap4_regdump_vdma_dsp_dma_channel_52();
	omap4_regdump_vdma_dsp_dma_channel_53();
	omap4_regdump_vdma_dsp_dma_channel_54();
	omap4_regdump_vdma_dsp_dma_channel_55();
	omap4_regdump_vdma_dsp_dma_channel_56();
	omap4_regdump_vdma_dsp_dma_channel_57();
	omap4_regdump_vdma_dsp_dma_channel_58();
	omap4_regdump_vdma_dsp_dma_channel_59();
	omap4_regdump_vdma_dsp_dma_channel_60();
	omap4_regdump_vdma_dsp_dma_channel_61();
	omap4_regdump_vdma_dsp_dma_channel_62();
	omap4_regdump_vdma_dsp_dma_channel_63();
	omap4_regdump_vdma_dsp_dma_channel_64();
	omap4_regdump_vdma_dsp_dma_channel_65();
	omap4_regdump_vdma_dsp_dma_channel_66();
	omap4_regdump_vdma_dsp_dma_channel_67();
	omap4_regdump_vdma_dsp_dma_channel_68();
	omap4_regdump_vdma_dsp_dma_channel_69();
	omap4_regdump_vdma_dsp_dma_channel_70();
	omap4_regdump_vdma_dsp_dma_channel_71();
	omap4_regdump_vdma_dsp_dma_channel_72();
	omap4_regdump_vdma_dsp_dma_channel_73();
	omap4_regdump_vdma_dsp_dma_channel_74();
	omap4_regdump_vdma_dsp_dma_channel_75();
	omap4_regdump_vdma_dsp_dma_channel_76();
	omap4_regdump_vdma_dsp_dma_channel_77();
	omap4_regdump_vdma_dsp_dma_channel_78();
	omap4_regdump_vdma_dsp_dma_channel_79();
	omap4_regdump_vdma_dsp_dma_channel_80();
	omap4_regdump_vdma_dsp_dma_channel_81();
	omap4_regdump_vdma_dsp_dma_channel_82();
	omap4_regdump_vdma_dsp_dma_channel_83();
	omap4_regdump_vdma_dsp_dma_channel_84();
	omap4_regdump_vdma_dsp_dma_channel_85();
	omap4_regdump_vdma_dsp_dma_channel_86();
	omap4_regdump_vdma_dsp_dma_channel_87();
	omap4_regdump_vdma_dsp_dma_channel_88();
	omap4_regdump_vdma_dsp_dma_channel_89();
	omap4_regdump_vdma_dsp_dma_channel_90();
	omap4_regdump_vdma_dsp_dma_channel_91();
	omap4_regdump_vdma_dsp_dma_channel_92();
	omap4_regdump_vdma_dsp_dma_channel_93();
	omap4_regdump_vdma_dsp_dma_channel_94();
	omap4_regdump_vdma_dsp_dma_channel_95();
	omap4_regdump_vdma_dsp_dma_channel_96();
	omap4_regdump_vdma_dsp_dma_channel_97();
	omap4_regdump_vdma_dsp_dma_channel_98();
	omap4_regdump_vdma_dsp_dma_channel_99();
	omap4_regdump_vdma_dsp_dma_channel_100();
	omap4_regdump_vdma_dsp_dma_channel_101();
	omap4_regdump_vdma_dsp_dma_channel_102();
	omap4_regdump_vdma_dsp_dma_channel_103();
	omap4_regdump_vdma_dsp_dma_channel_104();
	omap4_regdump_vdma_dsp_dma_channel_105();
	omap4_regdump_vdma_dsp_dma_channel_106();
	omap4_regdump_vdma_dsp_dma_channel_107();
	omap4_regdump_vdma_dsp_dma_channel_108();
	omap4_regdump_vdma_dsp_dma_channel_109();
	omap4_regdump_vdma_dsp_dma_channel_110();
	omap4_regdump_vdma_dsp_dma_channel_111();
	omap4_regdump_vdma_dsp_dma_channel_112();
	omap4_regdump_vdma_dsp_dma_channel_113();
	omap4_regdump_vdma_dsp_dma_channel_114();
	omap4_regdump_vdma_dsp_dma_channel_115();
	omap4_regdump_vdma_dsp_dma_channel_116();
	omap4_regdump_vdma_dsp_dma_channel_117();
	omap4_regdump_vdma_dsp_dma_channel_118();
	omap4_regdump_vdma_dsp_dma_channel_119();
	omap4_regdump_vdma_dsp_dma_channel_120();
	omap4_regdump_vdma_dsp_dma_channel_121();
	omap4_regdump_vdma_dsp_dma_channel_122();
	omap4_regdump_vdma_dsp_dma_channel_123();
	omap4_regdump_vdma_dsp_dma_channel_124();
	omap4_regdump_vdma_dsp_dma_channel_125();
	omap4_regdump_vdma_dsp_dma_channel_126();
	omap4_regdump_vdma_dsp_dma_channel_127();
}

const struct reginfo regdata_vdma_dsp_dma_channel_0[] = {
	{"VDMA_GROUP_DEFINITION_j_0", 0x01e500f8},
	{"VDMA_GROUP_STATUS_j_0", 0x01e50078},
	{"VDMA_H_DETERM_127_96_i_0", 0x01e5101c},
	{"VDMA_H_DETERM_31_0_i_0", 0x01e51010},
	{"VDMA_H_DETERM_63_32_i_0", 0x01e51014},
	{"VDMA_H_DETERM_95_64_i_0", 0x01e51018},
	{"VDMA_L_DETERM_127_96_i_0", 0x01e5100c},
	{"VDMA_L_DETERM_31_0_i_0", 0x01e51000},
	{"VDMA_L_DETERM_63_32_i_0", 0x01e51004},
	{"VDMA_L_DETERM_95_64_i_0", 0x01e51008},
	{"VDMA_NON_DETERM_k_0", 0x01e50178},
	{"VDMA_TRIGGER_COUNTER_i_0", 0x01e50800},
};
void omap4_regdump_vdma_dsp_dma_channel_0(void) {
	pr_info("vdma_dsp_dma_channel_0:\n");
	regdump(regdata_vdma_dsp_dma_channel_0, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_0));
}

const struct reginfo regdata_vdma_dsp_dma_channel_1[] = {
	{"VDMA_GROUP_DEFINITION_j_1", 0x01e500fc},
	{"VDMA_GROUP_STATUS_j_1", 0x01e5007c},
	{"VDMA_H_DETERM_127_96_i_1", 0x01e5103c},
	{"VDMA_H_DETERM_31_0_i_1", 0x01e51030},
	{"VDMA_H_DETERM_63_32_i_1", 0x01e51034},
	{"VDMA_H_DETERM_95_64_i_1", 0x01e51038},
	{"VDMA_L_DETERM_127_96_i_1", 0x01e5102c},
	{"VDMA_L_DETERM_31_0_i_1", 0x01e51020},
	{"VDMA_L_DETERM_63_32_i_1", 0x01e51024},
	{"VDMA_L_DETERM_95_64_i_1", 0x01e51028},
	{"VDMA_NON_DETERM_k_1", 0x01e5017c},
	{"VDMA_TRIGGER_COUNTER_i_1", 0x01e50804},
};
void omap4_regdump_vdma_dsp_dma_channel_1(void) {
	pr_info("vdma_dsp_dma_channel_1:\n");
	regdump(regdata_vdma_dsp_dma_channel_1, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_1));
}

const struct reginfo regdata_vdma_dsp_dma_channel_2[] = {
	{"VDMA_GROUP_DEFINITION_j_2", 0x01e50100},
	{"VDMA_GROUP_STATUS_j_2", 0x01e50080},
	{"VDMA_H_DETERM_127_96_i_2", 0x01e5105c},
	{"VDMA_H_DETERM_31_0_i_2", 0x01e51050},
	{"VDMA_H_DETERM_63_32_i_2", 0x01e51054},
	{"VDMA_H_DETERM_95_64_i_2", 0x01e51058},
	{"VDMA_L_DETERM_127_96_i_2", 0x01e5104c},
	{"VDMA_L_DETERM_31_0_i_2", 0x01e51040},
	{"VDMA_L_DETERM_63_32_i_2", 0x01e51044},
	{"VDMA_L_DETERM_95_64_i_2", 0x01e51048},
	{"VDMA_NON_DETERM_k_2", 0x01e50180},
	{"VDMA_TRIGGER_COUNTER_i_2", 0x01e50808},
};
void omap4_regdump_vdma_dsp_dma_channel_2(void) {
	pr_info("vdma_dsp_dma_channel_2:\n");
	regdump(regdata_vdma_dsp_dma_channel_2, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_2));
}

const struct reginfo regdata_vdma_dsp_dma_channel_3[] = {
	{"VDMA_GROUP_DEFINITION_j_3", 0x01e50104},
	{"VDMA_GROUP_STATUS_j_3", 0x01e50084},
	{"VDMA_H_DETERM_127_96_i_3", 0x01e5107c},
	{"VDMA_H_DETERM_31_0_i_3", 0x01e51070},
	{"VDMA_H_DETERM_63_32_i_3", 0x01e51074},
	{"VDMA_H_DETERM_95_64_i_3", 0x01e51078},
	{"VDMA_L_DETERM_127_96_i_3", 0x01e5106c},
	{"VDMA_L_DETERM_31_0_i_3", 0x01e51060},
	{"VDMA_L_DETERM_63_32_i_3", 0x01e51064},
	{"VDMA_L_DETERM_95_64_i_3", 0x01e51068},
	{"VDMA_NON_DETERM_k_3", 0x01e50184},
	{"VDMA_TRIGGER_COUNTER_i_3", 0x01e5080c},
};
void omap4_regdump_vdma_dsp_dma_channel_3(void) {
	pr_info("vdma_dsp_dma_channel_3:\n");
	regdump(regdata_vdma_dsp_dma_channel_3, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_3));
}

const struct reginfo regdata_vdma_dsp_dma_channel_4[] = {
	{"VDMA_GROUP_DEFINITION_j_4", 0x01e50108},
	{"VDMA_GROUP_STATUS_j_4", 0x01e50088},
	{"VDMA_H_DETERM_127_96_i_4", 0x01e5109c},
	{"VDMA_H_DETERM_31_0_i_4", 0x01e51090},
	{"VDMA_H_DETERM_63_32_i_4", 0x01e51094},
	{"VDMA_H_DETERM_95_64_i_4", 0x01e51098},
	{"VDMA_L_DETERM_127_96_i_4", 0x01e5108c},
	{"VDMA_L_DETERM_31_0_i_4", 0x01e51080},
	{"VDMA_L_DETERM_63_32_i_4", 0x01e51084},
	{"VDMA_L_DETERM_95_64_i_4", 0x01e51088},
	{"VDMA_TRIGGER_COUNTER_i_4", 0x01e50810},
};
void omap4_regdump_vdma_dsp_dma_channel_4(void) {
	pr_info("vdma_dsp_dma_channel_4:\n");
	regdump(regdata_vdma_dsp_dma_channel_4, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_4));
}

const struct reginfo regdata_vdma_dsp_dma_channel_5[] = {
	{"VDMA_GROUP_DEFINITION_j_5", 0x01e5010c},
	{"VDMA_GROUP_STATUS_j_5", 0x01e5008c},
	{"VDMA_H_DETERM_127_96_i_5", 0x01e510bc},
	{"VDMA_H_DETERM_31_0_i_5", 0x01e510b0},
	{"VDMA_H_DETERM_63_32_i_5", 0x01e510b4},
	{"VDMA_H_DETERM_95_64_i_5", 0x01e510b8},
	{"VDMA_L_DETERM_127_96_i_5", 0x01e510ac},
	{"VDMA_L_DETERM_31_0_i_5", 0x01e510a0},
	{"VDMA_L_DETERM_63_32_i_5", 0x01e510a4},
	{"VDMA_L_DETERM_95_64_i_5", 0x01e510a8},
	{"VDMA_TRIGGER_COUNTER_i_5", 0x01e50814},
};
void omap4_regdump_vdma_dsp_dma_channel_5(void) {
	pr_info("vdma_dsp_dma_channel_5:\n");
	regdump(regdata_vdma_dsp_dma_channel_5, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_5));
}

const struct reginfo regdata_vdma_dsp_dma_channel_6[] = {
	{"VDMA_GROUP_DEFINITION_j_6", 0x01e50110},
	{"VDMA_GROUP_STATUS_j_6", 0x01e50090},
	{"VDMA_H_DETERM_127_96_i_6", 0x01e510dc},
	{"VDMA_H_DETERM_31_0_i_6", 0x01e510d0},
	{"VDMA_H_DETERM_63_32_i_6", 0x01e510d4},
	{"VDMA_H_DETERM_95_64_i_6", 0x01e510d8},
	{"VDMA_L_DETERM_127_96_i_6", 0x01e510cc},
	{"VDMA_L_DETERM_31_0_i_6", 0x01e510c0},
	{"VDMA_L_DETERM_63_32_i_6", 0x01e510c4},
	{"VDMA_L_DETERM_95_64_i_6", 0x01e510c8},
	{"VDMA_TRIGGER_COUNTER_i_6", 0x01e50818},
};
void omap4_regdump_vdma_dsp_dma_channel_6(void) {
	pr_info("vdma_dsp_dma_channel_6:\n");
	regdump(regdata_vdma_dsp_dma_channel_6, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_6));
}

const struct reginfo regdata_vdma_dsp_dma_channel_7[] = {
	{"VDMA_GROUP_DEFINITION_j_7", 0x01e50114},
	{"VDMA_GROUP_STATUS_j_7", 0x01e50094},
	{"VDMA_H_DETERM_127_96_i_7", 0x01e510fc},
	{"VDMA_H_DETERM_31_0_i_7", 0x01e510f0},
	{"VDMA_H_DETERM_63_32_i_7", 0x01e510f4},
	{"VDMA_H_DETERM_95_64_i_7", 0x01e510f8},
	{"VDMA_L_DETERM_127_96_i_7", 0x01e510ec},
	{"VDMA_L_DETERM_31_0_i_7", 0x01e510e0},
	{"VDMA_L_DETERM_63_32_i_7", 0x01e510e4},
	{"VDMA_L_DETERM_95_64_i_7", 0x01e510e8},
	{"VDMA_TRIGGER_COUNTER_i_7", 0x01e5081c},
};
void omap4_regdump_vdma_dsp_dma_channel_7(void) {
	pr_info("vdma_dsp_dma_channel_7:\n");
	regdump(regdata_vdma_dsp_dma_channel_7, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_7));
}

const struct reginfo regdata_vdma_dsp_dma_channel_8[] = {
	{"VDMA_GROUP_DEFINITION_j_8", 0x01e50118},
	{"VDMA_GROUP_STATUS_j_8", 0x01e50098},
	{"VDMA_H_DETERM_127_96_i_8", 0x01e5111c},
	{"VDMA_H_DETERM_31_0_i_8", 0x01e51110},
	{"VDMA_H_DETERM_63_32_i_8", 0x01e51114},
	{"VDMA_H_DETERM_95_64_i_8", 0x01e51118},
	{"VDMA_L_DETERM_127_96_i_8", 0x01e5110c},
	{"VDMA_L_DETERM_31_0_i_8", 0x01e51100},
	{"VDMA_L_DETERM_63_32_i_8", 0x01e51104},
	{"VDMA_L_DETERM_95_64_i_8", 0x01e51108},
	{"VDMA_TRIGGER_COUNTER_i_8", 0x01e50820},
};
void omap4_regdump_vdma_dsp_dma_channel_8(void) {
	pr_info("vdma_dsp_dma_channel_8:\n");
	regdump(regdata_vdma_dsp_dma_channel_8, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_8));
}

const struct reginfo regdata_vdma_dsp_dma_channel_9[] = {
	{"VDMA_GROUP_DEFINITION_j_9", 0x01e5011c},
	{"VDMA_GROUP_STATUS_j_9", 0x01e5009c},
	{"VDMA_H_DETERM_127_96_i_9", 0x01e5113c},
	{"VDMA_H_DETERM_31_0_i_9", 0x01e51130},
	{"VDMA_H_DETERM_63_32_i_9", 0x01e51134},
	{"VDMA_H_DETERM_95_64_i_9", 0x01e51138},
	{"VDMA_L_DETERM_127_96_i_9", 0x01e5112c},
	{"VDMA_L_DETERM_31_0_i_9", 0x01e51120},
	{"VDMA_L_DETERM_63_32_i_9", 0x01e51124},
	{"VDMA_L_DETERM_95_64_i_9", 0x01e51128},
	{"VDMA_TRIGGER_COUNTER_i_9", 0x01e50824},
};
void omap4_regdump_vdma_dsp_dma_channel_9(void) {
	pr_info("vdma_dsp_dma_channel_9:\n");
	regdump(regdata_vdma_dsp_dma_channel_9, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_9));
}

const struct reginfo regdata_vdma_dsp_dma_channel_10[] = {
	{"VDMA_GROUP_DEFINITION_j_10", 0x01e50120},
	{"VDMA_GROUP_STATUS_j_10", 0x01e500a0},
	{"VDMA_H_DETERM_127_96_i_10", 0x01e5115c},
	{"VDMA_H_DETERM_31_0_i_10", 0x01e51150},
	{"VDMA_H_DETERM_63_32_i_10", 0x01e51154},
	{"VDMA_H_DETERM_95_64_i_10", 0x01e51158},
	{"VDMA_L_DETERM_127_96_i_10", 0x01e5114c},
	{"VDMA_L_DETERM_31_0_i_10", 0x01e51140},
	{"VDMA_L_DETERM_63_32_i_10", 0x01e51144},
	{"VDMA_L_DETERM_95_64_i_10", 0x01e51148},
	{"VDMA_TRIGGER_COUNTER_i_10", 0x01e50828},
};
void omap4_regdump_vdma_dsp_dma_channel_10(void) {
	pr_info("vdma_dsp_dma_channel_10:\n");
	regdump(regdata_vdma_dsp_dma_channel_10, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_10));
}

const struct reginfo regdata_vdma_dsp_dma_channel_11[] = {
	{"VDMA_GROUP_DEFINITION_j_11", 0x01e50124},
	{"VDMA_GROUP_STATUS_j_11", 0x01e500a4},
	{"VDMA_H_DETERM_127_96_i_11", 0x01e5117c},
	{"VDMA_H_DETERM_31_0_i_11", 0x01e51170},
	{"VDMA_H_DETERM_63_32_i_11", 0x01e51174},
	{"VDMA_H_DETERM_95_64_i_11", 0x01e51178},
	{"VDMA_L_DETERM_127_96_i_11", 0x01e5116c},
	{"VDMA_L_DETERM_31_0_i_11", 0x01e51160},
	{"VDMA_L_DETERM_63_32_i_11", 0x01e51164},
	{"VDMA_L_DETERM_95_64_i_11", 0x01e51168},
	{"VDMA_TRIGGER_COUNTER_i_11", 0x01e5082c},
};
void omap4_regdump_vdma_dsp_dma_channel_11(void) {
	pr_info("vdma_dsp_dma_channel_11:\n");
	regdump(regdata_vdma_dsp_dma_channel_11, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_11));
}

const struct reginfo regdata_vdma_dsp_dma_channel_12[] = {
	{"VDMA_GROUP_DEFINITION_j_12", 0x01e50128},
	{"VDMA_GROUP_STATUS_j_12", 0x01e500a8},
	{"VDMA_H_DETERM_127_96_i_12", 0x01e5119c},
	{"VDMA_H_DETERM_31_0_i_12", 0x01e51190},
	{"VDMA_H_DETERM_63_32_i_12", 0x01e51194},
	{"VDMA_H_DETERM_95_64_i_12", 0x01e51198},
	{"VDMA_L_DETERM_127_96_i_12", 0x01e5118c},
	{"VDMA_L_DETERM_31_0_i_12", 0x01e51180},
	{"VDMA_L_DETERM_63_32_i_12", 0x01e51184},
	{"VDMA_L_DETERM_95_64_i_12", 0x01e51188},
	{"VDMA_TRIGGER_COUNTER_i_12", 0x01e50830},
};
void omap4_regdump_vdma_dsp_dma_channel_12(void) {
	pr_info("vdma_dsp_dma_channel_12:\n");
	regdump(regdata_vdma_dsp_dma_channel_12, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_12));
}

const struct reginfo regdata_vdma_dsp_dma_channel_13[] = {
	{"VDMA_GROUP_DEFINITION_j_13", 0x01e5012c},
	{"VDMA_GROUP_STATUS_j_13", 0x01e500ac},
	{"VDMA_H_DETERM_127_96_i_13", 0x01e511bc},
	{"VDMA_H_DETERM_31_0_i_13", 0x01e511b0},
	{"VDMA_H_DETERM_63_32_i_13", 0x01e511b4},
	{"VDMA_H_DETERM_95_64_i_13", 0x01e511b8},
	{"VDMA_L_DETERM_127_96_i_13", 0x01e511ac},
	{"VDMA_L_DETERM_31_0_i_13", 0x01e511a0},
	{"VDMA_L_DETERM_63_32_i_13", 0x01e511a4},
	{"VDMA_L_DETERM_95_64_i_13", 0x01e511a8},
	{"VDMA_TRIGGER_COUNTER_i_13", 0x01e50834},
};
void omap4_regdump_vdma_dsp_dma_channel_13(void) {
	pr_info("vdma_dsp_dma_channel_13:\n");
	regdump(regdata_vdma_dsp_dma_channel_13, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_13));
}

const struct reginfo regdata_vdma_dsp_dma_channel_14[] = {
	{"VDMA_GROUP_DEFINITION_j_14", 0x01e50130},
	{"VDMA_GROUP_STATUS_j_14", 0x01e500b0},
	{"VDMA_H_DETERM_127_96_i_14", 0x01e511dc},
	{"VDMA_H_DETERM_31_0_i_14", 0x01e511d0},
	{"VDMA_H_DETERM_63_32_i_14", 0x01e511d4},
	{"VDMA_H_DETERM_95_64_i_14", 0x01e511d8},
	{"VDMA_L_DETERM_127_96_i_14", 0x01e511cc},
	{"VDMA_L_DETERM_31_0_i_14", 0x01e511c0},
	{"VDMA_L_DETERM_63_32_i_14", 0x01e511c4},
	{"VDMA_L_DETERM_95_64_i_14", 0x01e511c8},
	{"VDMA_TRIGGER_COUNTER_i_14", 0x01e50838},
};
void omap4_regdump_vdma_dsp_dma_channel_14(void) {
	pr_info("vdma_dsp_dma_channel_14:\n");
	regdump(regdata_vdma_dsp_dma_channel_14, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_14));
}

const struct reginfo regdata_vdma_dsp_dma_channel_15[] = {
	{"VDMA_GROUP_DEFINITION_j_15", 0x01e50134},
	{"VDMA_GROUP_STATUS_j_15", 0x01e500b4},
	{"VDMA_H_DETERM_127_96_i_15", 0x01e511fc},
	{"VDMA_H_DETERM_31_0_i_15", 0x01e511f0},
	{"VDMA_H_DETERM_63_32_i_15", 0x01e511f4},
	{"VDMA_H_DETERM_95_64_i_15", 0x01e511f8},
	{"VDMA_L_DETERM_127_96_i_15", 0x01e511ec},
	{"VDMA_L_DETERM_31_0_i_15", 0x01e511e0},
	{"VDMA_L_DETERM_63_32_i_15", 0x01e511e4},
	{"VDMA_L_DETERM_95_64_i_15", 0x01e511e8},
	{"VDMA_TRIGGER_COUNTER_i_15", 0x01e5083c},
};
void omap4_regdump_vdma_dsp_dma_channel_15(void) {
	pr_info("vdma_dsp_dma_channel_15:\n");
	regdump(regdata_vdma_dsp_dma_channel_15, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_15));
}

const struct reginfo regdata_vdma_dsp_dma_channel_16[] = {
	{"VDMA_GROUP_DEFINITION_j_16", 0x01e50138},
	{"VDMA_GROUP_STATUS_j_16", 0x01e500b8},
	{"VDMA_H_DETERM_127_96_i_16", 0x01e5121c},
	{"VDMA_H_DETERM_31_0_i_16", 0x01e51210},
	{"VDMA_H_DETERM_63_32_i_16", 0x01e51214},
	{"VDMA_H_DETERM_95_64_i_16", 0x01e51218},
	{"VDMA_L_DETERM_127_96_i_16", 0x01e5120c},
	{"VDMA_L_DETERM_31_0_i_16", 0x01e51200},
	{"VDMA_L_DETERM_63_32_i_16", 0x01e51204},
	{"VDMA_L_DETERM_95_64_i_16", 0x01e51208},
	{"VDMA_TRIGGER_COUNTER_i_16", 0x01e50840},
};
void omap4_regdump_vdma_dsp_dma_channel_16(void) {
	pr_info("vdma_dsp_dma_channel_16:\n");
	regdump(regdata_vdma_dsp_dma_channel_16, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_16));
}

const struct reginfo regdata_vdma_dsp_dma_channel_17[] = {
	{"VDMA_GROUP_DEFINITION_j_17", 0x01e5013c},
	{"VDMA_GROUP_STATUS_j_17", 0x01e500bc},
	{"VDMA_H_DETERM_127_96_i_17", 0x01e5123c},
	{"VDMA_H_DETERM_31_0_i_17", 0x01e51230},
	{"VDMA_H_DETERM_63_32_i_17", 0x01e51234},
	{"VDMA_H_DETERM_95_64_i_17", 0x01e51238},
	{"VDMA_L_DETERM_127_96_i_17", 0x01e5122c},
	{"VDMA_L_DETERM_31_0_i_17", 0x01e51220},
	{"VDMA_L_DETERM_63_32_i_17", 0x01e51224},
	{"VDMA_L_DETERM_95_64_i_17", 0x01e51228},
	{"VDMA_TRIGGER_COUNTER_i_17", 0x01e50844},
};
void omap4_regdump_vdma_dsp_dma_channel_17(void) {
	pr_info("vdma_dsp_dma_channel_17:\n");
	regdump(regdata_vdma_dsp_dma_channel_17, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_17));
}

const struct reginfo regdata_vdma_dsp_dma_channel_18[] = {
	{"VDMA_GROUP_DEFINITION_j_18", 0x01e50140},
	{"VDMA_GROUP_STATUS_j_18", 0x01e500c0},
	{"VDMA_H_DETERM_127_96_i_18", 0x01e5125c},
	{"VDMA_H_DETERM_31_0_i_18", 0x01e51250},
	{"VDMA_H_DETERM_63_32_i_18", 0x01e51254},
	{"VDMA_H_DETERM_95_64_i_18", 0x01e51258},
	{"VDMA_L_DETERM_127_96_i_18", 0x01e5124c},
	{"VDMA_L_DETERM_31_0_i_18", 0x01e51240},
	{"VDMA_L_DETERM_63_32_i_18", 0x01e51244},
	{"VDMA_L_DETERM_95_64_i_18", 0x01e51248},
	{"VDMA_TRIGGER_COUNTER_i_18", 0x01e50848},
};
void omap4_regdump_vdma_dsp_dma_channel_18(void) {
	pr_info("vdma_dsp_dma_channel_18:\n");
	regdump(regdata_vdma_dsp_dma_channel_18, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_18));
}

const struct reginfo regdata_vdma_dsp_dma_channel_19[] = {
	{"VDMA_GROUP_DEFINITION_j_19", 0x01e50144},
	{"VDMA_GROUP_STATUS_j_19", 0x01e500c4},
	{"VDMA_H_DETERM_127_96_i_19", 0x01e5127c},
	{"VDMA_H_DETERM_31_0_i_19", 0x01e51270},
	{"VDMA_H_DETERM_63_32_i_19", 0x01e51274},
	{"VDMA_H_DETERM_95_64_i_19", 0x01e51278},
	{"VDMA_L_DETERM_127_96_i_19", 0x01e5126c},
	{"VDMA_L_DETERM_31_0_i_19", 0x01e51260},
	{"VDMA_L_DETERM_63_32_i_19", 0x01e51264},
	{"VDMA_L_DETERM_95_64_i_19", 0x01e51268},
	{"VDMA_TRIGGER_COUNTER_i_19", 0x01e5084c},
};
void omap4_regdump_vdma_dsp_dma_channel_19(void) {
	pr_info("vdma_dsp_dma_channel_19:\n");
	regdump(regdata_vdma_dsp_dma_channel_19, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_19));
}

const struct reginfo regdata_vdma_dsp_dma_channel_20[] = {
	{"VDMA_GROUP_DEFINITION_j_20", 0x01e50148},
	{"VDMA_GROUP_STATUS_j_20", 0x01e500c8},
	{"VDMA_H_DETERM_127_96_i_20", 0x01e5129c},
	{"VDMA_H_DETERM_31_0_i_20", 0x01e51290},
	{"VDMA_H_DETERM_63_32_i_20", 0x01e51294},
	{"VDMA_H_DETERM_95_64_i_20", 0x01e51298},
	{"VDMA_L_DETERM_127_96_i_20", 0x01e5128c},
	{"VDMA_L_DETERM_31_0_i_20", 0x01e51280},
	{"VDMA_L_DETERM_63_32_i_20", 0x01e51284},
	{"VDMA_L_DETERM_95_64_i_20", 0x01e51288},
	{"VDMA_TRIGGER_COUNTER_i_20", 0x01e50850},
};
void omap4_regdump_vdma_dsp_dma_channel_20(void) {
	pr_info("vdma_dsp_dma_channel_20:\n");
	regdump(regdata_vdma_dsp_dma_channel_20, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_20));
}

const struct reginfo regdata_vdma_dsp_dma_channel_21[] = {
	{"VDMA_GROUP_DEFINITION_j_21", 0x01e5014c},
	{"VDMA_GROUP_STATUS_j_21", 0x01e500cc},
	{"VDMA_H_DETERM_127_96_i_21", 0x01e512bc},
	{"VDMA_H_DETERM_31_0_i_21", 0x01e512b0},
	{"VDMA_H_DETERM_63_32_i_21", 0x01e512b4},
	{"VDMA_H_DETERM_95_64_i_21", 0x01e512b8},
	{"VDMA_L_DETERM_127_96_i_21", 0x01e512ac},
	{"VDMA_L_DETERM_31_0_i_21", 0x01e512a0},
	{"VDMA_L_DETERM_63_32_i_21", 0x01e512a4},
	{"VDMA_L_DETERM_95_64_i_21", 0x01e512a8},
	{"VDMA_TRIGGER_COUNTER_i_21", 0x01e50854},
};
void omap4_regdump_vdma_dsp_dma_channel_21(void) {
	pr_info("vdma_dsp_dma_channel_21:\n");
	regdump(regdata_vdma_dsp_dma_channel_21, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_21));
}

const struct reginfo regdata_vdma_dsp_dma_channel_22[] = {
	{"VDMA_GROUP_DEFINITION_j_22", 0x01e50150},
	{"VDMA_GROUP_STATUS_j_22", 0x01e500d0},
	{"VDMA_H_DETERM_127_96_i_22", 0x01e512dc},
	{"VDMA_H_DETERM_31_0_i_22", 0x01e512d0},
	{"VDMA_H_DETERM_63_32_i_22", 0x01e512d4},
	{"VDMA_H_DETERM_95_64_i_22", 0x01e512d8},
	{"VDMA_L_DETERM_127_96_i_22", 0x01e512cc},
	{"VDMA_L_DETERM_31_0_i_22", 0x01e512c0},
	{"VDMA_L_DETERM_63_32_i_22", 0x01e512c4},
	{"VDMA_L_DETERM_95_64_i_22", 0x01e512c8},
	{"VDMA_TRIGGER_COUNTER_i_22", 0x01e50858},
};
void omap4_regdump_vdma_dsp_dma_channel_22(void) {
	pr_info("vdma_dsp_dma_channel_22:\n");
	regdump(regdata_vdma_dsp_dma_channel_22, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_22));
}

const struct reginfo regdata_vdma_dsp_dma_channel_23[] = {
	{"VDMA_GROUP_DEFINITION_j_23", 0x01e50154},
	{"VDMA_GROUP_STATUS_j_23", 0x01e500d4},
	{"VDMA_H_DETERM_127_96_i_23", 0x01e512fc},
	{"VDMA_H_DETERM_31_0_i_23", 0x01e512f0},
	{"VDMA_H_DETERM_63_32_i_23", 0x01e512f4},
	{"VDMA_H_DETERM_95_64_i_23", 0x01e512f8},
	{"VDMA_L_DETERM_127_96_i_23", 0x01e512ec},
	{"VDMA_L_DETERM_31_0_i_23", 0x01e512e0},
	{"VDMA_L_DETERM_63_32_i_23", 0x01e512e4},
	{"VDMA_L_DETERM_95_64_i_23", 0x01e512e8},
	{"VDMA_TRIGGER_COUNTER_i_23", 0x01e5085c},
};
void omap4_regdump_vdma_dsp_dma_channel_23(void) {
	pr_info("vdma_dsp_dma_channel_23:\n");
	regdump(regdata_vdma_dsp_dma_channel_23, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_23));
}

const struct reginfo regdata_vdma_dsp_dma_channel_24[] = {
	{"VDMA_GROUP_DEFINITION_j_24", 0x01e50158},
	{"VDMA_GROUP_STATUS_j_24", 0x01e500d8},
	{"VDMA_H_DETERM_127_96_i_24", 0x01e5131c},
	{"VDMA_H_DETERM_31_0_i_24", 0x01e51310},
	{"VDMA_H_DETERM_63_32_i_24", 0x01e51314},
	{"VDMA_H_DETERM_95_64_i_24", 0x01e51318},
	{"VDMA_L_DETERM_127_96_i_24", 0x01e5130c},
	{"VDMA_L_DETERM_31_0_i_24", 0x01e51300},
	{"VDMA_L_DETERM_63_32_i_24", 0x01e51304},
	{"VDMA_L_DETERM_95_64_i_24", 0x01e51308},
	{"VDMA_TRIGGER_COUNTER_i_24", 0x01e50860},
};
void omap4_regdump_vdma_dsp_dma_channel_24(void) {
	pr_info("vdma_dsp_dma_channel_24:\n");
	regdump(regdata_vdma_dsp_dma_channel_24, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_24));
}

const struct reginfo regdata_vdma_dsp_dma_channel_25[] = {
	{"VDMA_GROUP_DEFINITION_j_25", 0x01e5015c},
	{"VDMA_GROUP_STATUS_j_25", 0x01e500dc},
	{"VDMA_H_DETERM_127_96_i_25", 0x01e5133c},
	{"VDMA_H_DETERM_31_0_i_25", 0x01e51330},
	{"VDMA_H_DETERM_63_32_i_25", 0x01e51334},
	{"VDMA_H_DETERM_95_64_i_25", 0x01e51338},
	{"VDMA_L_DETERM_127_96_i_25", 0x01e5132c},
	{"VDMA_L_DETERM_31_0_i_25", 0x01e51320},
	{"VDMA_L_DETERM_63_32_i_25", 0x01e51324},
	{"VDMA_L_DETERM_95_64_i_25", 0x01e51328},
	{"VDMA_TRIGGER_COUNTER_i_25", 0x01e50864},
};
void omap4_regdump_vdma_dsp_dma_channel_25(void) {
	pr_info("vdma_dsp_dma_channel_25:\n");
	regdump(regdata_vdma_dsp_dma_channel_25, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_25));
}

const struct reginfo regdata_vdma_dsp_dma_channel_26[] = {
	{"VDMA_GROUP_DEFINITION_j_26", 0x01e50160},
	{"VDMA_GROUP_STATUS_j_26", 0x01e500e0},
	{"VDMA_H_DETERM_127_96_i_26", 0x01e5135c},
	{"VDMA_H_DETERM_31_0_i_26", 0x01e51350},
	{"VDMA_H_DETERM_63_32_i_26", 0x01e51354},
	{"VDMA_H_DETERM_95_64_i_26", 0x01e51358},
	{"VDMA_L_DETERM_127_96_i_26", 0x01e5134c},
	{"VDMA_L_DETERM_31_0_i_26", 0x01e51340},
	{"VDMA_L_DETERM_63_32_i_26", 0x01e51344},
	{"VDMA_L_DETERM_95_64_i_26", 0x01e51348},
	{"VDMA_TRIGGER_COUNTER_i_26", 0x01e50868},
};
void omap4_regdump_vdma_dsp_dma_channel_26(void) {
	pr_info("vdma_dsp_dma_channel_26:\n");
	regdump(regdata_vdma_dsp_dma_channel_26, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_26));
}

const struct reginfo regdata_vdma_dsp_dma_channel_27[] = {
	{"VDMA_GROUP_DEFINITION_j_27", 0x01e50164},
	{"VDMA_GROUP_STATUS_j_27", 0x01e500e4},
	{"VDMA_H_DETERM_127_96_i_27", 0x01e5137c},
	{"VDMA_H_DETERM_31_0_i_27", 0x01e51370},
	{"VDMA_H_DETERM_63_32_i_27", 0x01e51374},
	{"VDMA_H_DETERM_95_64_i_27", 0x01e51378},
	{"VDMA_L_DETERM_127_96_i_27", 0x01e5136c},
	{"VDMA_L_DETERM_31_0_i_27", 0x01e51360},
	{"VDMA_L_DETERM_63_32_i_27", 0x01e51364},
	{"VDMA_L_DETERM_95_64_i_27", 0x01e51368},
	{"VDMA_TRIGGER_COUNTER_i_27", 0x01e5086c},
};
void omap4_regdump_vdma_dsp_dma_channel_27(void) {
	pr_info("vdma_dsp_dma_channel_27:\n");
	regdump(regdata_vdma_dsp_dma_channel_27, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_27));
}

const struct reginfo regdata_vdma_dsp_dma_channel_28[] = {
	{"VDMA_GROUP_DEFINITION_j_28", 0x01e50168},
	{"VDMA_GROUP_STATUS_j_28", 0x01e500e8},
	{"VDMA_H_DETERM_127_96_i_28", 0x01e5139c},
	{"VDMA_H_DETERM_31_0_i_28", 0x01e51390},
	{"VDMA_H_DETERM_63_32_i_28", 0x01e51394},
	{"VDMA_H_DETERM_95_64_i_28", 0x01e51398},
	{"VDMA_L_DETERM_127_96_i_28", 0x01e5138c},
	{"VDMA_L_DETERM_31_0_i_28", 0x01e51380},
	{"VDMA_L_DETERM_63_32_i_28", 0x01e51384},
	{"VDMA_L_DETERM_95_64_i_28", 0x01e51388},
	{"VDMA_TRIGGER_COUNTER_i_28", 0x01e50870},
};
void omap4_regdump_vdma_dsp_dma_channel_28(void) {
	pr_info("vdma_dsp_dma_channel_28:\n");
	regdump(regdata_vdma_dsp_dma_channel_28, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_28));
}

const struct reginfo regdata_vdma_dsp_dma_channel_29[] = {
	{"VDMA_GROUP_DEFINITION_j_29", 0x01e5016c},
	{"VDMA_GROUP_STATUS_j_29", 0x01e500ec},
	{"VDMA_H_DETERM_127_96_i_29", 0x01e513bc},
	{"VDMA_H_DETERM_31_0_i_29", 0x01e513b0},
	{"VDMA_H_DETERM_63_32_i_29", 0x01e513b4},
	{"VDMA_H_DETERM_95_64_i_29", 0x01e513b8},
	{"VDMA_L_DETERM_127_96_i_29", 0x01e513ac},
	{"VDMA_L_DETERM_31_0_i_29", 0x01e513a0},
	{"VDMA_L_DETERM_63_32_i_29", 0x01e513a4},
	{"VDMA_L_DETERM_95_64_i_29", 0x01e513a8},
	{"VDMA_TRIGGER_COUNTER_i_29", 0x01e50874},
};
void omap4_regdump_vdma_dsp_dma_channel_29(void) {
	pr_info("vdma_dsp_dma_channel_29:\n");
	regdump(regdata_vdma_dsp_dma_channel_29, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_29));
}

const struct reginfo regdata_vdma_dsp_dma_channel_30[] = {
	{"VDMA_GROUP_DEFINITION_j_30", 0x01e50170},
	{"VDMA_GROUP_STATUS_j_30", 0x01e500f0},
	{"VDMA_H_DETERM_127_96_i_30", 0x01e513dc},
	{"VDMA_H_DETERM_31_0_i_30", 0x01e513d0},
	{"VDMA_H_DETERM_63_32_i_30", 0x01e513d4},
	{"VDMA_H_DETERM_95_64_i_30", 0x01e513d8},
	{"VDMA_L_DETERM_127_96_i_30", 0x01e513cc},
	{"VDMA_L_DETERM_31_0_i_30", 0x01e513c0},
	{"VDMA_L_DETERM_63_32_i_30", 0x01e513c4},
	{"VDMA_L_DETERM_95_64_i_30", 0x01e513c8},
	{"VDMA_TRIGGER_COUNTER_i_30", 0x01e50878},
};
void omap4_regdump_vdma_dsp_dma_channel_30(void) {
	pr_info("vdma_dsp_dma_channel_30:\n");
	regdump(regdata_vdma_dsp_dma_channel_30, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_30));
}

const struct reginfo regdata_vdma_dsp_dma_channel_31[] = {
	{"VDMA_GROUP_DEFINITION_j_31", 0x01e50174},
	{"VDMA_GROUP_STATUS_j_31", 0x01e500f4},
	{"VDMA_H_DETERM_127_96_i_31", 0x01e513fc},
	{"VDMA_H_DETERM_31_0_i_31", 0x01e513f0},
	{"VDMA_H_DETERM_63_32_i_31", 0x01e513f4},
	{"VDMA_H_DETERM_95_64_i_31", 0x01e513f8},
	{"VDMA_L_DETERM_127_96_i_31", 0x01e513ec},
	{"VDMA_L_DETERM_31_0_i_31", 0x01e513e0},
	{"VDMA_L_DETERM_63_32_i_31", 0x01e513e4},
	{"VDMA_L_DETERM_95_64_i_31", 0x01e513e8},
	{"VDMA_TRIGGER_COUNTER_i_31", 0x01e5087c},
};
void omap4_regdump_vdma_dsp_dma_channel_31(void) {
	pr_info("vdma_dsp_dma_channel_31:\n");
	regdump(regdata_vdma_dsp_dma_channel_31, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_31));
}

const struct reginfo regdata_vdma_dsp_dma_channel_32[] = {
	{"VDMA_H_DETERM_127_96_i_32", 0x01e5141c},
	{"VDMA_H_DETERM_31_0_i_32", 0x01e51410},
	{"VDMA_H_DETERM_63_32_i_32", 0x01e51414},
	{"VDMA_H_DETERM_95_64_i_32", 0x01e51418},
	{"VDMA_L_DETERM_127_96_i_32", 0x01e5140c},
	{"VDMA_L_DETERM_31_0_i_32", 0x01e51400},
	{"VDMA_L_DETERM_63_32_i_32", 0x01e51404},
	{"VDMA_L_DETERM_95_64_i_32", 0x01e51408},
	{"VDMA_TRIGGER_COUNTER_i_32", 0x01e50880},
};
void omap4_regdump_vdma_dsp_dma_channel_32(void) {
	pr_info("vdma_dsp_dma_channel_32:\n");
	regdump(regdata_vdma_dsp_dma_channel_32, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_32));
}

const struct reginfo regdata_vdma_dsp_dma_channel_33[] = {
	{"VDMA_H_DETERM_127_96_i_33", 0x01e5143c},
	{"VDMA_H_DETERM_31_0_i_33", 0x01e51430},
	{"VDMA_H_DETERM_63_32_i_33", 0x01e51434},
	{"VDMA_H_DETERM_95_64_i_33", 0x01e51438},
	{"VDMA_L_DETERM_127_96_i_33", 0x01e5142c},
	{"VDMA_L_DETERM_31_0_i_33", 0x01e51420},
	{"VDMA_L_DETERM_63_32_i_33", 0x01e51424},
	{"VDMA_L_DETERM_95_64_i_33", 0x01e51428},
	{"VDMA_TRIGGER_COUNTER_i_33", 0x01e50884},
};
void omap4_regdump_vdma_dsp_dma_channel_33(void) {
	pr_info("vdma_dsp_dma_channel_33:\n");
	regdump(regdata_vdma_dsp_dma_channel_33, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_33));
}

const struct reginfo regdata_vdma_dsp_dma_channel_34[] = {
	{"VDMA_H_DETERM_127_96_i_34", 0x01e5145c},
	{"VDMA_H_DETERM_31_0_i_34", 0x01e51450},
	{"VDMA_H_DETERM_63_32_i_34", 0x01e51454},
	{"VDMA_H_DETERM_95_64_i_34", 0x01e51458},
	{"VDMA_L_DETERM_127_96_i_34", 0x01e5144c},
	{"VDMA_L_DETERM_31_0_i_34", 0x01e51440},
	{"VDMA_L_DETERM_63_32_i_34", 0x01e51444},
	{"VDMA_L_DETERM_95_64_i_34", 0x01e51448},
	{"VDMA_TRIGGER_COUNTER_i_34", 0x01e50888},
};
void omap4_regdump_vdma_dsp_dma_channel_34(void) {
	pr_info("vdma_dsp_dma_channel_34:\n");
	regdump(regdata_vdma_dsp_dma_channel_34, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_34));
}

const struct reginfo regdata_vdma_dsp_dma_channel_35[] = {
	{"VDMA_H_DETERM_127_96_i_35", 0x01e5147c},
	{"VDMA_H_DETERM_31_0_i_35", 0x01e51470},
	{"VDMA_H_DETERM_63_32_i_35", 0x01e51474},
	{"VDMA_H_DETERM_95_64_i_35", 0x01e51478},
	{"VDMA_L_DETERM_127_96_i_35", 0x01e5146c},
	{"VDMA_L_DETERM_31_0_i_35", 0x01e51460},
	{"VDMA_L_DETERM_63_32_i_35", 0x01e51464},
	{"VDMA_L_DETERM_95_64_i_35", 0x01e51468},
	{"VDMA_TRIGGER_COUNTER_i_35", 0x01e5088c},
};
void omap4_regdump_vdma_dsp_dma_channel_35(void) {
	pr_info("vdma_dsp_dma_channel_35:\n");
	regdump(regdata_vdma_dsp_dma_channel_35, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_35));
}

const struct reginfo regdata_vdma_dsp_dma_channel_36[] = {
	{"VDMA_H_DETERM_127_96_i_36", 0x01e5149c},
	{"VDMA_H_DETERM_31_0_i_36", 0x01e51490},
	{"VDMA_H_DETERM_63_32_i_36", 0x01e51494},
	{"VDMA_H_DETERM_95_64_i_36", 0x01e51498},
	{"VDMA_L_DETERM_127_96_i_36", 0x01e5148c},
	{"VDMA_L_DETERM_31_0_i_36", 0x01e51480},
	{"VDMA_L_DETERM_63_32_i_36", 0x01e51484},
	{"VDMA_L_DETERM_95_64_i_36", 0x01e51488},
	{"VDMA_TRIGGER_COUNTER_i_36", 0x01e50890},
};
void omap4_regdump_vdma_dsp_dma_channel_36(void) {
	pr_info("vdma_dsp_dma_channel_36:\n");
	regdump(regdata_vdma_dsp_dma_channel_36, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_36));
}

const struct reginfo regdata_vdma_dsp_dma_channel_37[] = {
	{"VDMA_H_DETERM_127_96_i_37", 0x01e514bc},
	{"VDMA_H_DETERM_31_0_i_37", 0x01e514b0},
	{"VDMA_H_DETERM_63_32_i_37", 0x01e514b4},
	{"VDMA_H_DETERM_95_64_i_37", 0x01e514b8},
	{"VDMA_L_DETERM_127_96_i_37", 0x01e514ac},
	{"VDMA_L_DETERM_31_0_i_37", 0x01e514a0},
	{"VDMA_L_DETERM_63_32_i_37", 0x01e514a4},
	{"VDMA_L_DETERM_95_64_i_37", 0x01e514a8},
	{"VDMA_TRIGGER_COUNTER_i_37", 0x01e50894},
};
void omap4_regdump_vdma_dsp_dma_channel_37(void) {
	pr_info("vdma_dsp_dma_channel_37:\n");
	regdump(regdata_vdma_dsp_dma_channel_37, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_37));
}

const struct reginfo regdata_vdma_dsp_dma_channel_38[] = {
	{"VDMA_H_DETERM_127_96_i_38", 0x01e514dc},
	{"VDMA_H_DETERM_31_0_i_38", 0x01e514d0},
	{"VDMA_H_DETERM_63_32_i_38", 0x01e514d4},
	{"VDMA_H_DETERM_95_64_i_38", 0x01e514d8},
	{"VDMA_L_DETERM_127_96_i_38", 0x01e514cc},
	{"VDMA_L_DETERM_31_0_i_38", 0x01e514c0},
	{"VDMA_L_DETERM_63_32_i_38", 0x01e514c4},
	{"VDMA_L_DETERM_95_64_i_38", 0x01e514c8},
	{"VDMA_TRIGGER_COUNTER_i_38", 0x01e50898},
};
void omap4_regdump_vdma_dsp_dma_channel_38(void) {
	pr_info("vdma_dsp_dma_channel_38:\n");
	regdump(regdata_vdma_dsp_dma_channel_38, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_38));
}

const struct reginfo regdata_vdma_dsp_dma_channel_39[] = {
	{"VDMA_H_DETERM_127_96_i_39", 0x01e514fc},
	{"VDMA_H_DETERM_31_0_i_39", 0x01e514f0},
	{"VDMA_H_DETERM_63_32_i_39", 0x01e514f4},
	{"VDMA_H_DETERM_95_64_i_39", 0x01e514f8},
	{"VDMA_L_DETERM_127_96_i_39", 0x01e514ec},
	{"VDMA_L_DETERM_31_0_i_39", 0x01e514e0},
	{"VDMA_L_DETERM_63_32_i_39", 0x01e514e4},
	{"VDMA_L_DETERM_95_64_i_39", 0x01e514e8},
	{"VDMA_TRIGGER_COUNTER_i_39", 0x01e5089c},
};
void omap4_regdump_vdma_dsp_dma_channel_39(void) {
	pr_info("vdma_dsp_dma_channel_39:\n");
	regdump(regdata_vdma_dsp_dma_channel_39, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_39));
}

const struct reginfo regdata_vdma_dsp_dma_channel_40[] = {
	{"VDMA_H_DETERM_127_96_i_40", 0x01e5151c},
	{"VDMA_H_DETERM_31_0_i_40", 0x01e51510},
	{"VDMA_H_DETERM_63_32_i_40", 0x01e51514},
	{"VDMA_H_DETERM_95_64_i_40", 0x01e51518},
	{"VDMA_L_DETERM_127_96_i_40", 0x01e5150c},
	{"VDMA_L_DETERM_31_0_i_40", 0x01e51500},
	{"VDMA_L_DETERM_63_32_i_40", 0x01e51504},
	{"VDMA_L_DETERM_95_64_i_40", 0x01e51508},
	{"VDMA_TRIGGER_COUNTER_i_40", 0x01e508a0},
};
void omap4_regdump_vdma_dsp_dma_channel_40(void) {
	pr_info("vdma_dsp_dma_channel_40:\n");
	regdump(regdata_vdma_dsp_dma_channel_40, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_40));
}

const struct reginfo regdata_vdma_dsp_dma_channel_41[] = {
	{"VDMA_H_DETERM_127_96_i_41", 0x01e5153c},
	{"VDMA_H_DETERM_31_0_i_41", 0x01e51530},
	{"VDMA_H_DETERM_63_32_i_41", 0x01e51534},
	{"VDMA_H_DETERM_95_64_i_41", 0x01e51538},
	{"VDMA_L_DETERM_127_96_i_41", 0x01e5152c},
	{"VDMA_L_DETERM_31_0_i_41", 0x01e51520},
	{"VDMA_L_DETERM_63_32_i_41", 0x01e51524},
	{"VDMA_L_DETERM_95_64_i_41", 0x01e51528},
	{"VDMA_TRIGGER_COUNTER_i_41", 0x01e508a4},
};
void omap4_regdump_vdma_dsp_dma_channel_41(void) {
	pr_info("vdma_dsp_dma_channel_41:\n");
	regdump(regdata_vdma_dsp_dma_channel_41, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_41));
}

const struct reginfo regdata_vdma_dsp_dma_channel_42[] = {
	{"VDMA_H_DETERM_127_96_i_42", 0x01e5155c},
	{"VDMA_H_DETERM_31_0_i_42", 0x01e51550},
	{"VDMA_H_DETERM_63_32_i_42", 0x01e51554},
	{"VDMA_H_DETERM_95_64_i_42", 0x01e51558},
	{"VDMA_L_DETERM_127_96_i_42", 0x01e5154c},
	{"VDMA_L_DETERM_31_0_i_42", 0x01e51540},
	{"VDMA_L_DETERM_63_32_i_42", 0x01e51544},
	{"VDMA_L_DETERM_95_64_i_42", 0x01e51548},
	{"VDMA_TRIGGER_COUNTER_i_42", 0x01e508a8},
};
void omap4_regdump_vdma_dsp_dma_channel_42(void) {
	pr_info("vdma_dsp_dma_channel_42:\n");
	regdump(regdata_vdma_dsp_dma_channel_42, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_42));
}

const struct reginfo regdata_vdma_dsp_dma_channel_43[] = {
	{"VDMA_H_DETERM_127_96_i_43", 0x01e5157c},
	{"VDMA_H_DETERM_31_0_i_43", 0x01e51570},
	{"VDMA_H_DETERM_63_32_i_43", 0x01e51574},
	{"VDMA_H_DETERM_95_64_i_43", 0x01e51578},
	{"VDMA_L_DETERM_127_96_i_43", 0x01e5156c},
	{"VDMA_L_DETERM_31_0_i_43", 0x01e51560},
	{"VDMA_L_DETERM_63_32_i_43", 0x01e51564},
	{"VDMA_L_DETERM_95_64_i_43", 0x01e51568},
	{"VDMA_TRIGGER_COUNTER_i_43", 0x01e508ac},
};
void omap4_regdump_vdma_dsp_dma_channel_43(void) {
	pr_info("vdma_dsp_dma_channel_43:\n");
	regdump(regdata_vdma_dsp_dma_channel_43, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_43));
}

const struct reginfo regdata_vdma_dsp_dma_channel_44[] = {
	{"VDMA_H_DETERM_127_96_i_44", 0x01e5159c},
	{"VDMA_H_DETERM_31_0_i_44", 0x01e51590},
	{"VDMA_H_DETERM_63_32_i_44", 0x01e51594},
	{"VDMA_H_DETERM_95_64_i_44", 0x01e51598},
	{"VDMA_L_DETERM_127_96_i_44", 0x01e5158c},
	{"VDMA_L_DETERM_31_0_i_44", 0x01e51580},
	{"VDMA_L_DETERM_63_32_i_44", 0x01e51584},
	{"VDMA_L_DETERM_95_64_i_44", 0x01e51588},
	{"VDMA_TRIGGER_COUNTER_i_44", 0x01e508b0},
};
void omap4_regdump_vdma_dsp_dma_channel_44(void) {
	pr_info("vdma_dsp_dma_channel_44:\n");
	regdump(regdata_vdma_dsp_dma_channel_44, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_44));
}

const struct reginfo regdata_vdma_dsp_dma_channel_45[] = {
	{"VDMA_H_DETERM_127_96_i_45", 0x01e515bc},
	{"VDMA_H_DETERM_31_0_i_45", 0x01e515b0},
	{"VDMA_H_DETERM_63_32_i_45", 0x01e515b4},
	{"VDMA_H_DETERM_95_64_i_45", 0x01e515b8},
	{"VDMA_L_DETERM_127_96_i_45", 0x01e515ac},
	{"VDMA_L_DETERM_31_0_i_45", 0x01e515a0},
	{"VDMA_L_DETERM_63_32_i_45", 0x01e515a4},
	{"VDMA_L_DETERM_95_64_i_45", 0x01e515a8},
	{"VDMA_TRIGGER_COUNTER_i_45", 0x01e508b4},
};
void omap4_regdump_vdma_dsp_dma_channel_45(void) {
	pr_info("vdma_dsp_dma_channel_45:\n");
	regdump(regdata_vdma_dsp_dma_channel_45, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_45));
}

const struct reginfo regdata_vdma_dsp_dma_channel_46[] = {
	{"VDMA_H_DETERM_127_96_i_46", 0x01e515dc},
	{"VDMA_H_DETERM_31_0_i_46", 0x01e515d0},
	{"VDMA_H_DETERM_63_32_i_46", 0x01e515d4},
	{"VDMA_H_DETERM_95_64_i_46", 0x01e515d8},
	{"VDMA_L_DETERM_127_96_i_46", 0x01e515cc},
	{"VDMA_L_DETERM_31_0_i_46", 0x01e515c0},
	{"VDMA_L_DETERM_63_32_i_46", 0x01e515c4},
	{"VDMA_L_DETERM_95_64_i_46", 0x01e515c8},
	{"VDMA_TRIGGER_COUNTER_i_46", 0x01e508b8},
};
void omap4_regdump_vdma_dsp_dma_channel_46(void) {
	pr_info("vdma_dsp_dma_channel_46:\n");
	regdump(regdata_vdma_dsp_dma_channel_46, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_46));
}

const struct reginfo regdata_vdma_dsp_dma_channel_47[] = {
	{"VDMA_H_DETERM_127_96_i_47", 0x01e515fc},
	{"VDMA_H_DETERM_31_0_i_47", 0x01e515f0},
	{"VDMA_H_DETERM_63_32_i_47", 0x01e515f4},
	{"VDMA_H_DETERM_95_64_i_47", 0x01e515f8},
	{"VDMA_L_DETERM_127_96_i_47", 0x01e515ec},
	{"VDMA_L_DETERM_31_0_i_47", 0x01e515e0},
	{"VDMA_L_DETERM_63_32_i_47", 0x01e515e4},
	{"VDMA_L_DETERM_95_64_i_47", 0x01e515e8},
	{"VDMA_TRIGGER_COUNTER_i_47", 0x01e508bc},
};
void omap4_regdump_vdma_dsp_dma_channel_47(void) {
	pr_info("vdma_dsp_dma_channel_47:\n");
	regdump(regdata_vdma_dsp_dma_channel_47, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_47));
}

const struct reginfo regdata_vdma_dsp_dma_channel_48[] = {
	{"VDMA_H_DETERM_127_96_i_48", 0x01e5161c},
	{"VDMA_H_DETERM_31_0_i_48", 0x01e51610},
	{"VDMA_H_DETERM_63_32_i_48", 0x01e51614},
	{"VDMA_H_DETERM_95_64_i_48", 0x01e51618},
	{"VDMA_L_DETERM_127_96_i_48", 0x01e5160c},
	{"VDMA_L_DETERM_31_0_i_48", 0x01e51600},
	{"VDMA_L_DETERM_63_32_i_48", 0x01e51604},
	{"VDMA_L_DETERM_95_64_i_48", 0x01e51608},
	{"VDMA_TRIGGER_COUNTER_i_48", 0x01e508c0},
};
void omap4_regdump_vdma_dsp_dma_channel_48(void) {
	pr_info("vdma_dsp_dma_channel_48:\n");
	regdump(regdata_vdma_dsp_dma_channel_48, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_48));
}

const struct reginfo regdata_vdma_dsp_dma_channel_49[] = {
	{"VDMA_H_DETERM_127_96_i_49", 0x01e5163c},
	{"VDMA_H_DETERM_31_0_i_49", 0x01e51630},
	{"VDMA_H_DETERM_63_32_i_49", 0x01e51634},
	{"VDMA_H_DETERM_95_64_i_49", 0x01e51638},
	{"VDMA_L_DETERM_127_96_i_49", 0x01e5162c},
	{"VDMA_L_DETERM_31_0_i_49", 0x01e51620},
	{"VDMA_L_DETERM_63_32_i_49", 0x01e51624},
	{"VDMA_L_DETERM_95_64_i_49", 0x01e51628},
	{"VDMA_TRIGGER_COUNTER_i_49", 0x01e508c4},
};
void omap4_regdump_vdma_dsp_dma_channel_49(void) {
	pr_info("vdma_dsp_dma_channel_49:\n");
	regdump(regdata_vdma_dsp_dma_channel_49, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_49));
}

const struct reginfo regdata_vdma_dsp_dma_channel_50[] = {
	{"VDMA_H_DETERM_127_96_i_50", 0x01e5165c},
	{"VDMA_H_DETERM_31_0_i_50", 0x01e51650},
	{"VDMA_H_DETERM_63_32_i_50", 0x01e51654},
	{"VDMA_H_DETERM_95_64_i_50", 0x01e51658},
	{"VDMA_L_DETERM_127_96_i_50", 0x01e5164c},
	{"VDMA_L_DETERM_31_0_i_50", 0x01e51640},
	{"VDMA_L_DETERM_63_32_i_50", 0x01e51644},
	{"VDMA_L_DETERM_95_64_i_50", 0x01e51648},
	{"VDMA_TRIGGER_COUNTER_i_50", 0x01e508c8},
};
void omap4_regdump_vdma_dsp_dma_channel_50(void) {
	pr_info("vdma_dsp_dma_channel_50:\n");
	regdump(regdata_vdma_dsp_dma_channel_50, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_50));
}

const struct reginfo regdata_vdma_dsp_dma_channel_51[] = {
	{"VDMA_H_DETERM_127_96_i_51", 0x01e5167c},
	{"VDMA_H_DETERM_31_0_i_51", 0x01e51670},
	{"VDMA_H_DETERM_63_32_i_51", 0x01e51674},
	{"VDMA_H_DETERM_95_64_i_51", 0x01e51678},
	{"VDMA_L_DETERM_127_96_i_51", 0x01e5166c},
	{"VDMA_L_DETERM_31_0_i_51", 0x01e51660},
	{"VDMA_L_DETERM_63_32_i_51", 0x01e51664},
	{"VDMA_L_DETERM_95_64_i_51", 0x01e51668},
	{"VDMA_TRIGGER_COUNTER_i_51", 0x01e508cc},
};
void omap4_regdump_vdma_dsp_dma_channel_51(void) {
	pr_info("vdma_dsp_dma_channel_51:\n");
	regdump(regdata_vdma_dsp_dma_channel_51, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_51));
}

const struct reginfo regdata_vdma_dsp_dma_channel_52[] = {
	{"VDMA_H_DETERM_127_96_i_52", 0x01e5169c},
	{"VDMA_H_DETERM_31_0_i_52", 0x01e51690},
	{"VDMA_H_DETERM_63_32_i_52", 0x01e51694},
	{"VDMA_H_DETERM_95_64_i_52", 0x01e51698},
	{"VDMA_L_DETERM_127_96_i_52", 0x01e5168c},
	{"VDMA_L_DETERM_31_0_i_52", 0x01e51680},
	{"VDMA_L_DETERM_63_32_i_52", 0x01e51684},
	{"VDMA_L_DETERM_95_64_i_52", 0x01e51688},
	{"VDMA_TRIGGER_COUNTER_i_52", 0x01e508d0},
};
void omap4_regdump_vdma_dsp_dma_channel_52(void) {
	pr_info("vdma_dsp_dma_channel_52:\n");
	regdump(regdata_vdma_dsp_dma_channel_52, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_52));
}

const struct reginfo regdata_vdma_dsp_dma_channel_53[] = {
	{"VDMA_H_DETERM_127_96_i_53", 0x01e516bc},
	{"VDMA_H_DETERM_31_0_i_53", 0x01e516b0},
	{"VDMA_H_DETERM_63_32_i_53", 0x01e516b4},
	{"VDMA_H_DETERM_95_64_i_53", 0x01e516b8},
	{"VDMA_L_DETERM_127_96_i_53", 0x01e516ac},
	{"VDMA_L_DETERM_31_0_i_53", 0x01e516a0},
	{"VDMA_L_DETERM_63_32_i_53", 0x01e516a4},
	{"VDMA_L_DETERM_95_64_i_53", 0x01e516a8},
	{"VDMA_TRIGGER_COUNTER_i_53", 0x01e508d4},
};
void omap4_regdump_vdma_dsp_dma_channel_53(void) {
	pr_info("vdma_dsp_dma_channel_53:\n");
	regdump(regdata_vdma_dsp_dma_channel_53, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_53));
}

const struct reginfo regdata_vdma_dsp_dma_channel_54[] = {
	{"VDMA_H_DETERM_127_96_i_54", 0x01e516dc},
	{"VDMA_H_DETERM_31_0_i_54", 0x01e516d0},
	{"VDMA_H_DETERM_63_32_i_54", 0x01e516d4},
	{"VDMA_H_DETERM_95_64_i_54", 0x01e516d8},
	{"VDMA_L_DETERM_127_96_i_54", 0x01e516cc},
	{"VDMA_L_DETERM_31_0_i_54", 0x01e516c0},
	{"VDMA_L_DETERM_63_32_i_54", 0x01e516c4},
	{"VDMA_L_DETERM_95_64_i_54", 0x01e516c8},
	{"VDMA_TRIGGER_COUNTER_i_54", 0x01e508d8},
};
void omap4_regdump_vdma_dsp_dma_channel_54(void) {
	pr_info("vdma_dsp_dma_channel_54:\n");
	regdump(regdata_vdma_dsp_dma_channel_54, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_54));
}

const struct reginfo regdata_vdma_dsp_dma_channel_55[] = {
	{"VDMA_H_DETERM_127_96_i_55", 0x01e516fc},
	{"VDMA_H_DETERM_31_0_i_55", 0x01e516f0},
	{"VDMA_H_DETERM_63_32_i_55", 0x01e516f4},
	{"VDMA_H_DETERM_95_64_i_55", 0x01e516f8},
	{"VDMA_L_DETERM_127_96_i_55", 0x01e516ec},
	{"VDMA_L_DETERM_31_0_i_55", 0x01e516e0},
	{"VDMA_L_DETERM_63_32_i_55", 0x01e516e4},
	{"VDMA_L_DETERM_95_64_i_55", 0x01e516e8},
	{"VDMA_TRIGGER_COUNTER_i_55", 0x01e508dc},
};
void omap4_regdump_vdma_dsp_dma_channel_55(void) {
	pr_info("vdma_dsp_dma_channel_55:\n");
	regdump(regdata_vdma_dsp_dma_channel_55, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_55));
}

const struct reginfo regdata_vdma_dsp_dma_channel_56[] = {
	{"VDMA_H_DETERM_127_96_i_56", 0x01e5171c},
	{"VDMA_H_DETERM_31_0_i_56", 0x01e51710},
	{"VDMA_H_DETERM_63_32_i_56", 0x01e51714},
	{"VDMA_H_DETERM_95_64_i_56", 0x01e51718},
	{"VDMA_L_DETERM_127_96_i_56", 0x01e5170c},
	{"VDMA_L_DETERM_31_0_i_56", 0x01e51700},
	{"VDMA_L_DETERM_63_32_i_56", 0x01e51704},
	{"VDMA_L_DETERM_95_64_i_56", 0x01e51708},
	{"VDMA_TRIGGER_COUNTER_i_56", 0x01e508e0},
};
void omap4_regdump_vdma_dsp_dma_channel_56(void) {
	pr_info("vdma_dsp_dma_channel_56:\n");
	regdump(regdata_vdma_dsp_dma_channel_56, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_56));
}

const struct reginfo regdata_vdma_dsp_dma_channel_57[] = {
	{"VDMA_H_DETERM_127_96_i_57", 0x01e5173c},
	{"VDMA_H_DETERM_31_0_i_57", 0x01e51730},
	{"VDMA_H_DETERM_63_32_i_57", 0x01e51734},
	{"VDMA_H_DETERM_95_64_i_57", 0x01e51738},
	{"VDMA_L_DETERM_127_96_i_57", 0x01e5172c},
	{"VDMA_L_DETERM_31_0_i_57", 0x01e51720},
	{"VDMA_L_DETERM_63_32_i_57", 0x01e51724},
	{"VDMA_L_DETERM_95_64_i_57", 0x01e51728},
	{"VDMA_TRIGGER_COUNTER_i_57", 0x01e508e4},
};
void omap4_regdump_vdma_dsp_dma_channel_57(void) {
	pr_info("vdma_dsp_dma_channel_57:\n");
	regdump(regdata_vdma_dsp_dma_channel_57, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_57));
}

const struct reginfo regdata_vdma_dsp_dma_channel_58[] = {
	{"VDMA_H_DETERM_127_96_i_58", 0x01e5175c},
	{"VDMA_H_DETERM_31_0_i_58", 0x01e51750},
	{"VDMA_H_DETERM_63_32_i_58", 0x01e51754},
	{"VDMA_H_DETERM_95_64_i_58", 0x01e51758},
	{"VDMA_L_DETERM_127_96_i_58", 0x01e5174c},
	{"VDMA_L_DETERM_31_0_i_58", 0x01e51740},
	{"VDMA_L_DETERM_63_32_i_58", 0x01e51744},
	{"VDMA_L_DETERM_95_64_i_58", 0x01e51748},
	{"VDMA_TRIGGER_COUNTER_i_58", 0x01e508e8},
};
void omap4_regdump_vdma_dsp_dma_channel_58(void) {
	pr_info("vdma_dsp_dma_channel_58:\n");
	regdump(regdata_vdma_dsp_dma_channel_58, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_58));
}

const struct reginfo regdata_vdma_dsp_dma_channel_59[] = {
	{"VDMA_H_DETERM_127_96_i_59", 0x01e5177c},
	{"VDMA_H_DETERM_31_0_i_59", 0x01e51770},
	{"VDMA_H_DETERM_63_32_i_59", 0x01e51774},
	{"VDMA_H_DETERM_95_64_i_59", 0x01e51778},
	{"VDMA_L_DETERM_127_96_i_59", 0x01e5176c},
	{"VDMA_L_DETERM_31_0_i_59", 0x01e51760},
	{"VDMA_L_DETERM_63_32_i_59", 0x01e51764},
	{"VDMA_L_DETERM_95_64_i_59", 0x01e51768},
	{"VDMA_TRIGGER_COUNTER_i_59", 0x01e508ec},
};
void omap4_regdump_vdma_dsp_dma_channel_59(void) {
	pr_info("vdma_dsp_dma_channel_59:\n");
	regdump(regdata_vdma_dsp_dma_channel_59, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_59));
}

const struct reginfo regdata_vdma_dsp_dma_channel_60[] = {
	{"VDMA_H_DETERM_127_96_i_60", 0x01e5179c},
	{"VDMA_H_DETERM_31_0_i_60", 0x01e51790},
	{"VDMA_H_DETERM_63_32_i_60", 0x01e51794},
	{"VDMA_H_DETERM_95_64_i_60", 0x01e51798},
	{"VDMA_L_DETERM_127_96_i_60", 0x01e5178c},
	{"VDMA_L_DETERM_31_0_i_60", 0x01e51780},
	{"VDMA_L_DETERM_63_32_i_60", 0x01e51784},
	{"VDMA_L_DETERM_95_64_i_60", 0x01e51788},
	{"VDMA_TRIGGER_COUNTER_i_60", 0x01e508f0},
};
void omap4_regdump_vdma_dsp_dma_channel_60(void) {
	pr_info("vdma_dsp_dma_channel_60:\n");
	regdump(regdata_vdma_dsp_dma_channel_60, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_60));
}

const struct reginfo regdata_vdma_dsp_dma_channel_61[] = {
	{"VDMA_H_DETERM_127_96_i_61", 0x01e517bc},
	{"VDMA_H_DETERM_31_0_i_61", 0x01e517b0},
	{"VDMA_H_DETERM_63_32_i_61", 0x01e517b4},
	{"VDMA_H_DETERM_95_64_i_61", 0x01e517b8},
	{"VDMA_L_DETERM_127_96_i_61", 0x01e517ac},
	{"VDMA_L_DETERM_31_0_i_61", 0x01e517a0},
	{"VDMA_L_DETERM_63_32_i_61", 0x01e517a4},
	{"VDMA_L_DETERM_95_64_i_61", 0x01e517a8},
	{"VDMA_TRIGGER_COUNTER_i_61", 0x01e508f4},
};
void omap4_regdump_vdma_dsp_dma_channel_61(void) {
	pr_info("vdma_dsp_dma_channel_61:\n");
	regdump(regdata_vdma_dsp_dma_channel_61, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_61));
}

const struct reginfo regdata_vdma_dsp_dma_channel_62[] = {
	{"VDMA_H_DETERM_127_96_i_62", 0x01e517dc},
	{"VDMA_H_DETERM_31_0_i_62", 0x01e517d0},
	{"VDMA_H_DETERM_63_32_i_62", 0x01e517d4},
	{"VDMA_H_DETERM_95_64_i_62", 0x01e517d8},
	{"VDMA_L_DETERM_127_96_i_62", 0x01e517cc},
	{"VDMA_L_DETERM_31_0_i_62", 0x01e517c0},
	{"VDMA_L_DETERM_63_32_i_62", 0x01e517c4},
	{"VDMA_L_DETERM_95_64_i_62", 0x01e517c8},
	{"VDMA_TRIGGER_COUNTER_i_62", 0x01e508f8},
};
void omap4_regdump_vdma_dsp_dma_channel_62(void) {
	pr_info("vdma_dsp_dma_channel_62:\n");
	regdump(regdata_vdma_dsp_dma_channel_62, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_62));
}

const struct reginfo regdata_vdma_dsp_dma_channel_63[] = {
	{"VDMA_H_DETERM_127_96_i_63", 0x01e517fc},
	{"VDMA_H_DETERM_31_0_i_63", 0x01e517f0},
	{"VDMA_H_DETERM_63_32_i_63", 0x01e517f4},
	{"VDMA_H_DETERM_95_64_i_63", 0x01e517f8},
	{"VDMA_L_DETERM_127_96_i_63", 0x01e517ec},
	{"VDMA_L_DETERM_31_0_i_63", 0x01e517e0},
	{"VDMA_L_DETERM_63_32_i_63", 0x01e517e4},
	{"VDMA_L_DETERM_95_64_i_63", 0x01e517e8},
	{"VDMA_TRIGGER_COUNTER_i_63", 0x01e508fc},
};
void omap4_regdump_vdma_dsp_dma_channel_63(void) {
	pr_info("vdma_dsp_dma_channel_63:\n");
	regdump(regdata_vdma_dsp_dma_channel_63, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_63));
}

const struct reginfo regdata_vdma_dsp_dma_channel_64[] = {
	{"VDMA_H_DETERM_127_96_i_64", 0x01e5181c},
	{"VDMA_H_DETERM_31_0_i_64", 0x01e51810},
	{"VDMA_H_DETERM_63_32_i_64", 0x01e51814},
	{"VDMA_H_DETERM_95_64_i_64", 0x01e51818},
	{"VDMA_L_DETERM_127_96_i_64", 0x01e5180c},
	{"VDMA_L_DETERM_31_0_i_64", 0x01e51800},
	{"VDMA_L_DETERM_63_32_i_64", 0x01e51804},
	{"VDMA_L_DETERM_95_64_i_64", 0x01e51808},
	{"VDMA_TRIGGER_COUNTER_i_64", 0x01e50900},
};
void omap4_regdump_vdma_dsp_dma_channel_64(void) {
	pr_info("vdma_dsp_dma_channel_64:\n");
	regdump(regdata_vdma_dsp_dma_channel_64, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_64));
}

const struct reginfo regdata_vdma_dsp_dma_channel_65[] = {
	{"VDMA_H_DETERM_127_96_i_65", 0x01e5183c},
	{"VDMA_H_DETERM_31_0_i_65", 0x01e51830},
	{"VDMA_H_DETERM_63_32_i_65", 0x01e51834},
	{"VDMA_H_DETERM_95_64_i_65", 0x01e51838},
	{"VDMA_L_DETERM_127_96_i_65", 0x01e5182c},
	{"VDMA_L_DETERM_31_0_i_65", 0x01e51820},
	{"VDMA_L_DETERM_63_32_i_65", 0x01e51824},
	{"VDMA_L_DETERM_95_64_i_65", 0x01e51828},
	{"VDMA_TRIGGER_COUNTER_i_65", 0x01e50904},
};
void omap4_regdump_vdma_dsp_dma_channel_65(void) {
	pr_info("vdma_dsp_dma_channel_65:\n");
	regdump(regdata_vdma_dsp_dma_channel_65, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_65));
}

const struct reginfo regdata_vdma_dsp_dma_channel_66[] = {
	{"VDMA_H_DETERM_127_96_i_66", 0x01e5185c},
	{"VDMA_H_DETERM_31_0_i_66", 0x01e51850},
	{"VDMA_H_DETERM_63_32_i_66", 0x01e51854},
	{"VDMA_H_DETERM_95_64_i_66", 0x01e51858},
	{"VDMA_L_DETERM_127_96_i_66", 0x01e5184c},
	{"VDMA_L_DETERM_31_0_i_66", 0x01e51840},
	{"VDMA_L_DETERM_63_32_i_66", 0x01e51844},
	{"VDMA_L_DETERM_95_64_i_66", 0x01e51848},
	{"VDMA_TRIGGER_COUNTER_i_66", 0x01e50908},
};
void omap4_regdump_vdma_dsp_dma_channel_66(void) {
	pr_info("vdma_dsp_dma_channel_66:\n");
	regdump(regdata_vdma_dsp_dma_channel_66, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_66));
}

const struct reginfo regdata_vdma_dsp_dma_channel_67[] = {
	{"VDMA_H_DETERM_127_96_i_67", 0x01e5187c},
	{"VDMA_H_DETERM_31_0_i_67", 0x01e51870},
	{"VDMA_H_DETERM_63_32_i_67", 0x01e51874},
	{"VDMA_H_DETERM_95_64_i_67", 0x01e51878},
	{"VDMA_L_DETERM_127_96_i_67", 0x01e5186c},
	{"VDMA_L_DETERM_31_0_i_67", 0x01e51860},
	{"VDMA_L_DETERM_63_32_i_67", 0x01e51864},
	{"VDMA_L_DETERM_95_64_i_67", 0x01e51868},
	{"VDMA_TRIGGER_COUNTER_i_67", 0x01e5090c},
};
void omap4_regdump_vdma_dsp_dma_channel_67(void) {
	pr_info("vdma_dsp_dma_channel_67:\n");
	regdump(regdata_vdma_dsp_dma_channel_67, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_67));
}

const struct reginfo regdata_vdma_dsp_dma_channel_68[] = {
	{"VDMA_H_DETERM_127_96_i_68", 0x01e5189c},
	{"VDMA_H_DETERM_31_0_i_68", 0x01e51890},
	{"VDMA_H_DETERM_63_32_i_68", 0x01e51894},
	{"VDMA_H_DETERM_95_64_i_68", 0x01e51898},
	{"VDMA_L_DETERM_127_96_i_68", 0x01e5188c},
	{"VDMA_L_DETERM_31_0_i_68", 0x01e51880},
	{"VDMA_L_DETERM_63_32_i_68", 0x01e51884},
	{"VDMA_L_DETERM_95_64_i_68", 0x01e51888},
	{"VDMA_TRIGGER_COUNTER_i_68", 0x01e50910},
};
void omap4_regdump_vdma_dsp_dma_channel_68(void) {
	pr_info("vdma_dsp_dma_channel_68:\n");
	regdump(regdata_vdma_dsp_dma_channel_68, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_68));
}

const struct reginfo regdata_vdma_dsp_dma_channel_69[] = {
	{"VDMA_H_DETERM_127_96_i_69", 0x01e518bc},
	{"VDMA_H_DETERM_31_0_i_69", 0x01e518b0},
	{"VDMA_H_DETERM_63_32_i_69", 0x01e518b4},
	{"VDMA_H_DETERM_95_64_i_69", 0x01e518b8},
	{"VDMA_L_DETERM_127_96_i_69", 0x01e518ac},
	{"VDMA_L_DETERM_31_0_i_69", 0x01e518a0},
	{"VDMA_L_DETERM_63_32_i_69", 0x01e518a4},
	{"VDMA_L_DETERM_95_64_i_69", 0x01e518a8},
	{"VDMA_TRIGGER_COUNTER_i_69", 0x01e50914},
};
void omap4_regdump_vdma_dsp_dma_channel_69(void) {
	pr_info("vdma_dsp_dma_channel_69:\n");
	regdump(regdata_vdma_dsp_dma_channel_69, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_69));
}

const struct reginfo regdata_vdma_dsp_dma_channel_70[] = {
	{"VDMA_H_DETERM_127_96_i_70", 0x01e518dc},
	{"VDMA_H_DETERM_31_0_i_70", 0x01e518d0},
	{"VDMA_H_DETERM_63_32_i_70", 0x01e518d4},
	{"VDMA_H_DETERM_95_64_i_70", 0x01e518d8},
	{"VDMA_L_DETERM_127_96_i_70", 0x01e518cc},
	{"VDMA_L_DETERM_31_0_i_70", 0x01e518c0},
	{"VDMA_L_DETERM_63_32_i_70", 0x01e518c4},
	{"VDMA_L_DETERM_95_64_i_70", 0x01e518c8},
	{"VDMA_TRIGGER_COUNTER_i_70", 0x01e50918},
};
void omap4_regdump_vdma_dsp_dma_channel_70(void) {
	pr_info("vdma_dsp_dma_channel_70:\n");
	regdump(regdata_vdma_dsp_dma_channel_70, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_70));
}

const struct reginfo regdata_vdma_dsp_dma_channel_71[] = {
	{"VDMA_H_DETERM_127_96_i_71", 0x01e518fc},
	{"VDMA_H_DETERM_31_0_i_71", 0x01e518f0},
	{"VDMA_H_DETERM_63_32_i_71", 0x01e518f4},
	{"VDMA_H_DETERM_95_64_i_71", 0x01e518f8},
	{"VDMA_L_DETERM_127_96_i_71", 0x01e518ec},
	{"VDMA_L_DETERM_31_0_i_71", 0x01e518e0},
	{"VDMA_L_DETERM_63_32_i_71", 0x01e518e4},
	{"VDMA_L_DETERM_95_64_i_71", 0x01e518e8},
	{"VDMA_TRIGGER_COUNTER_i_71", 0x01e5091c},
};
void omap4_regdump_vdma_dsp_dma_channel_71(void) {
	pr_info("vdma_dsp_dma_channel_71:\n");
	regdump(regdata_vdma_dsp_dma_channel_71, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_71));
}

const struct reginfo regdata_vdma_dsp_dma_channel_72[] = {
	{"VDMA_H_DETERM_127_96_i_72", 0x01e5191c},
	{"VDMA_H_DETERM_31_0_i_72", 0x01e51910},
	{"VDMA_H_DETERM_63_32_i_72", 0x01e51914},
	{"VDMA_H_DETERM_95_64_i_72", 0x01e51918},
	{"VDMA_L_DETERM_127_96_i_72", 0x01e5190c},
	{"VDMA_L_DETERM_31_0_i_72", 0x01e51900},
	{"VDMA_L_DETERM_63_32_i_72", 0x01e51904},
	{"VDMA_L_DETERM_95_64_i_72", 0x01e51908},
	{"VDMA_TRIGGER_COUNTER_i_72", 0x01e50920},
};
void omap4_regdump_vdma_dsp_dma_channel_72(void) {
	pr_info("vdma_dsp_dma_channel_72:\n");
	regdump(regdata_vdma_dsp_dma_channel_72, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_72));
}

const struct reginfo regdata_vdma_dsp_dma_channel_73[] = {
	{"VDMA_H_DETERM_127_96_i_73", 0x01e5193c},
	{"VDMA_H_DETERM_31_0_i_73", 0x01e51930},
	{"VDMA_H_DETERM_63_32_i_73", 0x01e51934},
	{"VDMA_H_DETERM_95_64_i_73", 0x01e51938},
	{"VDMA_L_DETERM_127_96_i_73", 0x01e5192c},
	{"VDMA_L_DETERM_31_0_i_73", 0x01e51920},
	{"VDMA_L_DETERM_63_32_i_73", 0x01e51924},
	{"VDMA_L_DETERM_95_64_i_73", 0x01e51928},
	{"VDMA_TRIGGER_COUNTER_i_73", 0x01e50924},
};
void omap4_regdump_vdma_dsp_dma_channel_73(void) {
	pr_info("vdma_dsp_dma_channel_73:\n");
	regdump(regdata_vdma_dsp_dma_channel_73, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_73));
}

const struct reginfo regdata_vdma_dsp_dma_channel_74[] = {
	{"VDMA_H_DETERM_127_96_i_74", 0x01e5195c},
	{"VDMA_H_DETERM_31_0_i_74", 0x01e51950},
	{"VDMA_H_DETERM_63_32_i_74", 0x01e51954},
	{"VDMA_H_DETERM_95_64_i_74", 0x01e51958},
	{"VDMA_L_DETERM_127_96_i_74", 0x01e5194c},
	{"VDMA_L_DETERM_31_0_i_74", 0x01e51940},
	{"VDMA_L_DETERM_63_32_i_74", 0x01e51944},
	{"VDMA_L_DETERM_95_64_i_74", 0x01e51948},
	{"VDMA_TRIGGER_COUNTER_i_74", 0x01e50928},
};
void omap4_regdump_vdma_dsp_dma_channel_74(void) {
	pr_info("vdma_dsp_dma_channel_74:\n");
	regdump(regdata_vdma_dsp_dma_channel_74, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_74));
}

const struct reginfo regdata_vdma_dsp_dma_channel_75[] = {
	{"VDMA_H_DETERM_127_96_i_75", 0x01e5197c},
	{"VDMA_H_DETERM_31_0_i_75", 0x01e51970},
	{"VDMA_H_DETERM_63_32_i_75", 0x01e51974},
	{"VDMA_H_DETERM_95_64_i_75", 0x01e51978},
	{"VDMA_L_DETERM_127_96_i_75", 0x01e5196c},
	{"VDMA_L_DETERM_31_0_i_75", 0x01e51960},
	{"VDMA_L_DETERM_63_32_i_75", 0x01e51964},
	{"VDMA_L_DETERM_95_64_i_75", 0x01e51968},
	{"VDMA_TRIGGER_COUNTER_i_75", 0x01e5092c},
};
void omap4_regdump_vdma_dsp_dma_channel_75(void) {
	pr_info("vdma_dsp_dma_channel_75:\n");
	regdump(regdata_vdma_dsp_dma_channel_75, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_75));
}

const struct reginfo regdata_vdma_dsp_dma_channel_76[] = {
	{"VDMA_H_DETERM_127_96_i_76", 0x01e5199c},
	{"VDMA_H_DETERM_31_0_i_76", 0x01e51990},
	{"VDMA_H_DETERM_63_32_i_76", 0x01e51994},
	{"VDMA_H_DETERM_95_64_i_76", 0x01e51998},
	{"VDMA_L_DETERM_127_96_i_76", 0x01e5198c},
	{"VDMA_L_DETERM_31_0_i_76", 0x01e51980},
	{"VDMA_L_DETERM_63_32_i_76", 0x01e51984},
	{"VDMA_L_DETERM_95_64_i_76", 0x01e51988},
	{"VDMA_TRIGGER_COUNTER_i_76", 0x01e50930},
};
void omap4_regdump_vdma_dsp_dma_channel_76(void) {
	pr_info("vdma_dsp_dma_channel_76:\n");
	regdump(regdata_vdma_dsp_dma_channel_76, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_76));
}

const struct reginfo regdata_vdma_dsp_dma_channel_77[] = {
	{"VDMA_H_DETERM_127_96_i_77", 0x01e519bc},
	{"VDMA_H_DETERM_31_0_i_77", 0x01e519b0},
	{"VDMA_H_DETERM_63_32_i_77", 0x01e519b4},
	{"VDMA_H_DETERM_95_64_i_77", 0x01e519b8},
	{"VDMA_L_DETERM_127_96_i_77", 0x01e519ac},
	{"VDMA_L_DETERM_31_0_i_77", 0x01e519a0},
	{"VDMA_L_DETERM_63_32_i_77", 0x01e519a4},
	{"VDMA_L_DETERM_95_64_i_77", 0x01e519a8},
	{"VDMA_TRIGGER_COUNTER_i_77", 0x01e50934},
};
void omap4_regdump_vdma_dsp_dma_channel_77(void) {
	pr_info("vdma_dsp_dma_channel_77:\n");
	regdump(regdata_vdma_dsp_dma_channel_77, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_77));
}

const struct reginfo regdata_vdma_dsp_dma_channel_78[] = {
	{"VDMA_H_DETERM_127_96_i_78", 0x01e519dc},
	{"VDMA_H_DETERM_31_0_i_78", 0x01e519d0},
	{"VDMA_H_DETERM_63_32_i_78", 0x01e519d4},
	{"VDMA_H_DETERM_95_64_i_78", 0x01e519d8},
	{"VDMA_L_DETERM_127_96_i_78", 0x01e519cc},
	{"VDMA_L_DETERM_31_0_i_78", 0x01e519c0},
	{"VDMA_L_DETERM_63_32_i_78", 0x01e519c4},
	{"VDMA_L_DETERM_95_64_i_78", 0x01e519c8},
	{"VDMA_TRIGGER_COUNTER_i_78", 0x01e50938},
};
void omap4_regdump_vdma_dsp_dma_channel_78(void) {
	pr_info("vdma_dsp_dma_channel_78:\n");
	regdump(regdata_vdma_dsp_dma_channel_78, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_78));
}

const struct reginfo regdata_vdma_dsp_dma_channel_79[] = {
	{"VDMA_H_DETERM_127_96_i_79", 0x01e519fc},
	{"VDMA_H_DETERM_31_0_i_79", 0x01e519f0},
	{"VDMA_H_DETERM_63_32_i_79", 0x01e519f4},
	{"VDMA_H_DETERM_95_64_i_79", 0x01e519f8},
	{"VDMA_L_DETERM_127_96_i_79", 0x01e519ec},
	{"VDMA_L_DETERM_31_0_i_79", 0x01e519e0},
	{"VDMA_L_DETERM_63_32_i_79", 0x01e519e4},
	{"VDMA_L_DETERM_95_64_i_79", 0x01e519e8},
	{"VDMA_TRIGGER_COUNTER_i_79", 0x01e5093c},
};
void omap4_regdump_vdma_dsp_dma_channel_79(void) {
	pr_info("vdma_dsp_dma_channel_79:\n");
	regdump(regdata_vdma_dsp_dma_channel_79, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_79));
}

const struct reginfo regdata_vdma_dsp_dma_channel_80[] = {
	{"VDMA_H_DETERM_127_96_i_80", 0x01e51a1c},
	{"VDMA_H_DETERM_31_0_i_80", 0x01e51a10},
	{"VDMA_H_DETERM_63_32_i_80", 0x01e51a14},
	{"VDMA_H_DETERM_95_64_i_80", 0x01e51a18},
	{"VDMA_L_DETERM_127_96_i_80", 0x01e51a0c},
	{"VDMA_L_DETERM_31_0_i_80", 0x01e51a00},
	{"VDMA_L_DETERM_63_32_i_80", 0x01e51a04},
	{"VDMA_L_DETERM_95_64_i_80", 0x01e51a08},
	{"VDMA_TRIGGER_COUNTER_i_80", 0x01e50940},
};
void omap4_regdump_vdma_dsp_dma_channel_80(void) {
	pr_info("vdma_dsp_dma_channel_80:\n");
	regdump(regdata_vdma_dsp_dma_channel_80, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_80));
}

const struct reginfo regdata_vdma_dsp_dma_channel_81[] = {
	{"VDMA_H_DETERM_127_96_i_81", 0x01e51a3c},
	{"VDMA_H_DETERM_31_0_i_81", 0x01e51a30},
	{"VDMA_H_DETERM_63_32_i_81", 0x01e51a34},
	{"VDMA_H_DETERM_95_64_i_81", 0x01e51a38},
	{"VDMA_L_DETERM_127_96_i_81", 0x01e51a2c},
	{"VDMA_L_DETERM_31_0_i_81", 0x01e51a20},
	{"VDMA_L_DETERM_63_32_i_81", 0x01e51a24},
	{"VDMA_L_DETERM_95_64_i_81", 0x01e51a28},
	{"VDMA_TRIGGER_COUNTER_i_81", 0x01e50944},
};
void omap4_regdump_vdma_dsp_dma_channel_81(void) {
	pr_info("vdma_dsp_dma_channel_81:\n");
	regdump(regdata_vdma_dsp_dma_channel_81, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_81));
}

const struct reginfo regdata_vdma_dsp_dma_channel_82[] = {
	{"VDMA_H_DETERM_127_96_i_82", 0x01e51a5c},
	{"VDMA_H_DETERM_31_0_i_82", 0x01e51a50},
	{"VDMA_H_DETERM_63_32_i_82", 0x01e51a54},
	{"VDMA_H_DETERM_95_64_i_82", 0x01e51a58},
	{"VDMA_L_DETERM_127_96_i_82", 0x01e51a4c},
	{"VDMA_L_DETERM_31_0_i_82", 0x01e51a40},
	{"VDMA_L_DETERM_63_32_i_82", 0x01e51a44},
	{"VDMA_L_DETERM_95_64_i_82", 0x01e51a48},
	{"VDMA_TRIGGER_COUNTER_i_82", 0x01e50948},
};
void omap4_regdump_vdma_dsp_dma_channel_82(void) {
	pr_info("vdma_dsp_dma_channel_82:\n");
	regdump(regdata_vdma_dsp_dma_channel_82, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_82));
}

const struct reginfo regdata_vdma_dsp_dma_channel_83[] = {
	{"VDMA_H_DETERM_127_96_i_83", 0x01e51a7c},
	{"VDMA_H_DETERM_31_0_i_83", 0x01e51a70},
	{"VDMA_H_DETERM_63_32_i_83", 0x01e51a74},
	{"VDMA_H_DETERM_95_64_i_83", 0x01e51a78},
	{"VDMA_L_DETERM_127_96_i_83", 0x01e51a6c},
	{"VDMA_L_DETERM_31_0_i_83", 0x01e51a60},
	{"VDMA_L_DETERM_63_32_i_83", 0x01e51a64},
	{"VDMA_L_DETERM_95_64_i_83", 0x01e51a68},
	{"VDMA_TRIGGER_COUNTER_i_83", 0x01e5094c},
};
void omap4_regdump_vdma_dsp_dma_channel_83(void) {
	pr_info("vdma_dsp_dma_channel_83:\n");
	regdump(regdata_vdma_dsp_dma_channel_83, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_83));
}

const struct reginfo regdata_vdma_dsp_dma_channel_84[] = {
	{"VDMA_H_DETERM_127_96_i_84", 0x01e51a9c},
	{"VDMA_H_DETERM_31_0_i_84", 0x01e51a90},
	{"VDMA_H_DETERM_63_32_i_84", 0x01e51a94},
	{"VDMA_H_DETERM_95_64_i_84", 0x01e51a98},
	{"VDMA_L_DETERM_127_96_i_84", 0x01e51a8c},
	{"VDMA_L_DETERM_31_0_i_84", 0x01e51a80},
	{"VDMA_L_DETERM_63_32_i_84", 0x01e51a84},
	{"VDMA_L_DETERM_95_64_i_84", 0x01e51a88},
	{"VDMA_TRIGGER_COUNTER_i_84", 0x01e50950},
};
void omap4_regdump_vdma_dsp_dma_channel_84(void) {
	pr_info("vdma_dsp_dma_channel_84:\n");
	regdump(regdata_vdma_dsp_dma_channel_84, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_84));
}

const struct reginfo regdata_vdma_dsp_dma_channel_85[] = {
	{"VDMA_H_DETERM_127_96_i_85", 0x01e51abc},
	{"VDMA_H_DETERM_31_0_i_85", 0x01e51ab0},
	{"VDMA_H_DETERM_63_32_i_85", 0x01e51ab4},
	{"VDMA_H_DETERM_95_64_i_85", 0x01e51ab8},
	{"VDMA_L_DETERM_127_96_i_85", 0x01e51aac},
	{"VDMA_L_DETERM_31_0_i_85", 0x01e51aa0},
	{"VDMA_L_DETERM_63_32_i_85", 0x01e51aa4},
	{"VDMA_L_DETERM_95_64_i_85", 0x01e51aa8},
	{"VDMA_TRIGGER_COUNTER_i_85", 0x01e50954},
};
void omap4_regdump_vdma_dsp_dma_channel_85(void) {
	pr_info("vdma_dsp_dma_channel_85:\n");
	regdump(regdata_vdma_dsp_dma_channel_85, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_85));
}

const struct reginfo regdata_vdma_dsp_dma_channel_86[] = {
	{"VDMA_H_DETERM_127_96_i_86", 0x01e51adc},
	{"VDMA_H_DETERM_31_0_i_86", 0x01e51ad0},
	{"VDMA_H_DETERM_63_32_i_86", 0x01e51ad4},
	{"VDMA_H_DETERM_95_64_i_86", 0x01e51ad8},
	{"VDMA_L_DETERM_127_96_i_86", 0x01e51acc},
	{"VDMA_L_DETERM_31_0_i_86", 0x01e51ac0},
	{"VDMA_L_DETERM_63_32_i_86", 0x01e51ac4},
	{"VDMA_L_DETERM_95_64_i_86", 0x01e51ac8},
	{"VDMA_TRIGGER_COUNTER_i_86", 0x01e50958},
};
void omap4_regdump_vdma_dsp_dma_channel_86(void) {
	pr_info("vdma_dsp_dma_channel_86:\n");
	regdump(regdata_vdma_dsp_dma_channel_86, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_86));
}

const struct reginfo regdata_vdma_dsp_dma_channel_87[] = {
	{"VDMA_H_DETERM_127_96_i_87", 0x01e51afc},
	{"VDMA_H_DETERM_31_0_i_87", 0x01e51af0},
	{"VDMA_H_DETERM_63_32_i_87", 0x01e51af4},
	{"VDMA_H_DETERM_95_64_i_87", 0x01e51af8},
	{"VDMA_L_DETERM_127_96_i_87", 0x01e51aec},
	{"VDMA_L_DETERM_31_0_i_87", 0x01e51ae0},
	{"VDMA_L_DETERM_63_32_i_87", 0x01e51ae4},
	{"VDMA_L_DETERM_95_64_i_87", 0x01e51ae8},
	{"VDMA_TRIGGER_COUNTER_i_87", 0x01e5095c},
};
void omap4_regdump_vdma_dsp_dma_channel_87(void) {
	pr_info("vdma_dsp_dma_channel_87:\n");
	regdump(regdata_vdma_dsp_dma_channel_87, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_87));
}

const struct reginfo regdata_vdma_dsp_dma_channel_88[] = {
	{"VDMA_H_DETERM_127_96_i_88", 0x01e51b1c},
	{"VDMA_H_DETERM_31_0_i_88", 0x01e51b10},
	{"VDMA_H_DETERM_63_32_i_88", 0x01e51b14},
	{"VDMA_H_DETERM_95_64_i_88", 0x01e51b18},
	{"VDMA_L_DETERM_127_96_i_88", 0x01e51b0c},
	{"VDMA_L_DETERM_31_0_i_88", 0x01e51b00},
	{"VDMA_L_DETERM_63_32_i_88", 0x01e51b04},
	{"VDMA_L_DETERM_95_64_i_88", 0x01e51b08},
	{"VDMA_TRIGGER_COUNTER_i_88", 0x01e50960},
};
void omap4_regdump_vdma_dsp_dma_channel_88(void) {
	pr_info("vdma_dsp_dma_channel_88:\n");
	regdump(regdata_vdma_dsp_dma_channel_88, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_88));
}

const struct reginfo regdata_vdma_dsp_dma_channel_89[] = {
	{"VDMA_H_DETERM_127_96_i_89", 0x01e51b3c},
	{"VDMA_H_DETERM_31_0_i_89", 0x01e51b30},
	{"VDMA_H_DETERM_63_32_i_89", 0x01e51b34},
	{"VDMA_H_DETERM_95_64_i_89", 0x01e51b38},
	{"VDMA_L_DETERM_127_96_i_89", 0x01e51b2c},
	{"VDMA_L_DETERM_31_0_i_89", 0x01e51b20},
	{"VDMA_L_DETERM_63_32_i_89", 0x01e51b24},
	{"VDMA_L_DETERM_95_64_i_89", 0x01e51b28},
	{"VDMA_TRIGGER_COUNTER_i_89", 0x01e50964},
};
void omap4_regdump_vdma_dsp_dma_channel_89(void) {
	pr_info("vdma_dsp_dma_channel_89:\n");
	regdump(regdata_vdma_dsp_dma_channel_89, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_89));
}

const struct reginfo regdata_vdma_dsp_dma_channel_90[] = {
	{"VDMA_H_DETERM_127_96_i_90", 0x01e51b5c},
	{"VDMA_H_DETERM_31_0_i_90", 0x01e51b50},
	{"VDMA_H_DETERM_63_32_i_90", 0x01e51b54},
	{"VDMA_H_DETERM_95_64_i_90", 0x01e51b58},
	{"VDMA_L_DETERM_127_96_i_90", 0x01e51b4c},
	{"VDMA_L_DETERM_31_0_i_90", 0x01e51b40},
	{"VDMA_L_DETERM_63_32_i_90", 0x01e51b44},
	{"VDMA_L_DETERM_95_64_i_90", 0x01e51b48},
	{"VDMA_TRIGGER_COUNTER_i_90", 0x01e50968},
};
void omap4_regdump_vdma_dsp_dma_channel_90(void) {
	pr_info("vdma_dsp_dma_channel_90:\n");
	regdump(regdata_vdma_dsp_dma_channel_90, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_90));
}

const struct reginfo regdata_vdma_dsp_dma_channel_91[] = {
	{"VDMA_H_DETERM_127_96_i_91", 0x01e51b7c},
	{"VDMA_H_DETERM_31_0_i_91", 0x01e51b70},
	{"VDMA_H_DETERM_63_32_i_91", 0x01e51b74},
	{"VDMA_H_DETERM_95_64_i_91", 0x01e51b78},
	{"VDMA_L_DETERM_127_96_i_91", 0x01e51b6c},
	{"VDMA_L_DETERM_31_0_i_91", 0x01e51b60},
	{"VDMA_L_DETERM_63_32_i_91", 0x01e51b64},
	{"VDMA_L_DETERM_95_64_i_91", 0x01e51b68},
	{"VDMA_TRIGGER_COUNTER_i_91", 0x01e5096c},
};
void omap4_regdump_vdma_dsp_dma_channel_91(void) {
	pr_info("vdma_dsp_dma_channel_91:\n");
	regdump(regdata_vdma_dsp_dma_channel_91, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_91));
}

const struct reginfo regdata_vdma_dsp_dma_channel_92[] = {
	{"VDMA_H_DETERM_127_96_i_92", 0x01e51b9c},
	{"VDMA_H_DETERM_31_0_i_92", 0x01e51b90},
	{"VDMA_H_DETERM_63_32_i_92", 0x01e51b94},
	{"VDMA_H_DETERM_95_64_i_92", 0x01e51b98},
	{"VDMA_L_DETERM_127_96_i_92", 0x01e51b8c},
	{"VDMA_L_DETERM_31_0_i_92", 0x01e51b80},
	{"VDMA_L_DETERM_63_32_i_92", 0x01e51b84},
	{"VDMA_L_DETERM_95_64_i_92", 0x01e51b88},
	{"VDMA_TRIGGER_COUNTER_i_92", 0x01e50970},
};
void omap4_regdump_vdma_dsp_dma_channel_92(void) {
	pr_info("vdma_dsp_dma_channel_92:\n");
	regdump(regdata_vdma_dsp_dma_channel_92, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_92));
}

const struct reginfo regdata_vdma_dsp_dma_channel_93[] = {
	{"VDMA_H_DETERM_127_96_i_93", 0x01e51bbc},
	{"VDMA_H_DETERM_31_0_i_93", 0x01e51bb0},
	{"VDMA_H_DETERM_63_32_i_93", 0x01e51bb4},
	{"VDMA_H_DETERM_95_64_i_93", 0x01e51bb8},
	{"VDMA_L_DETERM_127_96_i_93", 0x01e51bac},
	{"VDMA_L_DETERM_31_0_i_93", 0x01e51ba0},
	{"VDMA_L_DETERM_63_32_i_93", 0x01e51ba4},
	{"VDMA_L_DETERM_95_64_i_93", 0x01e51ba8},
	{"VDMA_TRIGGER_COUNTER_i_93", 0x01e50974},
};
void omap4_regdump_vdma_dsp_dma_channel_93(void) {
	pr_info("vdma_dsp_dma_channel_93:\n");
	regdump(regdata_vdma_dsp_dma_channel_93, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_93));
}

const struct reginfo regdata_vdma_dsp_dma_channel_94[] = {
	{"VDMA_H_DETERM_127_96_i_94", 0x01e51bdc},
	{"VDMA_H_DETERM_31_0_i_94", 0x01e51bd0},
	{"VDMA_H_DETERM_63_32_i_94", 0x01e51bd4},
	{"VDMA_H_DETERM_95_64_i_94", 0x01e51bd8},
	{"VDMA_L_DETERM_127_96_i_94", 0x01e51bcc},
	{"VDMA_L_DETERM_31_0_i_94", 0x01e51bc0},
	{"VDMA_L_DETERM_63_32_i_94", 0x01e51bc4},
	{"VDMA_L_DETERM_95_64_i_94", 0x01e51bc8},
	{"VDMA_TRIGGER_COUNTER_i_94", 0x01e50978},
};
void omap4_regdump_vdma_dsp_dma_channel_94(void) {
	pr_info("vdma_dsp_dma_channel_94:\n");
	regdump(regdata_vdma_dsp_dma_channel_94, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_94));
}

const struct reginfo regdata_vdma_dsp_dma_channel_95[] = {
	{"VDMA_H_DETERM_127_96_i_95", 0x01e51bfc},
	{"VDMA_H_DETERM_31_0_i_95", 0x01e51bf0},
	{"VDMA_H_DETERM_63_32_i_95", 0x01e51bf4},
	{"VDMA_H_DETERM_95_64_i_95", 0x01e51bf8},
	{"VDMA_L_DETERM_127_96_i_95", 0x01e51bec},
	{"VDMA_L_DETERM_31_0_i_95", 0x01e51be0},
	{"VDMA_L_DETERM_63_32_i_95", 0x01e51be4},
	{"VDMA_L_DETERM_95_64_i_95", 0x01e51be8},
	{"VDMA_TRIGGER_COUNTER_i_95", 0x01e5097c},
};
void omap4_regdump_vdma_dsp_dma_channel_95(void) {
	pr_info("vdma_dsp_dma_channel_95:\n");
	regdump(regdata_vdma_dsp_dma_channel_95, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_95));
}

const struct reginfo regdata_vdma_dsp_dma_channel_96[] = {
	{"VDMA_H_DETERM_127_96_i_96", 0x01e51c1c},
	{"VDMA_H_DETERM_31_0_i_96", 0x01e51c10},
	{"VDMA_H_DETERM_63_32_i_96", 0x01e51c14},
	{"VDMA_H_DETERM_95_64_i_96", 0x01e51c18},
	{"VDMA_L_DETERM_127_96_i_96", 0x01e51c0c},
	{"VDMA_L_DETERM_31_0_i_96", 0x01e51c00},
	{"VDMA_L_DETERM_63_32_i_96", 0x01e51c04},
	{"VDMA_L_DETERM_95_64_i_96", 0x01e51c08},
	{"VDMA_TRIGGER_COUNTER_i_96", 0x01e50980},
};
void omap4_regdump_vdma_dsp_dma_channel_96(void) {
	pr_info("vdma_dsp_dma_channel_96:\n");
	regdump(regdata_vdma_dsp_dma_channel_96, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_96));
}

const struct reginfo regdata_vdma_dsp_dma_channel_97[] = {
	{"VDMA_H_DETERM_127_96_i_97", 0x01e51c3c},
	{"VDMA_H_DETERM_31_0_i_97", 0x01e51c30},
	{"VDMA_H_DETERM_63_32_i_97", 0x01e51c34},
	{"VDMA_H_DETERM_95_64_i_97", 0x01e51c38},
	{"VDMA_L_DETERM_127_96_i_97", 0x01e51c2c},
	{"VDMA_L_DETERM_31_0_i_97", 0x01e51c20},
	{"VDMA_L_DETERM_63_32_i_97", 0x01e51c24},
	{"VDMA_L_DETERM_95_64_i_97", 0x01e51c28},
	{"VDMA_TRIGGER_COUNTER_i_97", 0x01e50984},
};
void omap4_regdump_vdma_dsp_dma_channel_97(void) {
	pr_info("vdma_dsp_dma_channel_97:\n");
	regdump(regdata_vdma_dsp_dma_channel_97, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_97));
}

const struct reginfo regdata_vdma_dsp_dma_channel_98[] = {
	{"VDMA_H_DETERM_127_96_i_98", 0x01e51c5c},
	{"VDMA_H_DETERM_31_0_i_98", 0x01e51c50},
	{"VDMA_H_DETERM_63_32_i_98", 0x01e51c54},
	{"VDMA_H_DETERM_95_64_i_98", 0x01e51c58},
	{"VDMA_L_DETERM_127_96_i_98", 0x01e51c4c},
	{"VDMA_L_DETERM_31_0_i_98", 0x01e51c40},
	{"VDMA_L_DETERM_63_32_i_98", 0x01e51c44},
	{"VDMA_L_DETERM_95_64_i_98", 0x01e51c48},
	{"VDMA_TRIGGER_COUNTER_i_98", 0x01e50988},
};
void omap4_regdump_vdma_dsp_dma_channel_98(void) {
	pr_info("vdma_dsp_dma_channel_98:\n");
	regdump(regdata_vdma_dsp_dma_channel_98, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_98));
}

const struct reginfo regdata_vdma_dsp_dma_channel_99[] = {
	{"VDMA_H_DETERM_127_96_i_99", 0x01e51c7c},
	{"VDMA_H_DETERM_31_0_i_99", 0x01e51c70},
	{"VDMA_H_DETERM_63_32_i_99", 0x01e51c74},
	{"VDMA_H_DETERM_95_64_i_99", 0x01e51c78},
	{"VDMA_L_DETERM_127_96_i_99", 0x01e51c6c},
	{"VDMA_L_DETERM_31_0_i_99", 0x01e51c60},
	{"VDMA_L_DETERM_63_32_i_99", 0x01e51c64},
	{"VDMA_L_DETERM_95_64_i_99", 0x01e51c68},
	{"VDMA_TRIGGER_COUNTER_i_99", 0x01e5098c},
};
void omap4_regdump_vdma_dsp_dma_channel_99(void) {
	pr_info("vdma_dsp_dma_channel_99:\n");
	regdump(regdata_vdma_dsp_dma_channel_99, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_99));
}

const struct reginfo regdata_vdma_dsp_dma_channel_100[] = {
	{"VDMA_H_DETERM_127_96_i_100", 0x01e51c9c},
	{"VDMA_H_DETERM_31_0_i_100", 0x01e51c90},
	{"VDMA_H_DETERM_63_32_i_100", 0x01e51c94},
	{"VDMA_H_DETERM_95_64_i_100", 0x01e51c98},
	{"VDMA_L_DETERM_127_96_i_100", 0x01e51c8c},
	{"VDMA_L_DETERM_31_0_i_100", 0x01e51c80},
	{"VDMA_L_DETERM_63_32_i_100", 0x01e51c84},
	{"VDMA_L_DETERM_95_64_i_100", 0x01e51c88},
	{"VDMA_TRIGGER_COUNTER_i_100", 0x01e50990},
};
void omap4_regdump_vdma_dsp_dma_channel_100(void) {
	pr_info("vdma_dsp_dma_channel_100:\n");
	regdump(regdata_vdma_dsp_dma_channel_100, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_100));
}

const struct reginfo regdata_vdma_dsp_dma_channel_101[] = {
	{"VDMA_H_DETERM_127_96_i_101", 0x01e51cbc},
	{"VDMA_H_DETERM_31_0_i_101", 0x01e51cb0},
	{"VDMA_H_DETERM_63_32_i_101", 0x01e51cb4},
	{"VDMA_H_DETERM_95_64_i_101", 0x01e51cb8},
	{"VDMA_L_DETERM_127_96_i_101", 0x01e51cac},
	{"VDMA_L_DETERM_31_0_i_101", 0x01e51ca0},
	{"VDMA_L_DETERM_63_32_i_101", 0x01e51ca4},
	{"VDMA_L_DETERM_95_64_i_101", 0x01e51ca8},
	{"VDMA_TRIGGER_COUNTER_i_101", 0x01e50994},
};
void omap4_regdump_vdma_dsp_dma_channel_101(void) {
	pr_info("vdma_dsp_dma_channel_101:\n");
	regdump(regdata_vdma_dsp_dma_channel_101, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_101));
}

const struct reginfo regdata_vdma_dsp_dma_channel_102[] = {
	{"VDMA_H_DETERM_127_96_i_102", 0x01e51cdc},
	{"VDMA_H_DETERM_31_0_i_102", 0x01e51cd0},
	{"VDMA_H_DETERM_63_32_i_102", 0x01e51cd4},
	{"VDMA_H_DETERM_95_64_i_102", 0x01e51cd8},
	{"VDMA_L_DETERM_127_96_i_102", 0x01e51ccc},
	{"VDMA_L_DETERM_31_0_i_102", 0x01e51cc0},
	{"VDMA_L_DETERM_63_32_i_102", 0x01e51cc4},
	{"VDMA_L_DETERM_95_64_i_102", 0x01e51cc8},
	{"VDMA_TRIGGER_COUNTER_i_102", 0x01e50998},
};
void omap4_regdump_vdma_dsp_dma_channel_102(void) {
	pr_info("vdma_dsp_dma_channel_102:\n");
	regdump(regdata_vdma_dsp_dma_channel_102, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_102));
}

const struct reginfo regdata_vdma_dsp_dma_channel_103[] = {
	{"VDMA_H_DETERM_127_96_i_103", 0x01e51cfc},
	{"VDMA_H_DETERM_31_0_i_103", 0x01e51cf0},
	{"VDMA_H_DETERM_63_32_i_103", 0x01e51cf4},
	{"VDMA_H_DETERM_95_64_i_103", 0x01e51cf8},
	{"VDMA_L_DETERM_127_96_i_103", 0x01e51cec},
	{"VDMA_L_DETERM_31_0_i_103", 0x01e51ce0},
	{"VDMA_L_DETERM_63_32_i_103", 0x01e51ce4},
	{"VDMA_L_DETERM_95_64_i_103", 0x01e51ce8},
	{"VDMA_TRIGGER_COUNTER_i_103", 0x01e5099c},
};
void omap4_regdump_vdma_dsp_dma_channel_103(void) {
	pr_info("vdma_dsp_dma_channel_103:\n");
	regdump(regdata_vdma_dsp_dma_channel_103, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_103));
}

const struct reginfo regdata_vdma_dsp_dma_channel_104[] = {
	{"VDMA_H_DETERM_127_96_i_104", 0x01e51d1c},
	{"VDMA_H_DETERM_31_0_i_104", 0x01e51d10},
	{"VDMA_H_DETERM_63_32_i_104", 0x01e51d14},
	{"VDMA_H_DETERM_95_64_i_104", 0x01e51d18},
	{"VDMA_L_DETERM_127_96_i_104", 0x01e51d0c},
	{"VDMA_L_DETERM_31_0_i_104", 0x01e51d00},
	{"VDMA_L_DETERM_63_32_i_104", 0x01e51d04},
	{"VDMA_L_DETERM_95_64_i_104", 0x01e51d08},
	{"VDMA_TRIGGER_COUNTER_i_104", 0x01e509a0},
};
void omap4_regdump_vdma_dsp_dma_channel_104(void) {
	pr_info("vdma_dsp_dma_channel_104:\n");
	regdump(regdata_vdma_dsp_dma_channel_104, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_104));
}

const struct reginfo regdata_vdma_dsp_dma_channel_105[] = {
	{"VDMA_H_DETERM_127_96_i_105", 0x01e51d3c},
	{"VDMA_H_DETERM_31_0_i_105", 0x01e51d30},
	{"VDMA_H_DETERM_63_32_i_105", 0x01e51d34},
	{"VDMA_H_DETERM_95_64_i_105", 0x01e51d38},
	{"VDMA_L_DETERM_127_96_i_105", 0x01e51d2c},
	{"VDMA_L_DETERM_31_0_i_105", 0x01e51d20},
	{"VDMA_L_DETERM_63_32_i_105", 0x01e51d24},
	{"VDMA_L_DETERM_95_64_i_105", 0x01e51d28},
	{"VDMA_TRIGGER_COUNTER_i_105", 0x01e509a4},
};
void omap4_regdump_vdma_dsp_dma_channel_105(void) {
	pr_info("vdma_dsp_dma_channel_105:\n");
	regdump(regdata_vdma_dsp_dma_channel_105, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_105));
}

const struct reginfo regdata_vdma_dsp_dma_channel_106[] = {
	{"VDMA_H_DETERM_127_96_i_106", 0x01e51d5c},
	{"VDMA_H_DETERM_31_0_i_106", 0x01e51d50},
	{"VDMA_H_DETERM_63_32_i_106", 0x01e51d54},
	{"VDMA_H_DETERM_95_64_i_106", 0x01e51d58},
	{"VDMA_L_DETERM_127_96_i_106", 0x01e51d4c},
	{"VDMA_L_DETERM_31_0_i_106", 0x01e51d40},
	{"VDMA_L_DETERM_63_32_i_106", 0x01e51d44},
	{"VDMA_L_DETERM_95_64_i_106", 0x01e51d48},
	{"VDMA_TRIGGER_COUNTER_i_106", 0x01e509a8},
};
void omap4_regdump_vdma_dsp_dma_channel_106(void) {
	pr_info("vdma_dsp_dma_channel_106:\n");
	regdump(regdata_vdma_dsp_dma_channel_106, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_106));
}

const struct reginfo regdata_vdma_dsp_dma_channel_107[] = {
	{"VDMA_H_DETERM_127_96_i_107", 0x01e51d7c},
	{"VDMA_H_DETERM_31_0_i_107", 0x01e51d70},
	{"VDMA_H_DETERM_63_32_i_107", 0x01e51d74},
	{"VDMA_H_DETERM_95_64_i_107", 0x01e51d78},
	{"VDMA_L_DETERM_127_96_i_107", 0x01e51d6c},
	{"VDMA_L_DETERM_31_0_i_107", 0x01e51d60},
	{"VDMA_L_DETERM_63_32_i_107", 0x01e51d64},
	{"VDMA_L_DETERM_95_64_i_107", 0x01e51d68},
	{"VDMA_TRIGGER_COUNTER_i_107", 0x01e509ac},
};
void omap4_regdump_vdma_dsp_dma_channel_107(void) {
	pr_info("vdma_dsp_dma_channel_107:\n");
	regdump(regdata_vdma_dsp_dma_channel_107, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_107));
}

const struct reginfo regdata_vdma_dsp_dma_channel_108[] = {
	{"VDMA_H_DETERM_127_96_i_108", 0x01e51d9c},
	{"VDMA_H_DETERM_31_0_i_108", 0x01e51d90},
	{"VDMA_H_DETERM_63_32_i_108", 0x01e51d94},
	{"VDMA_H_DETERM_95_64_i_108", 0x01e51d98},
	{"VDMA_L_DETERM_127_96_i_108", 0x01e51d8c},
	{"VDMA_L_DETERM_31_0_i_108", 0x01e51d80},
	{"VDMA_L_DETERM_63_32_i_108", 0x01e51d84},
	{"VDMA_L_DETERM_95_64_i_108", 0x01e51d88},
	{"VDMA_TRIGGER_COUNTER_i_108", 0x01e509b0},
};
void omap4_regdump_vdma_dsp_dma_channel_108(void) {
	pr_info("vdma_dsp_dma_channel_108:\n");
	regdump(regdata_vdma_dsp_dma_channel_108, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_108));
}

const struct reginfo regdata_vdma_dsp_dma_channel_109[] = {
	{"VDMA_H_DETERM_127_96_i_109", 0x01e51dbc},
	{"VDMA_H_DETERM_31_0_i_109", 0x01e51db0},
	{"VDMA_H_DETERM_63_32_i_109", 0x01e51db4},
	{"VDMA_H_DETERM_95_64_i_109", 0x01e51db8},
	{"VDMA_L_DETERM_127_96_i_109", 0x01e51dac},
	{"VDMA_L_DETERM_31_0_i_109", 0x01e51da0},
	{"VDMA_L_DETERM_63_32_i_109", 0x01e51da4},
	{"VDMA_L_DETERM_95_64_i_109", 0x01e51da8},
	{"VDMA_TRIGGER_COUNTER_i_109", 0x01e509b4},
};
void omap4_regdump_vdma_dsp_dma_channel_109(void) {
	pr_info("vdma_dsp_dma_channel_109:\n");
	regdump(regdata_vdma_dsp_dma_channel_109, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_109));
}

const struct reginfo regdata_vdma_dsp_dma_channel_110[] = {
	{"VDMA_H_DETERM_127_96_i_110", 0x01e51ddc},
	{"VDMA_H_DETERM_31_0_i_110", 0x01e51dd0},
	{"VDMA_H_DETERM_63_32_i_110", 0x01e51dd4},
	{"VDMA_H_DETERM_95_64_i_110", 0x01e51dd8},
	{"VDMA_L_DETERM_127_96_i_110", 0x01e51dcc},
	{"VDMA_L_DETERM_31_0_i_110", 0x01e51dc0},
	{"VDMA_L_DETERM_63_32_i_110", 0x01e51dc4},
	{"VDMA_L_DETERM_95_64_i_110", 0x01e51dc8},
	{"VDMA_TRIGGER_COUNTER_i_110", 0x01e509b8},
};
void omap4_regdump_vdma_dsp_dma_channel_110(void) {
	pr_info("vdma_dsp_dma_channel_110:\n");
	regdump(regdata_vdma_dsp_dma_channel_110, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_110));
}

const struct reginfo regdata_vdma_dsp_dma_channel_111[] = {
	{"VDMA_H_DETERM_127_96_i_111", 0x01e51dfc},
	{"VDMA_H_DETERM_31_0_i_111", 0x01e51df0},
	{"VDMA_H_DETERM_63_32_i_111", 0x01e51df4},
	{"VDMA_H_DETERM_95_64_i_111", 0x01e51df8},
	{"VDMA_L_DETERM_127_96_i_111", 0x01e51dec},
	{"VDMA_L_DETERM_31_0_i_111", 0x01e51de0},
	{"VDMA_L_DETERM_63_32_i_111", 0x01e51de4},
	{"VDMA_L_DETERM_95_64_i_111", 0x01e51de8},
	{"VDMA_TRIGGER_COUNTER_i_111", 0x01e509bc},
};
void omap4_regdump_vdma_dsp_dma_channel_111(void) {
	pr_info("vdma_dsp_dma_channel_111:\n");
	regdump(regdata_vdma_dsp_dma_channel_111, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_111));
}

const struct reginfo regdata_vdma_dsp_dma_channel_112[] = {
	{"VDMA_H_DETERM_127_96_i_112", 0x01e51e1c},
	{"VDMA_H_DETERM_31_0_i_112", 0x01e51e10},
	{"VDMA_H_DETERM_63_32_i_112", 0x01e51e14},
	{"VDMA_H_DETERM_95_64_i_112", 0x01e51e18},
	{"VDMA_L_DETERM_127_96_i_112", 0x01e51e0c},
	{"VDMA_L_DETERM_31_0_i_112", 0x01e51e00},
	{"VDMA_L_DETERM_63_32_i_112", 0x01e51e04},
	{"VDMA_L_DETERM_95_64_i_112", 0x01e51e08},
	{"VDMA_TRIGGER_COUNTER_i_112", 0x01e509c0},
};
void omap4_regdump_vdma_dsp_dma_channel_112(void) {
	pr_info("vdma_dsp_dma_channel_112:\n");
	regdump(regdata_vdma_dsp_dma_channel_112, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_112));
}

const struct reginfo regdata_vdma_dsp_dma_channel_113[] = {
	{"VDMA_H_DETERM_127_96_i_113", 0x01e51e3c},
	{"VDMA_H_DETERM_31_0_i_113", 0x01e51e30},
	{"VDMA_H_DETERM_63_32_i_113", 0x01e51e34},
	{"VDMA_H_DETERM_95_64_i_113", 0x01e51e38},
	{"VDMA_L_DETERM_127_96_i_113", 0x01e51e2c},
	{"VDMA_L_DETERM_31_0_i_113", 0x01e51e20},
	{"VDMA_L_DETERM_63_32_i_113", 0x01e51e24},
	{"VDMA_L_DETERM_95_64_i_113", 0x01e51e28},
	{"VDMA_TRIGGER_COUNTER_i_113", 0x01e509c4},
};
void omap4_regdump_vdma_dsp_dma_channel_113(void) {
	pr_info("vdma_dsp_dma_channel_113:\n");
	regdump(regdata_vdma_dsp_dma_channel_113, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_113));
}

const struct reginfo regdata_vdma_dsp_dma_channel_114[] = {
	{"VDMA_H_DETERM_127_96_i_114", 0x01e51e5c},
	{"VDMA_H_DETERM_31_0_i_114", 0x01e51e50},
	{"VDMA_H_DETERM_63_32_i_114", 0x01e51e54},
	{"VDMA_H_DETERM_95_64_i_114", 0x01e51e58},
	{"VDMA_L_DETERM_127_96_i_114", 0x01e51e4c},
	{"VDMA_L_DETERM_31_0_i_114", 0x01e51e40},
	{"VDMA_L_DETERM_63_32_i_114", 0x01e51e44},
	{"VDMA_L_DETERM_95_64_i_114", 0x01e51e48},
	{"VDMA_TRIGGER_COUNTER_i_114", 0x01e509c8},
};
void omap4_regdump_vdma_dsp_dma_channel_114(void) {
	pr_info("vdma_dsp_dma_channel_114:\n");
	regdump(regdata_vdma_dsp_dma_channel_114, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_114));
}

const struct reginfo regdata_vdma_dsp_dma_channel_115[] = {
	{"VDMA_H_DETERM_127_96_i_115", 0x01e51e7c},
	{"VDMA_H_DETERM_31_0_i_115", 0x01e51e70},
	{"VDMA_H_DETERM_63_32_i_115", 0x01e51e74},
	{"VDMA_H_DETERM_95_64_i_115", 0x01e51e78},
	{"VDMA_L_DETERM_127_96_i_115", 0x01e51e6c},
	{"VDMA_L_DETERM_31_0_i_115", 0x01e51e60},
	{"VDMA_L_DETERM_63_32_i_115", 0x01e51e64},
	{"VDMA_L_DETERM_95_64_i_115", 0x01e51e68},
	{"VDMA_TRIGGER_COUNTER_i_115", 0x01e509cc},
};
void omap4_regdump_vdma_dsp_dma_channel_115(void) {
	pr_info("vdma_dsp_dma_channel_115:\n");
	regdump(regdata_vdma_dsp_dma_channel_115, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_115));
}

const struct reginfo regdata_vdma_dsp_dma_channel_116[] = {
	{"VDMA_H_DETERM_127_96_i_116", 0x01e51e9c},
	{"VDMA_H_DETERM_31_0_i_116", 0x01e51e90},
	{"VDMA_H_DETERM_63_32_i_116", 0x01e51e94},
	{"VDMA_H_DETERM_95_64_i_116", 0x01e51e98},
	{"VDMA_L_DETERM_127_96_i_116", 0x01e51e8c},
	{"VDMA_L_DETERM_31_0_i_116", 0x01e51e80},
	{"VDMA_L_DETERM_63_32_i_116", 0x01e51e84},
	{"VDMA_L_DETERM_95_64_i_116", 0x01e51e88},
	{"VDMA_TRIGGER_COUNTER_i_116", 0x01e509d0},
};
void omap4_regdump_vdma_dsp_dma_channel_116(void) {
	pr_info("vdma_dsp_dma_channel_116:\n");
	regdump(regdata_vdma_dsp_dma_channel_116, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_116));
}

const struct reginfo regdata_vdma_dsp_dma_channel_117[] = {
	{"VDMA_H_DETERM_127_96_i_117", 0x01e51ebc},
	{"VDMA_H_DETERM_31_0_i_117", 0x01e51eb0},
	{"VDMA_H_DETERM_63_32_i_117", 0x01e51eb4},
	{"VDMA_H_DETERM_95_64_i_117", 0x01e51eb8},
	{"VDMA_L_DETERM_127_96_i_117", 0x01e51eac},
	{"VDMA_L_DETERM_31_0_i_117", 0x01e51ea0},
	{"VDMA_L_DETERM_63_32_i_117", 0x01e51ea4},
	{"VDMA_L_DETERM_95_64_i_117", 0x01e51ea8},
	{"VDMA_TRIGGER_COUNTER_i_117", 0x01e509d4},
};
void omap4_regdump_vdma_dsp_dma_channel_117(void) {
	pr_info("vdma_dsp_dma_channel_117:\n");
	regdump(regdata_vdma_dsp_dma_channel_117, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_117));
}

const struct reginfo regdata_vdma_dsp_dma_channel_118[] = {
	{"VDMA_H_DETERM_127_96_i_118", 0x01e51edc},
	{"VDMA_H_DETERM_31_0_i_118", 0x01e51ed0},
	{"VDMA_H_DETERM_63_32_i_118", 0x01e51ed4},
	{"VDMA_H_DETERM_95_64_i_118", 0x01e51ed8},
	{"VDMA_L_DETERM_127_96_i_118", 0x01e51ecc},
	{"VDMA_L_DETERM_31_0_i_118", 0x01e51ec0},
	{"VDMA_L_DETERM_63_32_i_118", 0x01e51ec4},
	{"VDMA_L_DETERM_95_64_i_118", 0x01e51ec8},
	{"VDMA_TRIGGER_COUNTER_i_118", 0x01e509d8},
};
void omap4_regdump_vdma_dsp_dma_channel_118(void) {
	pr_info("vdma_dsp_dma_channel_118:\n");
	regdump(regdata_vdma_dsp_dma_channel_118, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_118));
}

const struct reginfo regdata_vdma_dsp_dma_channel_119[] = {
	{"VDMA_H_DETERM_127_96_i_119", 0x01e51efc},
	{"VDMA_H_DETERM_31_0_i_119", 0x01e51ef0},
	{"VDMA_H_DETERM_63_32_i_119", 0x01e51ef4},
	{"VDMA_H_DETERM_95_64_i_119", 0x01e51ef8},
	{"VDMA_L_DETERM_127_96_i_119", 0x01e51eec},
	{"VDMA_L_DETERM_31_0_i_119", 0x01e51ee0},
	{"VDMA_L_DETERM_63_32_i_119", 0x01e51ee4},
	{"VDMA_L_DETERM_95_64_i_119", 0x01e51ee8},
	{"VDMA_TRIGGER_COUNTER_i_119", 0x01e509dc},
};
void omap4_regdump_vdma_dsp_dma_channel_119(void) {
	pr_info("vdma_dsp_dma_channel_119:\n");
	regdump(regdata_vdma_dsp_dma_channel_119, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_119));
}

const struct reginfo regdata_vdma_dsp_dma_channel_120[] = {
	{"VDMA_H_DETERM_127_96_i_120", 0x01e51f1c},
	{"VDMA_H_DETERM_31_0_i_120", 0x01e51f10},
	{"VDMA_H_DETERM_63_32_i_120", 0x01e51f14},
	{"VDMA_H_DETERM_95_64_i_120", 0x01e51f18},
	{"VDMA_L_DETERM_127_96_i_120", 0x01e51f0c},
	{"VDMA_L_DETERM_31_0_i_120", 0x01e51f00},
	{"VDMA_L_DETERM_63_32_i_120", 0x01e51f04},
	{"VDMA_L_DETERM_95_64_i_120", 0x01e51f08},
	{"VDMA_TRIGGER_COUNTER_i_120", 0x01e509e0},
};
void omap4_regdump_vdma_dsp_dma_channel_120(void) {
	pr_info("vdma_dsp_dma_channel_120:\n");
	regdump(regdata_vdma_dsp_dma_channel_120, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_120));
}

const struct reginfo regdata_vdma_dsp_dma_channel_121[] = {
	{"VDMA_H_DETERM_127_96_i_121", 0x01e51f3c},
	{"VDMA_H_DETERM_31_0_i_121", 0x01e51f30},
	{"VDMA_H_DETERM_63_32_i_121", 0x01e51f34},
	{"VDMA_H_DETERM_95_64_i_121", 0x01e51f38},
	{"VDMA_L_DETERM_127_96_i_121", 0x01e51f2c},
	{"VDMA_L_DETERM_31_0_i_121", 0x01e51f20},
	{"VDMA_L_DETERM_63_32_i_121", 0x01e51f24},
	{"VDMA_L_DETERM_95_64_i_121", 0x01e51f28},
	{"VDMA_TRIGGER_COUNTER_i_121", 0x01e509e4},
};
void omap4_regdump_vdma_dsp_dma_channel_121(void) {
	pr_info("vdma_dsp_dma_channel_121:\n");
	regdump(regdata_vdma_dsp_dma_channel_121, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_121));
}

const struct reginfo regdata_vdma_dsp_dma_channel_122[] = {
	{"VDMA_H_DETERM_127_96_i_122", 0x01e51f5c},
	{"VDMA_H_DETERM_31_0_i_122", 0x01e51f50},
	{"VDMA_H_DETERM_63_32_i_122", 0x01e51f54},
	{"VDMA_H_DETERM_95_64_i_122", 0x01e51f58},
	{"VDMA_L_DETERM_127_96_i_122", 0x01e51f4c},
	{"VDMA_L_DETERM_31_0_i_122", 0x01e51f40},
	{"VDMA_L_DETERM_63_32_i_122", 0x01e51f44},
	{"VDMA_L_DETERM_95_64_i_122", 0x01e51f48},
	{"VDMA_TRIGGER_COUNTER_i_122", 0x01e509e8},
};
void omap4_regdump_vdma_dsp_dma_channel_122(void) {
	pr_info("vdma_dsp_dma_channel_122:\n");
	regdump(regdata_vdma_dsp_dma_channel_122, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_122));
}

const struct reginfo regdata_vdma_dsp_dma_channel_123[] = {
	{"VDMA_H_DETERM_127_96_i_123", 0x01e51f7c},
	{"VDMA_H_DETERM_31_0_i_123", 0x01e51f70},
	{"VDMA_H_DETERM_63_32_i_123", 0x01e51f74},
	{"VDMA_H_DETERM_95_64_i_123", 0x01e51f78},
	{"VDMA_L_DETERM_127_96_i_123", 0x01e51f6c},
	{"VDMA_L_DETERM_31_0_i_123", 0x01e51f60},
	{"VDMA_L_DETERM_63_32_i_123", 0x01e51f64},
	{"VDMA_L_DETERM_95_64_i_123", 0x01e51f68},
	{"VDMA_TRIGGER_COUNTER_i_123", 0x01e509ec},
};
void omap4_regdump_vdma_dsp_dma_channel_123(void) {
	pr_info("vdma_dsp_dma_channel_123:\n");
	regdump(regdata_vdma_dsp_dma_channel_123, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_123));
}

const struct reginfo regdata_vdma_dsp_dma_channel_124[] = {
	{"VDMA_H_DETERM_127_96_i_124", 0x01e51f9c},
	{"VDMA_H_DETERM_31_0_i_124", 0x01e51f90},
	{"VDMA_H_DETERM_63_32_i_124", 0x01e51f94},
	{"VDMA_H_DETERM_95_64_i_124", 0x01e51f98},
	{"VDMA_L_DETERM_127_96_i_124", 0x01e51f8c},
	{"VDMA_L_DETERM_31_0_i_124", 0x01e51f80},
	{"VDMA_L_DETERM_63_32_i_124", 0x01e51f84},
	{"VDMA_L_DETERM_95_64_i_124", 0x01e51f88},
	{"VDMA_TRIGGER_COUNTER_i_124", 0x01e509f0},
};
void omap4_regdump_vdma_dsp_dma_channel_124(void) {
	pr_info("vdma_dsp_dma_channel_124:\n");
	regdump(regdata_vdma_dsp_dma_channel_124, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_124));
}

const struct reginfo regdata_vdma_dsp_dma_channel_125[] = {
	{"VDMA_H_DETERM_127_96_i_125", 0x01e51fbc},
	{"VDMA_H_DETERM_31_0_i_125", 0x01e51fb0},
	{"VDMA_H_DETERM_63_32_i_125", 0x01e51fb4},
	{"VDMA_H_DETERM_95_64_i_125", 0x01e51fb8},
	{"VDMA_L_DETERM_127_96_i_125", 0x01e51fac},
	{"VDMA_L_DETERM_31_0_i_125", 0x01e51fa0},
	{"VDMA_L_DETERM_63_32_i_125", 0x01e51fa4},
	{"VDMA_L_DETERM_95_64_i_125", 0x01e51fa8},
	{"VDMA_TRIGGER_COUNTER_i_125", 0x01e509f4},
};
void omap4_regdump_vdma_dsp_dma_channel_125(void) {
	pr_info("vdma_dsp_dma_channel_125:\n");
	regdump(regdata_vdma_dsp_dma_channel_125, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_125));
}

const struct reginfo regdata_vdma_dsp_dma_channel_126[] = {
	{"VDMA_H_DETERM_127_96_i_126", 0x01e51fdc},
	{"VDMA_H_DETERM_31_0_i_126", 0x01e51fd0},
	{"VDMA_H_DETERM_63_32_i_126", 0x01e51fd4},
	{"VDMA_H_DETERM_95_64_i_126", 0x01e51fd8},
	{"VDMA_L_DETERM_127_96_i_126", 0x01e51fcc},
	{"VDMA_L_DETERM_31_0_i_126", 0x01e51fc0},
	{"VDMA_L_DETERM_63_32_i_126", 0x01e51fc4},
	{"VDMA_L_DETERM_95_64_i_126", 0x01e51fc8},
	{"VDMA_TRIGGER_COUNTER_i_126", 0x01e509f8},
};
void omap4_regdump_vdma_dsp_dma_channel_126(void) {
	pr_info("vdma_dsp_dma_channel_126:\n");
	regdump(regdata_vdma_dsp_dma_channel_126, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_126));
}

const struct reginfo regdata_vdma_dsp_dma_channel_127[] = {
	{"VDMA_H_DETERM_127_96_i_127", 0x01e51ffc},
	{"VDMA_H_DETERM_31_0_i_127", 0x01e51ff0},
	{"VDMA_H_DETERM_63_32_i_127", 0x01e51ff4},
	{"VDMA_H_DETERM_95_64_i_127", 0x01e51ff8},
	{"VDMA_L_DETERM_127_96_i_127", 0x01e51fec},
	{"VDMA_L_DETERM_31_0_i_127", 0x01e51fe0},
	{"VDMA_L_DETERM_63_32_i_127", 0x01e51fe4},
	{"VDMA_L_DETERM_95_64_i_127", 0x01e51fe8},
	{"VDMA_TRIGGER_COUNTER_i_127", 0x01e509fc},
};
void omap4_regdump_vdma_dsp_dma_channel_127(void) {
	pr_info("vdma_dsp_dma_channel_127:\n");
	regdump(regdata_vdma_dsp_dma_channel_127, ARRAY_SIZE(regdata_vdma_dsp_dma_channel_127));
}

const struct reginfo regdata_vdma_l3interconnect[] = {
	{"VDMA_REVISION", 0x5a050000},
	{"VDMA_SYSCONFIG", 0x5a050010},
	{"VDMA_IRQSTATUS_RAW_0", 0x5a050024},
	{"VDMA_IRQSTATUS_0", 0x5a050028},
	{"VDMA_IRQENABLE_SET_0", 0x5a05002c},
	{"VDMA_IRQENABLE_CLR_0", 0x5a050030},
	{"VDMA_IRQSTATUS_RAW_1", 0x5a050034},
	{"VDMA_IRQSTATUS_1", 0x5a050038},
	{"VDMA_IRQENABLE_SET_1", 0x5a05003c},
	{"VDMA_IRQENABLE_CLR_1", 0x5a050040},
	{"VDMA_IRQSTATUS_RAW_2", 0x5a050044},
	{"VDMA_IRQSTATUS_2", 0x5a050048},
	{"VDMA_IRQENABLE_SET_2", 0x5a05004c},
	{"VDMA_IRQENABLE_CLR_2", 0x5a050050},
	{"VDMA_SYNCHR_LIST_LEVEL", 0x5a050054},
	{"VDMA_ASYNCHR_LIST_LEVEL", 0x5a050058},
	{"VDMA_NON_DETERM_FIFO_LEVEL", 0x5a05005c},
	{"VDMA_TBA", 0x5a050060},
	{"VDMA_CONTEXT_STATUS", 0x5a050064},
	{"VDMA_GROUP_TRIGGER", 0x5a050068},
	{"VDMA_MAX_CONTEXT_SYNCHR", 0x5a05006c},
	{"VDMA_MAX_CONTEXT_ASYNCHR", 0x5a050070},
	{"VDMA_IRQ_NEOG", 0x5a050074},
};
void omap4_regdump_vdma_l3interconnect(void) {
	pr_info("vdma_l3interconnect:\n");
	regdump(regdata_vdma_l3interconnect, ARRAY_SIZE(regdata_vdma_l3interconnect));
	omap4_regdump_vdma_l3interconnect_dma_channel_0();
	omap4_regdump_vdma_l3interconnect_dma_channel_1();
	omap4_regdump_vdma_l3interconnect_dma_channel_2();
	omap4_regdump_vdma_l3interconnect_dma_channel_3();
	omap4_regdump_vdma_l3interconnect_dma_channel_4();
	omap4_regdump_vdma_l3interconnect_dma_channel_5();
	omap4_regdump_vdma_l3interconnect_dma_channel_6();
	omap4_regdump_vdma_l3interconnect_dma_channel_7();
	omap4_regdump_vdma_l3interconnect_dma_channel_8();
	omap4_regdump_vdma_l3interconnect_dma_channel_9();
	omap4_regdump_vdma_l3interconnect_dma_channel_10();
	omap4_regdump_vdma_l3interconnect_dma_channel_11();
	omap4_regdump_vdma_l3interconnect_dma_channel_12();
	omap4_regdump_vdma_l3interconnect_dma_channel_13();
	omap4_regdump_vdma_l3interconnect_dma_channel_14();
	omap4_regdump_vdma_l3interconnect_dma_channel_15();
	omap4_regdump_vdma_l3interconnect_dma_channel_16();
	omap4_regdump_vdma_l3interconnect_dma_channel_17();
	omap4_regdump_vdma_l3interconnect_dma_channel_18();
	omap4_regdump_vdma_l3interconnect_dma_channel_19();
	omap4_regdump_vdma_l3interconnect_dma_channel_20();
	omap4_regdump_vdma_l3interconnect_dma_channel_21();
	omap4_regdump_vdma_l3interconnect_dma_channel_22();
	omap4_regdump_vdma_l3interconnect_dma_channel_23();
	omap4_regdump_vdma_l3interconnect_dma_channel_24();
	omap4_regdump_vdma_l3interconnect_dma_channel_25();
	omap4_regdump_vdma_l3interconnect_dma_channel_26();
	omap4_regdump_vdma_l3interconnect_dma_channel_27();
	omap4_regdump_vdma_l3interconnect_dma_channel_28();
	omap4_regdump_vdma_l3interconnect_dma_channel_29();
	omap4_regdump_vdma_l3interconnect_dma_channel_30();
	omap4_regdump_vdma_l3interconnect_dma_channel_31();
	omap4_regdump_vdma_l3interconnect_dma_channel_32();
	omap4_regdump_vdma_l3interconnect_dma_channel_33();
	omap4_regdump_vdma_l3interconnect_dma_channel_34();
	omap4_regdump_vdma_l3interconnect_dma_channel_35();
	omap4_regdump_vdma_l3interconnect_dma_channel_36();
	omap4_regdump_vdma_l3interconnect_dma_channel_37();
	omap4_regdump_vdma_l3interconnect_dma_channel_38();
	omap4_regdump_vdma_l3interconnect_dma_channel_39();
	omap4_regdump_vdma_l3interconnect_dma_channel_40();
	omap4_regdump_vdma_l3interconnect_dma_channel_41();
	omap4_regdump_vdma_l3interconnect_dma_channel_42();
	omap4_regdump_vdma_l3interconnect_dma_channel_43();
	omap4_regdump_vdma_l3interconnect_dma_channel_44();
	omap4_regdump_vdma_l3interconnect_dma_channel_45();
	omap4_regdump_vdma_l3interconnect_dma_channel_46();
	omap4_regdump_vdma_l3interconnect_dma_channel_47();
	omap4_regdump_vdma_l3interconnect_dma_channel_48();
	omap4_regdump_vdma_l3interconnect_dma_channel_49();
	omap4_regdump_vdma_l3interconnect_dma_channel_50();
	omap4_regdump_vdma_l3interconnect_dma_channel_51();
	omap4_regdump_vdma_l3interconnect_dma_channel_52();
	omap4_regdump_vdma_l3interconnect_dma_channel_53();
	omap4_regdump_vdma_l3interconnect_dma_channel_54();
	omap4_regdump_vdma_l3interconnect_dma_channel_55();
	omap4_regdump_vdma_l3interconnect_dma_channel_56();
	omap4_regdump_vdma_l3interconnect_dma_channel_57();
	omap4_regdump_vdma_l3interconnect_dma_channel_58();
	omap4_regdump_vdma_l3interconnect_dma_channel_59();
	omap4_regdump_vdma_l3interconnect_dma_channel_60();
	omap4_regdump_vdma_l3interconnect_dma_channel_61();
	omap4_regdump_vdma_l3interconnect_dma_channel_62();
	omap4_regdump_vdma_l3interconnect_dma_channel_63();
	omap4_regdump_vdma_l3interconnect_dma_channel_64();
	omap4_regdump_vdma_l3interconnect_dma_channel_65();
	omap4_regdump_vdma_l3interconnect_dma_channel_66();
	omap4_regdump_vdma_l3interconnect_dma_channel_67();
	omap4_regdump_vdma_l3interconnect_dma_channel_68();
	omap4_regdump_vdma_l3interconnect_dma_channel_69();
	omap4_regdump_vdma_l3interconnect_dma_channel_70();
	omap4_regdump_vdma_l3interconnect_dma_channel_71();
	omap4_regdump_vdma_l3interconnect_dma_channel_72();
	omap4_regdump_vdma_l3interconnect_dma_channel_73();
	omap4_regdump_vdma_l3interconnect_dma_channel_74();
	omap4_regdump_vdma_l3interconnect_dma_channel_75();
	omap4_regdump_vdma_l3interconnect_dma_channel_76();
	omap4_regdump_vdma_l3interconnect_dma_channel_77();
	omap4_regdump_vdma_l3interconnect_dma_channel_78();
	omap4_regdump_vdma_l3interconnect_dma_channel_79();
	omap4_regdump_vdma_l3interconnect_dma_channel_80();
	omap4_regdump_vdma_l3interconnect_dma_channel_81();
	omap4_regdump_vdma_l3interconnect_dma_channel_82();
	omap4_regdump_vdma_l3interconnect_dma_channel_83();
	omap4_regdump_vdma_l3interconnect_dma_channel_84();
	omap4_regdump_vdma_l3interconnect_dma_channel_85();
	omap4_regdump_vdma_l3interconnect_dma_channel_86();
	omap4_regdump_vdma_l3interconnect_dma_channel_87();
	omap4_regdump_vdma_l3interconnect_dma_channel_88();
	omap4_regdump_vdma_l3interconnect_dma_channel_89();
	omap4_regdump_vdma_l3interconnect_dma_channel_90();
	omap4_regdump_vdma_l3interconnect_dma_channel_91();
	omap4_regdump_vdma_l3interconnect_dma_channel_92();
	omap4_regdump_vdma_l3interconnect_dma_channel_93();
	omap4_regdump_vdma_l3interconnect_dma_channel_94();
	omap4_regdump_vdma_l3interconnect_dma_channel_95();
	omap4_regdump_vdma_l3interconnect_dma_channel_96();
	omap4_regdump_vdma_l3interconnect_dma_channel_97();
	omap4_regdump_vdma_l3interconnect_dma_channel_98();
	omap4_regdump_vdma_l3interconnect_dma_channel_99();
	omap4_regdump_vdma_l3interconnect_dma_channel_100();
	omap4_regdump_vdma_l3interconnect_dma_channel_101();
	omap4_regdump_vdma_l3interconnect_dma_channel_102();
	omap4_regdump_vdma_l3interconnect_dma_channel_103();
	omap4_regdump_vdma_l3interconnect_dma_channel_104();
	omap4_regdump_vdma_l3interconnect_dma_channel_105();
	omap4_regdump_vdma_l3interconnect_dma_channel_106();
	omap4_regdump_vdma_l3interconnect_dma_channel_107();
	omap4_regdump_vdma_l3interconnect_dma_channel_108();
	omap4_regdump_vdma_l3interconnect_dma_channel_109();
	omap4_regdump_vdma_l3interconnect_dma_channel_110();
	omap4_regdump_vdma_l3interconnect_dma_channel_111();
	omap4_regdump_vdma_l3interconnect_dma_channel_112();
	omap4_regdump_vdma_l3interconnect_dma_channel_113();
	omap4_regdump_vdma_l3interconnect_dma_channel_114();
	omap4_regdump_vdma_l3interconnect_dma_channel_115();
	omap4_regdump_vdma_l3interconnect_dma_channel_116();
	omap4_regdump_vdma_l3interconnect_dma_channel_117();
	omap4_regdump_vdma_l3interconnect_dma_channel_118();
	omap4_regdump_vdma_l3interconnect_dma_channel_119();
	omap4_regdump_vdma_l3interconnect_dma_channel_120();
	omap4_regdump_vdma_l3interconnect_dma_channel_121();
	omap4_regdump_vdma_l3interconnect_dma_channel_122();
	omap4_regdump_vdma_l3interconnect_dma_channel_123();
	omap4_regdump_vdma_l3interconnect_dma_channel_124();
	omap4_regdump_vdma_l3interconnect_dma_channel_125();
	omap4_regdump_vdma_l3interconnect_dma_channel_126();
	omap4_regdump_vdma_l3interconnect_dma_channel_127();
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_0[] = {
	{"VDMA_GROUP_DEFINITION_j_0", 0x5a0500f8},
	{"VDMA_GROUP_STATUS_j_0", 0x5a050078},
	{"VDMA_H_DETERM_127_96_i_0", 0x5a05101c},
	{"VDMA_H_DETERM_31_0_i_0", 0x5a051010},
	{"VDMA_H_DETERM_63_32_i_0", 0x5a051014},
	{"VDMA_H_DETERM_95_64_i_0", 0x5a051018},
	{"VDMA_L_DETERM_127_96_i_0", 0x5a05100c},
	{"VDMA_L_DETERM_31_0_i_0", 0x5a051000},
	{"VDMA_L_DETERM_63_32_i_0", 0x5a051004},
	{"VDMA_L_DETERM_95_64_i_0", 0x5a051008},
	{"VDMA_NON_DETERM_k_0", 0x5a050178},
	{"VDMA_TRIGGER_COUNTER_i_0", 0x5a050800},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_0(void) {
	pr_info("vdma_l3interconnect_dma_channel_0:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_0, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_0));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_1[] = {
	{"VDMA_GROUP_DEFINITION_j_1", 0x5a0500fc},
	{"VDMA_GROUP_STATUS_j_1", 0x5a05007c},
	{"VDMA_H_DETERM_127_96_i_1", 0x5a05103c},
	{"VDMA_H_DETERM_31_0_i_1", 0x5a051030},
	{"VDMA_H_DETERM_63_32_i_1", 0x5a051034},
	{"VDMA_H_DETERM_95_64_i_1", 0x5a051038},
	{"VDMA_L_DETERM_127_96_i_1", 0x5a05102c},
	{"VDMA_L_DETERM_31_0_i_1", 0x5a051020},
	{"VDMA_L_DETERM_63_32_i_1", 0x5a051024},
	{"VDMA_L_DETERM_95_64_i_1", 0x5a051028},
	{"VDMA_NON_DETERM_k_1", 0x5a05017c},
	{"VDMA_TRIGGER_COUNTER_i_1", 0x5a050804},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_1(void) {
	pr_info("vdma_l3interconnect_dma_channel_1:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_1, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_1));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_2[] = {
	{"VDMA_GROUP_DEFINITION_j_2", 0x5a050100},
	{"VDMA_GROUP_STATUS_j_2", 0x5a050080},
	{"VDMA_H_DETERM_127_96_i_2", 0x5a05105c},
	{"VDMA_H_DETERM_31_0_i_2", 0x5a051050},
	{"VDMA_H_DETERM_63_32_i_2", 0x5a051054},
	{"VDMA_H_DETERM_95_64_i_2", 0x5a051058},
	{"VDMA_L_DETERM_127_96_i_2", 0x5a05104c},
	{"VDMA_L_DETERM_31_0_i_2", 0x5a051040},
	{"VDMA_L_DETERM_63_32_i_2", 0x5a051044},
	{"VDMA_L_DETERM_95_64_i_2", 0x5a051048},
	{"VDMA_NON_DETERM_k_2", 0x5a050180},
	{"VDMA_TRIGGER_COUNTER_i_2", 0x5a050808},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_2(void) {
	pr_info("vdma_l3interconnect_dma_channel_2:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_2, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_2));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_3[] = {
	{"VDMA_GROUP_DEFINITION_j_3", 0x5a050104},
	{"VDMA_GROUP_STATUS_j_3", 0x5a050084},
	{"VDMA_H_DETERM_127_96_i_3", 0x5a05107c},
	{"VDMA_H_DETERM_31_0_i_3", 0x5a051070},
	{"VDMA_H_DETERM_63_32_i_3", 0x5a051074},
	{"VDMA_H_DETERM_95_64_i_3", 0x5a051078},
	{"VDMA_L_DETERM_127_96_i_3", 0x5a05106c},
	{"VDMA_L_DETERM_31_0_i_3", 0x5a051060},
	{"VDMA_L_DETERM_63_32_i_3", 0x5a051064},
	{"VDMA_L_DETERM_95_64_i_3", 0x5a051068},
	{"VDMA_NON_DETERM_k_3", 0x5a050184},
	{"VDMA_TRIGGER_COUNTER_i_3", 0x5a05080c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_3(void) {
	pr_info("vdma_l3interconnect_dma_channel_3:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_3, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_3));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_4[] = {
	{"VDMA_GROUP_DEFINITION_j_4", 0x5a050108},
	{"VDMA_GROUP_STATUS_j_4", 0x5a050088},
	{"VDMA_H_DETERM_127_96_i_4", 0x5a05109c},
	{"VDMA_H_DETERM_31_0_i_4", 0x5a051090},
	{"VDMA_H_DETERM_63_32_i_4", 0x5a051094},
	{"VDMA_H_DETERM_95_64_i_4", 0x5a051098},
	{"VDMA_L_DETERM_127_96_i_4", 0x5a05108c},
	{"VDMA_L_DETERM_31_0_i_4", 0x5a051080},
	{"VDMA_L_DETERM_63_32_i_4", 0x5a051084},
	{"VDMA_L_DETERM_95_64_i_4", 0x5a051088},
	{"VDMA_TRIGGER_COUNTER_i_4", 0x5a050810},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_4(void) {
	pr_info("vdma_l3interconnect_dma_channel_4:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_4, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_4));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_5[] = {
	{"VDMA_GROUP_DEFINITION_j_5", 0x5a05010c},
	{"VDMA_GROUP_STATUS_j_5", 0x5a05008c},
	{"VDMA_H_DETERM_127_96_i_5", 0x5a0510bc},
	{"VDMA_H_DETERM_31_0_i_5", 0x5a0510b0},
	{"VDMA_H_DETERM_63_32_i_5", 0x5a0510b4},
	{"VDMA_H_DETERM_95_64_i_5", 0x5a0510b8},
	{"VDMA_L_DETERM_127_96_i_5", 0x5a0510ac},
	{"VDMA_L_DETERM_31_0_i_5", 0x5a0510a0},
	{"VDMA_L_DETERM_63_32_i_5", 0x5a0510a4},
	{"VDMA_L_DETERM_95_64_i_5", 0x5a0510a8},
	{"VDMA_TRIGGER_COUNTER_i_5", 0x5a050814},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_5(void) {
	pr_info("vdma_l3interconnect_dma_channel_5:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_5, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_5));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_6[] = {
	{"VDMA_GROUP_DEFINITION_j_6", 0x5a050110},
	{"VDMA_GROUP_STATUS_j_6", 0x5a050090},
	{"VDMA_H_DETERM_127_96_i_6", 0x5a0510dc},
	{"VDMA_H_DETERM_31_0_i_6", 0x5a0510d0},
	{"VDMA_H_DETERM_63_32_i_6", 0x5a0510d4},
	{"VDMA_H_DETERM_95_64_i_6", 0x5a0510d8},
	{"VDMA_L_DETERM_127_96_i_6", 0x5a0510cc},
	{"VDMA_L_DETERM_31_0_i_6", 0x5a0510c0},
	{"VDMA_L_DETERM_63_32_i_6", 0x5a0510c4},
	{"VDMA_L_DETERM_95_64_i_6", 0x5a0510c8},
	{"VDMA_TRIGGER_COUNTER_i_6", 0x5a050818},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_6(void) {
	pr_info("vdma_l3interconnect_dma_channel_6:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_6, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_6));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_7[] = {
	{"VDMA_GROUP_DEFINITION_j_7", 0x5a050114},
	{"VDMA_GROUP_STATUS_j_7", 0x5a050094},
	{"VDMA_H_DETERM_127_96_i_7", 0x5a0510fc},
	{"VDMA_H_DETERM_31_0_i_7", 0x5a0510f0},
	{"VDMA_H_DETERM_63_32_i_7", 0x5a0510f4},
	{"VDMA_H_DETERM_95_64_i_7", 0x5a0510f8},
	{"VDMA_L_DETERM_127_96_i_7", 0x5a0510ec},
	{"VDMA_L_DETERM_31_0_i_7", 0x5a0510e0},
	{"VDMA_L_DETERM_63_32_i_7", 0x5a0510e4},
	{"VDMA_L_DETERM_95_64_i_7", 0x5a0510e8},
	{"VDMA_TRIGGER_COUNTER_i_7", 0x5a05081c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_7(void) {
	pr_info("vdma_l3interconnect_dma_channel_7:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_7, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_7));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_8[] = {
	{"VDMA_GROUP_DEFINITION_j_8", 0x5a050118},
	{"VDMA_GROUP_STATUS_j_8", 0x5a050098},
	{"VDMA_H_DETERM_127_96_i_8", 0x5a05111c},
	{"VDMA_H_DETERM_31_0_i_8", 0x5a051110},
	{"VDMA_H_DETERM_63_32_i_8", 0x5a051114},
	{"VDMA_H_DETERM_95_64_i_8", 0x5a051118},
	{"VDMA_L_DETERM_127_96_i_8", 0x5a05110c},
	{"VDMA_L_DETERM_31_0_i_8", 0x5a051100},
	{"VDMA_L_DETERM_63_32_i_8", 0x5a051104},
	{"VDMA_L_DETERM_95_64_i_8", 0x5a051108},
	{"VDMA_TRIGGER_COUNTER_i_8", 0x5a050820},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_8(void) {
	pr_info("vdma_l3interconnect_dma_channel_8:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_8, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_8));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_9[] = {
	{"VDMA_GROUP_DEFINITION_j_9", 0x5a05011c},
	{"VDMA_GROUP_STATUS_j_9", 0x5a05009c},
	{"VDMA_H_DETERM_127_96_i_9", 0x5a05113c},
	{"VDMA_H_DETERM_31_0_i_9", 0x5a051130},
	{"VDMA_H_DETERM_63_32_i_9", 0x5a051134},
	{"VDMA_H_DETERM_95_64_i_9", 0x5a051138},
	{"VDMA_L_DETERM_127_96_i_9", 0x5a05112c},
	{"VDMA_L_DETERM_31_0_i_9", 0x5a051120},
	{"VDMA_L_DETERM_63_32_i_9", 0x5a051124},
	{"VDMA_L_DETERM_95_64_i_9", 0x5a051128},
	{"VDMA_TRIGGER_COUNTER_i_9", 0x5a050824},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_9(void) {
	pr_info("vdma_l3interconnect_dma_channel_9:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_9, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_9));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_10[] = {
	{"VDMA_GROUP_DEFINITION_j_10", 0x5a050120},
	{"VDMA_GROUP_STATUS_j_10", 0x5a0500a0},
	{"VDMA_H_DETERM_127_96_i_10", 0x5a05115c},
	{"VDMA_H_DETERM_31_0_i_10", 0x5a051150},
	{"VDMA_H_DETERM_63_32_i_10", 0x5a051154},
	{"VDMA_H_DETERM_95_64_i_10", 0x5a051158},
	{"VDMA_L_DETERM_127_96_i_10", 0x5a05114c},
	{"VDMA_L_DETERM_31_0_i_10", 0x5a051140},
	{"VDMA_L_DETERM_63_32_i_10", 0x5a051144},
	{"VDMA_L_DETERM_95_64_i_10", 0x5a051148},
	{"VDMA_TRIGGER_COUNTER_i_10", 0x5a050828},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_10(void) {
	pr_info("vdma_l3interconnect_dma_channel_10:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_10, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_10));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_11[] = {
	{"VDMA_GROUP_DEFINITION_j_11", 0x5a050124},
	{"VDMA_GROUP_STATUS_j_11", 0x5a0500a4},
	{"VDMA_H_DETERM_127_96_i_11", 0x5a05117c},
	{"VDMA_H_DETERM_31_0_i_11", 0x5a051170},
	{"VDMA_H_DETERM_63_32_i_11", 0x5a051174},
	{"VDMA_H_DETERM_95_64_i_11", 0x5a051178},
	{"VDMA_L_DETERM_127_96_i_11", 0x5a05116c},
	{"VDMA_L_DETERM_31_0_i_11", 0x5a051160},
	{"VDMA_L_DETERM_63_32_i_11", 0x5a051164},
	{"VDMA_L_DETERM_95_64_i_11", 0x5a051168},
	{"VDMA_TRIGGER_COUNTER_i_11", 0x5a05082c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_11(void) {
	pr_info("vdma_l3interconnect_dma_channel_11:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_11, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_11));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_12[] = {
	{"VDMA_GROUP_DEFINITION_j_12", 0x5a050128},
	{"VDMA_GROUP_STATUS_j_12", 0x5a0500a8},
	{"VDMA_H_DETERM_127_96_i_12", 0x5a05119c},
	{"VDMA_H_DETERM_31_0_i_12", 0x5a051190},
	{"VDMA_H_DETERM_63_32_i_12", 0x5a051194},
	{"VDMA_H_DETERM_95_64_i_12", 0x5a051198},
	{"VDMA_L_DETERM_127_96_i_12", 0x5a05118c},
	{"VDMA_L_DETERM_31_0_i_12", 0x5a051180},
	{"VDMA_L_DETERM_63_32_i_12", 0x5a051184},
	{"VDMA_L_DETERM_95_64_i_12", 0x5a051188},
	{"VDMA_TRIGGER_COUNTER_i_12", 0x5a050830},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_12(void) {
	pr_info("vdma_l3interconnect_dma_channel_12:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_12, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_12));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_13[] = {
	{"VDMA_GROUP_DEFINITION_j_13", 0x5a05012c},
	{"VDMA_GROUP_STATUS_j_13", 0x5a0500ac},
	{"VDMA_H_DETERM_127_96_i_13", 0x5a0511bc},
	{"VDMA_H_DETERM_31_0_i_13", 0x5a0511b0},
	{"VDMA_H_DETERM_63_32_i_13", 0x5a0511b4},
	{"VDMA_H_DETERM_95_64_i_13", 0x5a0511b8},
	{"VDMA_L_DETERM_127_96_i_13", 0x5a0511ac},
	{"VDMA_L_DETERM_31_0_i_13", 0x5a0511a0},
	{"VDMA_L_DETERM_63_32_i_13", 0x5a0511a4},
	{"VDMA_L_DETERM_95_64_i_13", 0x5a0511a8},
	{"VDMA_TRIGGER_COUNTER_i_13", 0x5a050834},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_13(void) {
	pr_info("vdma_l3interconnect_dma_channel_13:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_13, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_13));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_14[] = {
	{"VDMA_GROUP_DEFINITION_j_14", 0x5a050130},
	{"VDMA_GROUP_STATUS_j_14", 0x5a0500b0},
	{"VDMA_H_DETERM_127_96_i_14", 0x5a0511dc},
	{"VDMA_H_DETERM_31_0_i_14", 0x5a0511d0},
	{"VDMA_H_DETERM_63_32_i_14", 0x5a0511d4},
	{"VDMA_H_DETERM_95_64_i_14", 0x5a0511d8},
	{"VDMA_L_DETERM_127_96_i_14", 0x5a0511cc},
	{"VDMA_L_DETERM_31_0_i_14", 0x5a0511c0},
	{"VDMA_L_DETERM_63_32_i_14", 0x5a0511c4},
	{"VDMA_L_DETERM_95_64_i_14", 0x5a0511c8},
	{"VDMA_TRIGGER_COUNTER_i_14", 0x5a050838},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_14(void) {
	pr_info("vdma_l3interconnect_dma_channel_14:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_14, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_14));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_15[] = {
	{"VDMA_GROUP_DEFINITION_j_15", 0x5a050134},
	{"VDMA_GROUP_STATUS_j_15", 0x5a0500b4},
	{"VDMA_H_DETERM_127_96_i_15", 0x5a0511fc},
	{"VDMA_H_DETERM_31_0_i_15", 0x5a0511f0},
	{"VDMA_H_DETERM_63_32_i_15", 0x5a0511f4},
	{"VDMA_H_DETERM_95_64_i_15", 0x5a0511f8},
	{"VDMA_L_DETERM_127_96_i_15", 0x5a0511ec},
	{"VDMA_L_DETERM_31_0_i_15", 0x5a0511e0},
	{"VDMA_L_DETERM_63_32_i_15", 0x5a0511e4},
	{"VDMA_L_DETERM_95_64_i_15", 0x5a0511e8},
	{"VDMA_TRIGGER_COUNTER_i_15", 0x5a05083c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_15(void) {
	pr_info("vdma_l3interconnect_dma_channel_15:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_15, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_15));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_16[] = {
	{"VDMA_GROUP_DEFINITION_j_16", 0x5a050138},
	{"VDMA_GROUP_STATUS_j_16", 0x5a0500b8},
	{"VDMA_H_DETERM_127_96_i_16", 0x5a05121c},
	{"VDMA_H_DETERM_31_0_i_16", 0x5a051210},
	{"VDMA_H_DETERM_63_32_i_16", 0x5a051214},
	{"VDMA_H_DETERM_95_64_i_16", 0x5a051218},
	{"VDMA_L_DETERM_127_96_i_16", 0x5a05120c},
	{"VDMA_L_DETERM_31_0_i_16", 0x5a051200},
	{"VDMA_L_DETERM_63_32_i_16", 0x5a051204},
	{"VDMA_L_DETERM_95_64_i_16", 0x5a051208},
	{"VDMA_TRIGGER_COUNTER_i_16", 0x5a050840},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_16(void) {
	pr_info("vdma_l3interconnect_dma_channel_16:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_16, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_16));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_17[] = {
	{"VDMA_GROUP_DEFINITION_j_17", 0x5a05013c},
	{"VDMA_GROUP_STATUS_j_17", 0x5a0500bc},
	{"VDMA_H_DETERM_127_96_i_17", 0x5a05123c},
	{"VDMA_H_DETERM_31_0_i_17", 0x5a051230},
	{"VDMA_H_DETERM_63_32_i_17", 0x5a051234},
	{"VDMA_H_DETERM_95_64_i_17", 0x5a051238},
	{"VDMA_L_DETERM_127_96_i_17", 0x5a05122c},
	{"VDMA_L_DETERM_31_0_i_17", 0x5a051220},
	{"VDMA_L_DETERM_63_32_i_17", 0x5a051224},
	{"VDMA_L_DETERM_95_64_i_17", 0x5a051228},
	{"VDMA_TRIGGER_COUNTER_i_17", 0x5a050844},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_17(void) {
	pr_info("vdma_l3interconnect_dma_channel_17:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_17, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_17));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_18[] = {
	{"VDMA_GROUP_DEFINITION_j_18", 0x5a050140},
	{"VDMA_GROUP_STATUS_j_18", 0x5a0500c0},
	{"VDMA_H_DETERM_127_96_i_18", 0x5a05125c},
	{"VDMA_H_DETERM_31_0_i_18", 0x5a051250},
	{"VDMA_H_DETERM_63_32_i_18", 0x5a051254},
	{"VDMA_H_DETERM_95_64_i_18", 0x5a051258},
	{"VDMA_L_DETERM_127_96_i_18", 0x5a05124c},
	{"VDMA_L_DETERM_31_0_i_18", 0x5a051240},
	{"VDMA_L_DETERM_63_32_i_18", 0x5a051244},
	{"VDMA_L_DETERM_95_64_i_18", 0x5a051248},
	{"VDMA_TRIGGER_COUNTER_i_18", 0x5a050848},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_18(void) {
	pr_info("vdma_l3interconnect_dma_channel_18:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_18, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_18));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_19[] = {
	{"VDMA_GROUP_DEFINITION_j_19", 0x5a050144},
	{"VDMA_GROUP_STATUS_j_19", 0x5a0500c4},
	{"VDMA_H_DETERM_127_96_i_19", 0x5a05127c},
	{"VDMA_H_DETERM_31_0_i_19", 0x5a051270},
	{"VDMA_H_DETERM_63_32_i_19", 0x5a051274},
	{"VDMA_H_DETERM_95_64_i_19", 0x5a051278},
	{"VDMA_L_DETERM_127_96_i_19", 0x5a05126c},
	{"VDMA_L_DETERM_31_0_i_19", 0x5a051260},
	{"VDMA_L_DETERM_63_32_i_19", 0x5a051264},
	{"VDMA_L_DETERM_95_64_i_19", 0x5a051268},
	{"VDMA_TRIGGER_COUNTER_i_19", 0x5a05084c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_19(void) {
	pr_info("vdma_l3interconnect_dma_channel_19:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_19, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_19));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_20[] = {
	{"VDMA_GROUP_DEFINITION_j_20", 0x5a050148},
	{"VDMA_GROUP_STATUS_j_20", 0x5a0500c8},
	{"VDMA_H_DETERM_127_96_i_20", 0x5a05129c},
	{"VDMA_H_DETERM_31_0_i_20", 0x5a051290},
	{"VDMA_H_DETERM_63_32_i_20", 0x5a051294},
	{"VDMA_H_DETERM_95_64_i_20", 0x5a051298},
	{"VDMA_L_DETERM_127_96_i_20", 0x5a05128c},
	{"VDMA_L_DETERM_31_0_i_20", 0x5a051280},
	{"VDMA_L_DETERM_63_32_i_20", 0x5a051284},
	{"VDMA_L_DETERM_95_64_i_20", 0x5a051288},
	{"VDMA_TRIGGER_COUNTER_i_20", 0x5a050850},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_20(void) {
	pr_info("vdma_l3interconnect_dma_channel_20:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_20, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_20));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_21[] = {
	{"VDMA_GROUP_DEFINITION_j_21", 0x5a05014c},
	{"VDMA_GROUP_STATUS_j_21", 0x5a0500cc},
	{"VDMA_H_DETERM_127_96_i_21", 0x5a0512bc},
	{"VDMA_H_DETERM_31_0_i_21", 0x5a0512b0},
	{"VDMA_H_DETERM_63_32_i_21", 0x5a0512b4},
	{"VDMA_H_DETERM_95_64_i_21", 0x5a0512b8},
	{"VDMA_L_DETERM_127_96_i_21", 0x5a0512ac},
	{"VDMA_L_DETERM_31_0_i_21", 0x5a0512a0},
	{"VDMA_L_DETERM_63_32_i_21", 0x5a0512a4},
	{"VDMA_L_DETERM_95_64_i_21", 0x5a0512a8},
	{"VDMA_TRIGGER_COUNTER_i_21", 0x5a050854},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_21(void) {
	pr_info("vdma_l3interconnect_dma_channel_21:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_21, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_21));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_22[] = {
	{"VDMA_GROUP_DEFINITION_j_22", 0x5a050150},
	{"VDMA_GROUP_STATUS_j_22", 0x5a0500d0},
	{"VDMA_H_DETERM_127_96_i_22", 0x5a0512dc},
	{"VDMA_H_DETERM_31_0_i_22", 0x5a0512d0},
	{"VDMA_H_DETERM_63_32_i_22", 0x5a0512d4},
	{"VDMA_H_DETERM_95_64_i_22", 0x5a0512d8},
	{"VDMA_L_DETERM_127_96_i_22", 0x5a0512cc},
	{"VDMA_L_DETERM_31_0_i_22", 0x5a0512c0},
	{"VDMA_L_DETERM_63_32_i_22", 0x5a0512c4},
	{"VDMA_L_DETERM_95_64_i_22", 0x5a0512c8},
	{"VDMA_TRIGGER_COUNTER_i_22", 0x5a050858},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_22(void) {
	pr_info("vdma_l3interconnect_dma_channel_22:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_22, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_22));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_23[] = {
	{"VDMA_GROUP_DEFINITION_j_23", 0x5a050154},
	{"VDMA_GROUP_STATUS_j_23", 0x5a0500d4},
	{"VDMA_H_DETERM_127_96_i_23", 0x5a0512fc},
	{"VDMA_H_DETERM_31_0_i_23", 0x5a0512f0},
	{"VDMA_H_DETERM_63_32_i_23", 0x5a0512f4},
	{"VDMA_H_DETERM_95_64_i_23", 0x5a0512f8},
	{"VDMA_L_DETERM_127_96_i_23", 0x5a0512ec},
	{"VDMA_L_DETERM_31_0_i_23", 0x5a0512e0},
	{"VDMA_L_DETERM_63_32_i_23", 0x5a0512e4},
	{"VDMA_L_DETERM_95_64_i_23", 0x5a0512e8},
	{"VDMA_TRIGGER_COUNTER_i_23", 0x5a05085c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_23(void) {
	pr_info("vdma_l3interconnect_dma_channel_23:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_23, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_23));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_24[] = {
	{"VDMA_GROUP_DEFINITION_j_24", 0x5a050158},
	{"VDMA_GROUP_STATUS_j_24", 0x5a0500d8},
	{"VDMA_H_DETERM_127_96_i_24", 0x5a05131c},
	{"VDMA_H_DETERM_31_0_i_24", 0x5a051310},
	{"VDMA_H_DETERM_63_32_i_24", 0x5a051314},
	{"VDMA_H_DETERM_95_64_i_24", 0x5a051318},
	{"VDMA_L_DETERM_127_96_i_24", 0x5a05130c},
	{"VDMA_L_DETERM_31_0_i_24", 0x5a051300},
	{"VDMA_L_DETERM_63_32_i_24", 0x5a051304},
	{"VDMA_L_DETERM_95_64_i_24", 0x5a051308},
	{"VDMA_TRIGGER_COUNTER_i_24", 0x5a050860},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_24(void) {
	pr_info("vdma_l3interconnect_dma_channel_24:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_24, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_24));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_25[] = {
	{"VDMA_GROUP_DEFINITION_j_25", 0x5a05015c},
	{"VDMA_GROUP_STATUS_j_25", 0x5a0500dc},
	{"VDMA_H_DETERM_127_96_i_25", 0x5a05133c},
	{"VDMA_H_DETERM_31_0_i_25", 0x5a051330},
	{"VDMA_H_DETERM_63_32_i_25", 0x5a051334},
	{"VDMA_H_DETERM_95_64_i_25", 0x5a051338},
	{"VDMA_L_DETERM_127_96_i_25", 0x5a05132c},
	{"VDMA_L_DETERM_31_0_i_25", 0x5a051320},
	{"VDMA_L_DETERM_63_32_i_25", 0x5a051324},
	{"VDMA_L_DETERM_95_64_i_25", 0x5a051328},
	{"VDMA_TRIGGER_COUNTER_i_25", 0x5a050864},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_25(void) {
	pr_info("vdma_l3interconnect_dma_channel_25:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_25, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_25));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_26[] = {
	{"VDMA_GROUP_DEFINITION_j_26", 0x5a050160},
	{"VDMA_GROUP_STATUS_j_26", 0x5a0500e0},
	{"VDMA_H_DETERM_127_96_i_26", 0x5a05135c},
	{"VDMA_H_DETERM_31_0_i_26", 0x5a051350},
	{"VDMA_H_DETERM_63_32_i_26", 0x5a051354},
	{"VDMA_H_DETERM_95_64_i_26", 0x5a051358},
	{"VDMA_L_DETERM_127_96_i_26", 0x5a05134c},
	{"VDMA_L_DETERM_31_0_i_26", 0x5a051340},
	{"VDMA_L_DETERM_63_32_i_26", 0x5a051344},
	{"VDMA_L_DETERM_95_64_i_26", 0x5a051348},
	{"VDMA_TRIGGER_COUNTER_i_26", 0x5a050868},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_26(void) {
	pr_info("vdma_l3interconnect_dma_channel_26:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_26, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_26));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_27[] = {
	{"VDMA_GROUP_DEFINITION_j_27", 0x5a050164},
	{"VDMA_GROUP_STATUS_j_27", 0x5a0500e4},
	{"VDMA_H_DETERM_127_96_i_27", 0x5a05137c},
	{"VDMA_H_DETERM_31_0_i_27", 0x5a051370},
	{"VDMA_H_DETERM_63_32_i_27", 0x5a051374},
	{"VDMA_H_DETERM_95_64_i_27", 0x5a051378},
	{"VDMA_L_DETERM_127_96_i_27", 0x5a05136c},
	{"VDMA_L_DETERM_31_0_i_27", 0x5a051360},
	{"VDMA_L_DETERM_63_32_i_27", 0x5a051364},
	{"VDMA_L_DETERM_95_64_i_27", 0x5a051368},
	{"VDMA_TRIGGER_COUNTER_i_27", 0x5a05086c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_27(void) {
	pr_info("vdma_l3interconnect_dma_channel_27:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_27, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_27));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_28[] = {
	{"VDMA_GROUP_DEFINITION_j_28", 0x5a050168},
	{"VDMA_GROUP_STATUS_j_28", 0x5a0500e8},
	{"VDMA_H_DETERM_127_96_i_28", 0x5a05139c},
	{"VDMA_H_DETERM_31_0_i_28", 0x5a051390},
	{"VDMA_H_DETERM_63_32_i_28", 0x5a051394},
	{"VDMA_H_DETERM_95_64_i_28", 0x5a051398},
	{"VDMA_L_DETERM_127_96_i_28", 0x5a05138c},
	{"VDMA_L_DETERM_31_0_i_28", 0x5a051380},
	{"VDMA_L_DETERM_63_32_i_28", 0x5a051384},
	{"VDMA_L_DETERM_95_64_i_28", 0x5a051388},
	{"VDMA_TRIGGER_COUNTER_i_28", 0x5a050870},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_28(void) {
	pr_info("vdma_l3interconnect_dma_channel_28:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_28, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_28));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_29[] = {
	{"VDMA_GROUP_DEFINITION_j_29", 0x5a05016c},
	{"VDMA_GROUP_STATUS_j_29", 0x5a0500ec},
	{"VDMA_H_DETERM_127_96_i_29", 0x5a0513bc},
	{"VDMA_H_DETERM_31_0_i_29", 0x5a0513b0},
	{"VDMA_H_DETERM_63_32_i_29", 0x5a0513b4},
	{"VDMA_H_DETERM_95_64_i_29", 0x5a0513b8},
	{"VDMA_L_DETERM_127_96_i_29", 0x5a0513ac},
	{"VDMA_L_DETERM_31_0_i_29", 0x5a0513a0},
	{"VDMA_L_DETERM_63_32_i_29", 0x5a0513a4},
	{"VDMA_L_DETERM_95_64_i_29", 0x5a0513a8},
	{"VDMA_TRIGGER_COUNTER_i_29", 0x5a050874},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_29(void) {
	pr_info("vdma_l3interconnect_dma_channel_29:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_29, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_29));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_30[] = {
	{"VDMA_GROUP_DEFINITION_j_30", 0x5a050170},
	{"VDMA_GROUP_STATUS_j_30", 0x5a0500f0},
	{"VDMA_H_DETERM_127_96_i_30", 0x5a0513dc},
	{"VDMA_H_DETERM_31_0_i_30", 0x5a0513d0},
	{"VDMA_H_DETERM_63_32_i_30", 0x5a0513d4},
	{"VDMA_H_DETERM_95_64_i_30", 0x5a0513d8},
	{"VDMA_L_DETERM_127_96_i_30", 0x5a0513cc},
	{"VDMA_L_DETERM_31_0_i_30", 0x5a0513c0},
	{"VDMA_L_DETERM_63_32_i_30", 0x5a0513c4},
	{"VDMA_L_DETERM_95_64_i_30", 0x5a0513c8},
	{"VDMA_TRIGGER_COUNTER_i_30", 0x5a050878},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_30(void) {
	pr_info("vdma_l3interconnect_dma_channel_30:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_30, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_30));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_31[] = {
	{"VDMA_GROUP_DEFINITION_j_31", 0x5a050174},
	{"VDMA_GROUP_STATUS_j_31", 0x5a0500f4},
	{"VDMA_H_DETERM_127_96_i_31", 0x5a0513fc},
	{"VDMA_H_DETERM_31_0_i_31", 0x5a0513f0},
	{"VDMA_H_DETERM_63_32_i_31", 0x5a0513f4},
	{"VDMA_H_DETERM_95_64_i_31", 0x5a0513f8},
	{"VDMA_L_DETERM_127_96_i_31", 0x5a0513ec},
	{"VDMA_L_DETERM_31_0_i_31", 0x5a0513e0},
	{"VDMA_L_DETERM_63_32_i_31", 0x5a0513e4},
	{"VDMA_L_DETERM_95_64_i_31", 0x5a0513e8},
	{"VDMA_TRIGGER_COUNTER_i_31", 0x5a05087c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_31(void) {
	pr_info("vdma_l3interconnect_dma_channel_31:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_31, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_31));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_32[] = {
	{"VDMA_H_DETERM_127_96_i_32", 0x5a05141c},
	{"VDMA_H_DETERM_31_0_i_32", 0x5a051410},
	{"VDMA_H_DETERM_63_32_i_32", 0x5a051414},
	{"VDMA_H_DETERM_95_64_i_32", 0x5a051418},
	{"VDMA_L_DETERM_127_96_i_32", 0x5a05140c},
	{"VDMA_L_DETERM_31_0_i_32", 0x5a051400},
	{"VDMA_L_DETERM_63_32_i_32", 0x5a051404},
	{"VDMA_L_DETERM_95_64_i_32", 0x5a051408},
	{"VDMA_TRIGGER_COUNTER_i_32", 0x5a050880},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_32(void) {
	pr_info("vdma_l3interconnect_dma_channel_32:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_32, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_32));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_33[] = {
	{"VDMA_H_DETERM_127_96_i_33", 0x5a05143c},
	{"VDMA_H_DETERM_31_0_i_33", 0x5a051430},
	{"VDMA_H_DETERM_63_32_i_33", 0x5a051434},
	{"VDMA_H_DETERM_95_64_i_33", 0x5a051438},
	{"VDMA_L_DETERM_127_96_i_33", 0x5a05142c},
	{"VDMA_L_DETERM_31_0_i_33", 0x5a051420},
	{"VDMA_L_DETERM_63_32_i_33", 0x5a051424},
	{"VDMA_L_DETERM_95_64_i_33", 0x5a051428},
	{"VDMA_TRIGGER_COUNTER_i_33", 0x5a050884},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_33(void) {
	pr_info("vdma_l3interconnect_dma_channel_33:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_33, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_33));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_34[] = {
	{"VDMA_H_DETERM_127_96_i_34", 0x5a05145c},
	{"VDMA_H_DETERM_31_0_i_34", 0x5a051450},
	{"VDMA_H_DETERM_63_32_i_34", 0x5a051454},
	{"VDMA_H_DETERM_95_64_i_34", 0x5a051458},
	{"VDMA_L_DETERM_127_96_i_34", 0x5a05144c},
	{"VDMA_L_DETERM_31_0_i_34", 0x5a051440},
	{"VDMA_L_DETERM_63_32_i_34", 0x5a051444},
	{"VDMA_L_DETERM_95_64_i_34", 0x5a051448},
	{"VDMA_TRIGGER_COUNTER_i_34", 0x5a050888},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_34(void) {
	pr_info("vdma_l3interconnect_dma_channel_34:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_34, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_34));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_35[] = {
	{"VDMA_H_DETERM_127_96_i_35", 0x5a05147c},
	{"VDMA_H_DETERM_31_0_i_35", 0x5a051470},
	{"VDMA_H_DETERM_63_32_i_35", 0x5a051474},
	{"VDMA_H_DETERM_95_64_i_35", 0x5a051478},
	{"VDMA_L_DETERM_127_96_i_35", 0x5a05146c},
	{"VDMA_L_DETERM_31_0_i_35", 0x5a051460},
	{"VDMA_L_DETERM_63_32_i_35", 0x5a051464},
	{"VDMA_L_DETERM_95_64_i_35", 0x5a051468},
	{"VDMA_TRIGGER_COUNTER_i_35", 0x5a05088c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_35(void) {
	pr_info("vdma_l3interconnect_dma_channel_35:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_35, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_35));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_36[] = {
	{"VDMA_H_DETERM_127_96_i_36", 0x5a05149c},
	{"VDMA_H_DETERM_31_0_i_36", 0x5a051490},
	{"VDMA_H_DETERM_63_32_i_36", 0x5a051494},
	{"VDMA_H_DETERM_95_64_i_36", 0x5a051498},
	{"VDMA_L_DETERM_127_96_i_36", 0x5a05148c},
	{"VDMA_L_DETERM_31_0_i_36", 0x5a051480},
	{"VDMA_L_DETERM_63_32_i_36", 0x5a051484},
	{"VDMA_L_DETERM_95_64_i_36", 0x5a051488},
	{"VDMA_TRIGGER_COUNTER_i_36", 0x5a050890},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_36(void) {
	pr_info("vdma_l3interconnect_dma_channel_36:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_36, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_36));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_37[] = {
	{"VDMA_H_DETERM_127_96_i_37", 0x5a0514bc},
	{"VDMA_H_DETERM_31_0_i_37", 0x5a0514b0},
	{"VDMA_H_DETERM_63_32_i_37", 0x5a0514b4},
	{"VDMA_H_DETERM_95_64_i_37", 0x5a0514b8},
	{"VDMA_L_DETERM_127_96_i_37", 0x5a0514ac},
	{"VDMA_L_DETERM_31_0_i_37", 0x5a0514a0},
	{"VDMA_L_DETERM_63_32_i_37", 0x5a0514a4},
	{"VDMA_L_DETERM_95_64_i_37", 0x5a0514a8},
	{"VDMA_TRIGGER_COUNTER_i_37", 0x5a050894},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_37(void) {
	pr_info("vdma_l3interconnect_dma_channel_37:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_37, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_37));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_38[] = {
	{"VDMA_H_DETERM_127_96_i_38", 0x5a0514dc},
	{"VDMA_H_DETERM_31_0_i_38", 0x5a0514d0},
	{"VDMA_H_DETERM_63_32_i_38", 0x5a0514d4},
	{"VDMA_H_DETERM_95_64_i_38", 0x5a0514d8},
	{"VDMA_L_DETERM_127_96_i_38", 0x5a0514cc},
	{"VDMA_L_DETERM_31_0_i_38", 0x5a0514c0},
	{"VDMA_L_DETERM_63_32_i_38", 0x5a0514c4},
	{"VDMA_L_DETERM_95_64_i_38", 0x5a0514c8},
	{"VDMA_TRIGGER_COUNTER_i_38", 0x5a050898},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_38(void) {
	pr_info("vdma_l3interconnect_dma_channel_38:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_38, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_38));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_39[] = {
	{"VDMA_H_DETERM_127_96_i_39", 0x5a0514fc},
	{"VDMA_H_DETERM_31_0_i_39", 0x5a0514f0},
	{"VDMA_H_DETERM_63_32_i_39", 0x5a0514f4},
	{"VDMA_H_DETERM_95_64_i_39", 0x5a0514f8},
	{"VDMA_L_DETERM_127_96_i_39", 0x5a0514ec},
	{"VDMA_L_DETERM_31_0_i_39", 0x5a0514e0},
	{"VDMA_L_DETERM_63_32_i_39", 0x5a0514e4},
	{"VDMA_L_DETERM_95_64_i_39", 0x5a0514e8},
	{"VDMA_TRIGGER_COUNTER_i_39", 0x5a05089c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_39(void) {
	pr_info("vdma_l3interconnect_dma_channel_39:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_39, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_39));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_40[] = {
	{"VDMA_H_DETERM_127_96_i_40", 0x5a05151c},
	{"VDMA_H_DETERM_31_0_i_40", 0x5a051510},
	{"VDMA_H_DETERM_63_32_i_40", 0x5a051514},
	{"VDMA_H_DETERM_95_64_i_40", 0x5a051518},
	{"VDMA_L_DETERM_127_96_i_40", 0x5a05150c},
	{"VDMA_L_DETERM_31_0_i_40", 0x5a051500},
	{"VDMA_L_DETERM_63_32_i_40", 0x5a051504},
	{"VDMA_L_DETERM_95_64_i_40", 0x5a051508},
	{"VDMA_TRIGGER_COUNTER_i_40", 0x5a0508a0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_40(void) {
	pr_info("vdma_l3interconnect_dma_channel_40:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_40, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_40));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_41[] = {
	{"VDMA_H_DETERM_127_96_i_41", 0x5a05153c},
	{"VDMA_H_DETERM_31_0_i_41", 0x5a051530},
	{"VDMA_H_DETERM_63_32_i_41", 0x5a051534},
	{"VDMA_H_DETERM_95_64_i_41", 0x5a051538},
	{"VDMA_L_DETERM_127_96_i_41", 0x5a05152c},
	{"VDMA_L_DETERM_31_0_i_41", 0x5a051520},
	{"VDMA_L_DETERM_63_32_i_41", 0x5a051524},
	{"VDMA_L_DETERM_95_64_i_41", 0x5a051528},
	{"VDMA_TRIGGER_COUNTER_i_41", 0x5a0508a4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_41(void) {
	pr_info("vdma_l3interconnect_dma_channel_41:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_41, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_41));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_42[] = {
	{"VDMA_H_DETERM_127_96_i_42", 0x5a05155c},
	{"VDMA_H_DETERM_31_0_i_42", 0x5a051550},
	{"VDMA_H_DETERM_63_32_i_42", 0x5a051554},
	{"VDMA_H_DETERM_95_64_i_42", 0x5a051558},
	{"VDMA_L_DETERM_127_96_i_42", 0x5a05154c},
	{"VDMA_L_DETERM_31_0_i_42", 0x5a051540},
	{"VDMA_L_DETERM_63_32_i_42", 0x5a051544},
	{"VDMA_L_DETERM_95_64_i_42", 0x5a051548},
	{"VDMA_TRIGGER_COUNTER_i_42", 0x5a0508a8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_42(void) {
	pr_info("vdma_l3interconnect_dma_channel_42:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_42, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_42));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_43[] = {
	{"VDMA_H_DETERM_127_96_i_43", 0x5a05157c},
	{"VDMA_H_DETERM_31_0_i_43", 0x5a051570},
	{"VDMA_H_DETERM_63_32_i_43", 0x5a051574},
	{"VDMA_H_DETERM_95_64_i_43", 0x5a051578},
	{"VDMA_L_DETERM_127_96_i_43", 0x5a05156c},
	{"VDMA_L_DETERM_31_0_i_43", 0x5a051560},
	{"VDMA_L_DETERM_63_32_i_43", 0x5a051564},
	{"VDMA_L_DETERM_95_64_i_43", 0x5a051568},
	{"VDMA_TRIGGER_COUNTER_i_43", 0x5a0508ac},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_43(void) {
	pr_info("vdma_l3interconnect_dma_channel_43:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_43, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_43));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_44[] = {
	{"VDMA_H_DETERM_127_96_i_44", 0x5a05159c},
	{"VDMA_H_DETERM_31_0_i_44", 0x5a051590},
	{"VDMA_H_DETERM_63_32_i_44", 0x5a051594},
	{"VDMA_H_DETERM_95_64_i_44", 0x5a051598},
	{"VDMA_L_DETERM_127_96_i_44", 0x5a05158c},
	{"VDMA_L_DETERM_31_0_i_44", 0x5a051580},
	{"VDMA_L_DETERM_63_32_i_44", 0x5a051584},
	{"VDMA_L_DETERM_95_64_i_44", 0x5a051588},
	{"VDMA_TRIGGER_COUNTER_i_44", 0x5a0508b0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_44(void) {
	pr_info("vdma_l3interconnect_dma_channel_44:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_44, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_44));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_45[] = {
	{"VDMA_H_DETERM_127_96_i_45", 0x5a0515bc},
	{"VDMA_H_DETERM_31_0_i_45", 0x5a0515b0},
	{"VDMA_H_DETERM_63_32_i_45", 0x5a0515b4},
	{"VDMA_H_DETERM_95_64_i_45", 0x5a0515b8},
	{"VDMA_L_DETERM_127_96_i_45", 0x5a0515ac},
	{"VDMA_L_DETERM_31_0_i_45", 0x5a0515a0},
	{"VDMA_L_DETERM_63_32_i_45", 0x5a0515a4},
	{"VDMA_L_DETERM_95_64_i_45", 0x5a0515a8},
	{"VDMA_TRIGGER_COUNTER_i_45", 0x5a0508b4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_45(void) {
	pr_info("vdma_l3interconnect_dma_channel_45:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_45, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_45));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_46[] = {
	{"VDMA_H_DETERM_127_96_i_46", 0x5a0515dc},
	{"VDMA_H_DETERM_31_0_i_46", 0x5a0515d0},
	{"VDMA_H_DETERM_63_32_i_46", 0x5a0515d4},
	{"VDMA_H_DETERM_95_64_i_46", 0x5a0515d8},
	{"VDMA_L_DETERM_127_96_i_46", 0x5a0515cc},
	{"VDMA_L_DETERM_31_0_i_46", 0x5a0515c0},
	{"VDMA_L_DETERM_63_32_i_46", 0x5a0515c4},
	{"VDMA_L_DETERM_95_64_i_46", 0x5a0515c8},
	{"VDMA_TRIGGER_COUNTER_i_46", 0x5a0508b8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_46(void) {
	pr_info("vdma_l3interconnect_dma_channel_46:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_46, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_46));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_47[] = {
	{"VDMA_H_DETERM_127_96_i_47", 0x5a0515fc},
	{"VDMA_H_DETERM_31_0_i_47", 0x5a0515f0},
	{"VDMA_H_DETERM_63_32_i_47", 0x5a0515f4},
	{"VDMA_H_DETERM_95_64_i_47", 0x5a0515f8},
	{"VDMA_L_DETERM_127_96_i_47", 0x5a0515ec},
	{"VDMA_L_DETERM_31_0_i_47", 0x5a0515e0},
	{"VDMA_L_DETERM_63_32_i_47", 0x5a0515e4},
	{"VDMA_L_DETERM_95_64_i_47", 0x5a0515e8},
	{"VDMA_TRIGGER_COUNTER_i_47", 0x5a0508bc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_47(void) {
	pr_info("vdma_l3interconnect_dma_channel_47:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_47, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_47));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_48[] = {
	{"VDMA_H_DETERM_127_96_i_48", 0x5a05161c},
	{"VDMA_H_DETERM_31_0_i_48", 0x5a051610},
	{"VDMA_H_DETERM_63_32_i_48", 0x5a051614},
	{"VDMA_H_DETERM_95_64_i_48", 0x5a051618},
	{"VDMA_L_DETERM_127_96_i_48", 0x5a05160c},
	{"VDMA_L_DETERM_31_0_i_48", 0x5a051600},
	{"VDMA_L_DETERM_63_32_i_48", 0x5a051604},
	{"VDMA_L_DETERM_95_64_i_48", 0x5a051608},
	{"VDMA_TRIGGER_COUNTER_i_48", 0x5a0508c0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_48(void) {
	pr_info("vdma_l3interconnect_dma_channel_48:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_48, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_48));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_49[] = {
	{"VDMA_H_DETERM_127_96_i_49", 0x5a05163c},
	{"VDMA_H_DETERM_31_0_i_49", 0x5a051630},
	{"VDMA_H_DETERM_63_32_i_49", 0x5a051634},
	{"VDMA_H_DETERM_95_64_i_49", 0x5a051638},
	{"VDMA_L_DETERM_127_96_i_49", 0x5a05162c},
	{"VDMA_L_DETERM_31_0_i_49", 0x5a051620},
	{"VDMA_L_DETERM_63_32_i_49", 0x5a051624},
	{"VDMA_L_DETERM_95_64_i_49", 0x5a051628},
	{"VDMA_TRIGGER_COUNTER_i_49", 0x5a0508c4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_49(void) {
	pr_info("vdma_l3interconnect_dma_channel_49:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_49, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_49));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_50[] = {
	{"VDMA_H_DETERM_127_96_i_50", 0x5a05165c},
	{"VDMA_H_DETERM_31_0_i_50", 0x5a051650},
	{"VDMA_H_DETERM_63_32_i_50", 0x5a051654},
	{"VDMA_H_DETERM_95_64_i_50", 0x5a051658},
	{"VDMA_L_DETERM_127_96_i_50", 0x5a05164c},
	{"VDMA_L_DETERM_31_0_i_50", 0x5a051640},
	{"VDMA_L_DETERM_63_32_i_50", 0x5a051644},
	{"VDMA_L_DETERM_95_64_i_50", 0x5a051648},
	{"VDMA_TRIGGER_COUNTER_i_50", 0x5a0508c8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_50(void) {
	pr_info("vdma_l3interconnect_dma_channel_50:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_50, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_50));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_51[] = {
	{"VDMA_H_DETERM_127_96_i_51", 0x5a05167c},
	{"VDMA_H_DETERM_31_0_i_51", 0x5a051670},
	{"VDMA_H_DETERM_63_32_i_51", 0x5a051674},
	{"VDMA_H_DETERM_95_64_i_51", 0x5a051678},
	{"VDMA_L_DETERM_127_96_i_51", 0x5a05166c},
	{"VDMA_L_DETERM_31_0_i_51", 0x5a051660},
	{"VDMA_L_DETERM_63_32_i_51", 0x5a051664},
	{"VDMA_L_DETERM_95_64_i_51", 0x5a051668},
	{"VDMA_TRIGGER_COUNTER_i_51", 0x5a0508cc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_51(void) {
	pr_info("vdma_l3interconnect_dma_channel_51:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_51, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_51));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_52[] = {
	{"VDMA_H_DETERM_127_96_i_52", 0x5a05169c},
	{"VDMA_H_DETERM_31_0_i_52", 0x5a051690},
	{"VDMA_H_DETERM_63_32_i_52", 0x5a051694},
	{"VDMA_H_DETERM_95_64_i_52", 0x5a051698},
	{"VDMA_L_DETERM_127_96_i_52", 0x5a05168c},
	{"VDMA_L_DETERM_31_0_i_52", 0x5a051680},
	{"VDMA_L_DETERM_63_32_i_52", 0x5a051684},
	{"VDMA_L_DETERM_95_64_i_52", 0x5a051688},
	{"VDMA_TRIGGER_COUNTER_i_52", 0x5a0508d0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_52(void) {
	pr_info("vdma_l3interconnect_dma_channel_52:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_52, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_52));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_53[] = {
	{"VDMA_H_DETERM_127_96_i_53", 0x5a0516bc},
	{"VDMA_H_DETERM_31_0_i_53", 0x5a0516b0},
	{"VDMA_H_DETERM_63_32_i_53", 0x5a0516b4},
	{"VDMA_H_DETERM_95_64_i_53", 0x5a0516b8},
	{"VDMA_L_DETERM_127_96_i_53", 0x5a0516ac},
	{"VDMA_L_DETERM_31_0_i_53", 0x5a0516a0},
	{"VDMA_L_DETERM_63_32_i_53", 0x5a0516a4},
	{"VDMA_L_DETERM_95_64_i_53", 0x5a0516a8},
	{"VDMA_TRIGGER_COUNTER_i_53", 0x5a0508d4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_53(void) {
	pr_info("vdma_l3interconnect_dma_channel_53:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_53, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_53));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_54[] = {
	{"VDMA_H_DETERM_127_96_i_54", 0x5a0516dc},
	{"VDMA_H_DETERM_31_0_i_54", 0x5a0516d0},
	{"VDMA_H_DETERM_63_32_i_54", 0x5a0516d4},
	{"VDMA_H_DETERM_95_64_i_54", 0x5a0516d8},
	{"VDMA_L_DETERM_127_96_i_54", 0x5a0516cc},
	{"VDMA_L_DETERM_31_0_i_54", 0x5a0516c0},
	{"VDMA_L_DETERM_63_32_i_54", 0x5a0516c4},
	{"VDMA_L_DETERM_95_64_i_54", 0x5a0516c8},
	{"VDMA_TRIGGER_COUNTER_i_54", 0x5a0508d8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_54(void) {
	pr_info("vdma_l3interconnect_dma_channel_54:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_54, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_54));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_55[] = {
	{"VDMA_H_DETERM_127_96_i_55", 0x5a0516fc},
	{"VDMA_H_DETERM_31_0_i_55", 0x5a0516f0},
	{"VDMA_H_DETERM_63_32_i_55", 0x5a0516f4},
	{"VDMA_H_DETERM_95_64_i_55", 0x5a0516f8},
	{"VDMA_L_DETERM_127_96_i_55", 0x5a0516ec},
	{"VDMA_L_DETERM_31_0_i_55", 0x5a0516e0},
	{"VDMA_L_DETERM_63_32_i_55", 0x5a0516e4},
	{"VDMA_L_DETERM_95_64_i_55", 0x5a0516e8},
	{"VDMA_TRIGGER_COUNTER_i_55", 0x5a0508dc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_55(void) {
	pr_info("vdma_l3interconnect_dma_channel_55:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_55, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_55));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_56[] = {
	{"VDMA_H_DETERM_127_96_i_56", 0x5a05171c},
	{"VDMA_H_DETERM_31_0_i_56", 0x5a051710},
	{"VDMA_H_DETERM_63_32_i_56", 0x5a051714},
	{"VDMA_H_DETERM_95_64_i_56", 0x5a051718},
	{"VDMA_L_DETERM_127_96_i_56", 0x5a05170c},
	{"VDMA_L_DETERM_31_0_i_56", 0x5a051700},
	{"VDMA_L_DETERM_63_32_i_56", 0x5a051704},
	{"VDMA_L_DETERM_95_64_i_56", 0x5a051708},
	{"VDMA_TRIGGER_COUNTER_i_56", 0x5a0508e0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_56(void) {
	pr_info("vdma_l3interconnect_dma_channel_56:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_56, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_56));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_57[] = {
	{"VDMA_H_DETERM_127_96_i_57", 0x5a05173c},
	{"VDMA_H_DETERM_31_0_i_57", 0x5a051730},
	{"VDMA_H_DETERM_63_32_i_57", 0x5a051734},
	{"VDMA_H_DETERM_95_64_i_57", 0x5a051738},
	{"VDMA_L_DETERM_127_96_i_57", 0x5a05172c},
	{"VDMA_L_DETERM_31_0_i_57", 0x5a051720},
	{"VDMA_L_DETERM_63_32_i_57", 0x5a051724},
	{"VDMA_L_DETERM_95_64_i_57", 0x5a051728},
	{"VDMA_TRIGGER_COUNTER_i_57", 0x5a0508e4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_57(void) {
	pr_info("vdma_l3interconnect_dma_channel_57:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_57, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_57));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_58[] = {
	{"VDMA_H_DETERM_127_96_i_58", 0x5a05175c},
	{"VDMA_H_DETERM_31_0_i_58", 0x5a051750},
	{"VDMA_H_DETERM_63_32_i_58", 0x5a051754},
	{"VDMA_H_DETERM_95_64_i_58", 0x5a051758},
	{"VDMA_L_DETERM_127_96_i_58", 0x5a05174c},
	{"VDMA_L_DETERM_31_0_i_58", 0x5a051740},
	{"VDMA_L_DETERM_63_32_i_58", 0x5a051744},
	{"VDMA_L_DETERM_95_64_i_58", 0x5a051748},
	{"VDMA_TRIGGER_COUNTER_i_58", 0x5a0508e8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_58(void) {
	pr_info("vdma_l3interconnect_dma_channel_58:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_58, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_58));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_59[] = {
	{"VDMA_H_DETERM_127_96_i_59", 0x5a05177c},
	{"VDMA_H_DETERM_31_0_i_59", 0x5a051770},
	{"VDMA_H_DETERM_63_32_i_59", 0x5a051774},
	{"VDMA_H_DETERM_95_64_i_59", 0x5a051778},
	{"VDMA_L_DETERM_127_96_i_59", 0x5a05176c},
	{"VDMA_L_DETERM_31_0_i_59", 0x5a051760},
	{"VDMA_L_DETERM_63_32_i_59", 0x5a051764},
	{"VDMA_L_DETERM_95_64_i_59", 0x5a051768},
	{"VDMA_TRIGGER_COUNTER_i_59", 0x5a0508ec},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_59(void) {
	pr_info("vdma_l3interconnect_dma_channel_59:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_59, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_59));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_60[] = {
	{"VDMA_H_DETERM_127_96_i_60", 0x5a05179c},
	{"VDMA_H_DETERM_31_0_i_60", 0x5a051790},
	{"VDMA_H_DETERM_63_32_i_60", 0x5a051794},
	{"VDMA_H_DETERM_95_64_i_60", 0x5a051798},
	{"VDMA_L_DETERM_127_96_i_60", 0x5a05178c},
	{"VDMA_L_DETERM_31_0_i_60", 0x5a051780},
	{"VDMA_L_DETERM_63_32_i_60", 0x5a051784},
	{"VDMA_L_DETERM_95_64_i_60", 0x5a051788},
	{"VDMA_TRIGGER_COUNTER_i_60", 0x5a0508f0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_60(void) {
	pr_info("vdma_l3interconnect_dma_channel_60:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_60, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_60));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_61[] = {
	{"VDMA_H_DETERM_127_96_i_61", 0x5a0517bc},
	{"VDMA_H_DETERM_31_0_i_61", 0x5a0517b0},
	{"VDMA_H_DETERM_63_32_i_61", 0x5a0517b4},
	{"VDMA_H_DETERM_95_64_i_61", 0x5a0517b8},
	{"VDMA_L_DETERM_127_96_i_61", 0x5a0517ac},
	{"VDMA_L_DETERM_31_0_i_61", 0x5a0517a0},
	{"VDMA_L_DETERM_63_32_i_61", 0x5a0517a4},
	{"VDMA_L_DETERM_95_64_i_61", 0x5a0517a8},
	{"VDMA_TRIGGER_COUNTER_i_61", 0x5a0508f4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_61(void) {
	pr_info("vdma_l3interconnect_dma_channel_61:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_61, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_61));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_62[] = {
	{"VDMA_H_DETERM_127_96_i_62", 0x5a0517dc},
	{"VDMA_H_DETERM_31_0_i_62", 0x5a0517d0},
	{"VDMA_H_DETERM_63_32_i_62", 0x5a0517d4},
	{"VDMA_H_DETERM_95_64_i_62", 0x5a0517d8},
	{"VDMA_L_DETERM_127_96_i_62", 0x5a0517cc},
	{"VDMA_L_DETERM_31_0_i_62", 0x5a0517c0},
	{"VDMA_L_DETERM_63_32_i_62", 0x5a0517c4},
	{"VDMA_L_DETERM_95_64_i_62", 0x5a0517c8},
	{"VDMA_TRIGGER_COUNTER_i_62", 0x5a0508f8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_62(void) {
	pr_info("vdma_l3interconnect_dma_channel_62:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_62, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_62));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_63[] = {
	{"VDMA_H_DETERM_127_96_i_63", 0x5a0517fc},
	{"VDMA_H_DETERM_31_0_i_63", 0x5a0517f0},
	{"VDMA_H_DETERM_63_32_i_63", 0x5a0517f4},
	{"VDMA_H_DETERM_95_64_i_63", 0x5a0517f8},
	{"VDMA_L_DETERM_127_96_i_63", 0x5a0517ec},
	{"VDMA_L_DETERM_31_0_i_63", 0x5a0517e0},
	{"VDMA_L_DETERM_63_32_i_63", 0x5a0517e4},
	{"VDMA_L_DETERM_95_64_i_63", 0x5a0517e8},
	{"VDMA_TRIGGER_COUNTER_i_63", 0x5a0508fc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_63(void) {
	pr_info("vdma_l3interconnect_dma_channel_63:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_63, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_63));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_64[] = {
	{"VDMA_H_DETERM_127_96_i_64", 0x5a05181c},
	{"VDMA_H_DETERM_31_0_i_64", 0x5a051810},
	{"VDMA_H_DETERM_63_32_i_64", 0x5a051814},
	{"VDMA_H_DETERM_95_64_i_64", 0x5a051818},
	{"VDMA_L_DETERM_127_96_i_64", 0x5a05180c},
	{"VDMA_L_DETERM_31_0_i_64", 0x5a051800},
	{"VDMA_L_DETERM_63_32_i_64", 0x5a051804},
	{"VDMA_L_DETERM_95_64_i_64", 0x5a051808},
	{"VDMA_TRIGGER_COUNTER_i_64", 0x5a050900},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_64(void) {
	pr_info("vdma_l3interconnect_dma_channel_64:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_64, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_64));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_65[] = {
	{"VDMA_H_DETERM_127_96_i_65", 0x5a05183c},
	{"VDMA_H_DETERM_31_0_i_65", 0x5a051830},
	{"VDMA_H_DETERM_63_32_i_65", 0x5a051834},
	{"VDMA_H_DETERM_95_64_i_65", 0x5a051838},
	{"VDMA_L_DETERM_127_96_i_65", 0x5a05182c},
	{"VDMA_L_DETERM_31_0_i_65", 0x5a051820},
	{"VDMA_L_DETERM_63_32_i_65", 0x5a051824},
	{"VDMA_L_DETERM_95_64_i_65", 0x5a051828},
	{"VDMA_TRIGGER_COUNTER_i_65", 0x5a050904},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_65(void) {
	pr_info("vdma_l3interconnect_dma_channel_65:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_65, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_65));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_66[] = {
	{"VDMA_H_DETERM_127_96_i_66", 0x5a05185c},
	{"VDMA_H_DETERM_31_0_i_66", 0x5a051850},
	{"VDMA_H_DETERM_63_32_i_66", 0x5a051854},
	{"VDMA_H_DETERM_95_64_i_66", 0x5a051858},
	{"VDMA_L_DETERM_127_96_i_66", 0x5a05184c},
	{"VDMA_L_DETERM_31_0_i_66", 0x5a051840},
	{"VDMA_L_DETERM_63_32_i_66", 0x5a051844},
	{"VDMA_L_DETERM_95_64_i_66", 0x5a051848},
	{"VDMA_TRIGGER_COUNTER_i_66", 0x5a050908},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_66(void) {
	pr_info("vdma_l3interconnect_dma_channel_66:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_66, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_66));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_67[] = {
	{"VDMA_H_DETERM_127_96_i_67", 0x5a05187c},
	{"VDMA_H_DETERM_31_0_i_67", 0x5a051870},
	{"VDMA_H_DETERM_63_32_i_67", 0x5a051874},
	{"VDMA_H_DETERM_95_64_i_67", 0x5a051878},
	{"VDMA_L_DETERM_127_96_i_67", 0x5a05186c},
	{"VDMA_L_DETERM_31_0_i_67", 0x5a051860},
	{"VDMA_L_DETERM_63_32_i_67", 0x5a051864},
	{"VDMA_L_DETERM_95_64_i_67", 0x5a051868},
	{"VDMA_TRIGGER_COUNTER_i_67", 0x5a05090c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_67(void) {
	pr_info("vdma_l3interconnect_dma_channel_67:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_67, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_67));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_68[] = {
	{"VDMA_H_DETERM_127_96_i_68", 0x5a05189c},
	{"VDMA_H_DETERM_31_0_i_68", 0x5a051890},
	{"VDMA_H_DETERM_63_32_i_68", 0x5a051894},
	{"VDMA_H_DETERM_95_64_i_68", 0x5a051898},
	{"VDMA_L_DETERM_127_96_i_68", 0x5a05188c},
	{"VDMA_L_DETERM_31_0_i_68", 0x5a051880},
	{"VDMA_L_DETERM_63_32_i_68", 0x5a051884},
	{"VDMA_L_DETERM_95_64_i_68", 0x5a051888},
	{"VDMA_TRIGGER_COUNTER_i_68", 0x5a050910},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_68(void) {
	pr_info("vdma_l3interconnect_dma_channel_68:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_68, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_68));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_69[] = {
	{"VDMA_H_DETERM_127_96_i_69", 0x5a0518bc},
	{"VDMA_H_DETERM_31_0_i_69", 0x5a0518b0},
	{"VDMA_H_DETERM_63_32_i_69", 0x5a0518b4},
	{"VDMA_H_DETERM_95_64_i_69", 0x5a0518b8},
	{"VDMA_L_DETERM_127_96_i_69", 0x5a0518ac},
	{"VDMA_L_DETERM_31_0_i_69", 0x5a0518a0},
	{"VDMA_L_DETERM_63_32_i_69", 0x5a0518a4},
	{"VDMA_L_DETERM_95_64_i_69", 0x5a0518a8},
	{"VDMA_TRIGGER_COUNTER_i_69", 0x5a050914},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_69(void) {
	pr_info("vdma_l3interconnect_dma_channel_69:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_69, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_69));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_70[] = {
	{"VDMA_H_DETERM_127_96_i_70", 0x5a0518dc},
	{"VDMA_H_DETERM_31_0_i_70", 0x5a0518d0},
	{"VDMA_H_DETERM_63_32_i_70", 0x5a0518d4},
	{"VDMA_H_DETERM_95_64_i_70", 0x5a0518d8},
	{"VDMA_L_DETERM_127_96_i_70", 0x5a0518cc},
	{"VDMA_L_DETERM_31_0_i_70", 0x5a0518c0},
	{"VDMA_L_DETERM_63_32_i_70", 0x5a0518c4},
	{"VDMA_L_DETERM_95_64_i_70", 0x5a0518c8},
	{"VDMA_TRIGGER_COUNTER_i_70", 0x5a050918},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_70(void) {
	pr_info("vdma_l3interconnect_dma_channel_70:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_70, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_70));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_71[] = {
	{"VDMA_H_DETERM_127_96_i_71", 0x5a0518fc},
	{"VDMA_H_DETERM_31_0_i_71", 0x5a0518f0},
	{"VDMA_H_DETERM_63_32_i_71", 0x5a0518f4},
	{"VDMA_H_DETERM_95_64_i_71", 0x5a0518f8},
	{"VDMA_L_DETERM_127_96_i_71", 0x5a0518ec},
	{"VDMA_L_DETERM_31_0_i_71", 0x5a0518e0},
	{"VDMA_L_DETERM_63_32_i_71", 0x5a0518e4},
	{"VDMA_L_DETERM_95_64_i_71", 0x5a0518e8},
	{"VDMA_TRIGGER_COUNTER_i_71", 0x5a05091c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_71(void) {
	pr_info("vdma_l3interconnect_dma_channel_71:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_71, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_71));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_72[] = {
	{"VDMA_H_DETERM_127_96_i_72", 0x5a05191c},
	{"VDMA_H_DETERM_31_0_i_72", 0x5a051910},
	{"VDMA_H_DETERM_63_32_i_72", 0x5a051914},
	{"VDMA_H_DETERM_95_64_i_72", 0x5a051918},
	{"VDMA_L_DETERM_127_96_i_72", 0x5a05190c},
	{"VDMA_L_DETERM_31_0_i_72", 0x5a051900},
	{"VDMA_L_DETERM_63_32_i_72", 0x5a051904},
	{"VDMA_L_DETERM_95_64_i_72", 0x5a051908},
	{"VDMA_TRIGGER_COUNTER_i_72", 0x5a050920},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_72(void) {
	pr_info("vdma_l3interconnect_dma_channel_72:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_72, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_72));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_73[] = {
	{"VDMA_H_DETERM_127_96_i_73", 0x5a05193c},
	{"VDMA_H_DETERM_31_0_i_73", 0x5a051930},
	{"VDMA_H_DETERM_63_32_i_73", 0x5a051934},
	{"VDMA_H_DETERM_95_64_i_73", 0x5a051938},
	{"VDMA_L_DETERM_127_96_i_73", 0x5a05192c},
	{"VDMA_L_DETERM_31_0_i_73", 0x5a051920},
	{"VDMA_L_DETERM_63_32_i_73", 0x5a051924},
	{"VDMA_L_DETERM_95_64_i_73", 0x5a051928},
	{"VDMA_TRIGGER_COUNTER_i_73", 0x5a050924},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_73(void) {
	pr_info("vdma_l3interconnect_dma_channel_73:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_73, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_73));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_74[] = {
	{"VDMA_H_DETERM_127_96_i_74", 0x5a05195c},
	{"VDMA_H_DETERM_31_0_i_74", 0x5a051950},
	{"VDMA_H_DETERM_63_32_i_74", 0x5a051954},
	{"VDMA_H_DETERM_95_64_i_74", 0x5a051958},
	{"VDMA_L_DETERM_127_96_i_74", 0x5a05194c},
	{"VDMA_L_DETERM_31_0_i_74", 0x5a051940},
	{"VDMA_L_DETERM_63_32_i_74", 0x5a051944},
	{"VDMA_L_DETERM_95_64_i_74", 0x5a051948},
	{"VDMA_TRIGGER_COUNTER_i_74", 0x5a050928},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_74(void) {
	pr_info("vdma_l3interconnect_dma_channel_74:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_74, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_74));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_75[] = {
	{"VDMA_H_DETERM_127_96_i_75", 0x5a05197c},
	{"VDMA_H_DETERM_31_0_i_75", 0x5a051970},
	{"VDMA_H_DETERM_63_32_i_75", 0x5a051974},
	{"VDMA_H_DETERM_95_64_i_75", 0x5a051978},
	{"VDMA_L_DETERM_127_96_i_75", 0x5a05196c},
	{"VDMA_L_DETERM_31_0_i_75", 0x5a051960},
	{"VDMA_L_DETERM_63_32_i_75", 0x5a051964},
	{"VDMA_L_DETERM_95_64_i_75", 0x5a051968},
	{"VDMA_TRIGGER_COUNTER_i_75", 0x5a05092c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_75(void) {
	pr_info("vdma_l3interconnect_dma_channel_75:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_75, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_75));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_76[] = {
	{"VDMA_H_DETERM_127_96_i_76", 0x5a05199c},
	{"VDMA_H_DETERM_31_0_i_76", 0x5a051990},
	{"VDMA_H_DETERM_63_32_i_76", 0x5a051994},
	{"VDMA_H_DETERM_95_64_i_76", 0x5a051998},
	{"VDMA_L_DETERM_127_96_i_76", 0x5a05198c},
	{"VDMA_L_DETERM_31_0_i_76", 0x5a051980},
	{"VDMA_L_DETERM_63_32_i_76", 0x5a051984},
	{"VDMA_L_DETERM_95_64_i_76", 0x5a051988},
	{"VDMA_TRIGGER_COUNTER_i_76", 0x5a050930},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_76(void) {
	pr_info("vdma_l3interconnect_dma_channel_76:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_76, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_76));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_77[] = {
	{"VDMA_H_DETERM_127_96_i_77", 0x5a0519bc},
	{"VDMA_H_DETERM_31_0_i_77", 0x5a0519b0},
	{"VDMA_H_DETERM_63_32_i_77", 0x5a0519b4},
	{"VDMA_H_DETERM_95_64_i_77", 0x5a0519b8},
	{"VDMA_L_DETERM_127_96_i_77", 0x5a0519ac},
	{"VDMA_L_DETERM_31_0_i_77", 0x5a0519a0},
	{"VDMA_L_DETERM_63_32_i_77", 0x5a0519a4},
	{"VDMA_L_DETERM_95_64_i_77", 0x5a0519a8},
	{"VDMA_TRIGGER_COUNTER_i_77", 0x5a050934},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_77(void) {
	pr_info("vdma_l3interconnect_dma_channel_77:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_77, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_77));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_78[] = {
	{"VDMA_H_DETERM_127_96_i_78", 0x5a0519dc},
	{"VDMA_H_DETERM_31_0_i_78", 0x5a0519d0},
	{"VDMA_H_DETERM_63_32_i_78", 0x5a0519d4},
	{"VDMA_H_DETERM_95_64_i_78", 0x5a0519d8},
	{"VDMA_L_DETERM_127_96_i_78", 0x5a0519cc},
	{"VDMA_L_DETERM_31_0_i_78", 0x5a0519c0},
	{"VDMA_L_DETERM_63_32_i_78", 0x5a0519c4},
	{"VDMA_L_DETERM_95_64_i_78", 0x5a0519c8},
	{"VDMA_TRIGGER_COUNTER_i_78", 0x5a050938},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_78(void) {
	pr_info("vdma_l3interconnect_dma_channel_78:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_78, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_78));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_79[] = {
	{"VDMA_H_DETERM_127_96_i_79", 0x5a0519fc},
	{"VDMA_H_DETERM_31_0_i_79", 0x5a0519f0},
	{"VDMA_H_DETERM_63_32_i_79", 0x5a0519f4},
	{"VDMA_H_DETERM_95_64_i_79", 0x5a0519f8},
	{"VDMA_L_DETERM_127_96_i_79", 0x5a0519ec},
	{"VDMA_L_DETERM_31_0_i_79", 0x5a0519e0},
	{"VDMA_L_DETERM_63_32_i_79", 0x5a0519e4},
	{"VDMA_L_DETERM_95_64_i_79", 0x5a0519e8},
	{"VDMA_TRIGGER_COUNTER_i_79", 0x5a05093c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_79(void) {
	pr_info("vdma_l3interconnect_dma_channel_79:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_79, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_79));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_80[] = {
	{"VDMA_H_DETERM_127_96_i_80", 0x5a051a1c},
	{"VDMA_H_DETERM_31_0_i_80", 0x5a051a10},
	{"VDMA_H_DETERM_63_32_i_80", 0x5a051a14},
	{"VDMA_H_DETERM_95_64_i_80", 0x5a051a18},
	{"VDMA_L_DETERM_127_96_i_80", 0x5a051a0c},
	{"VDMA_L_DETERM_31_0_i_80", 0x5a051a00},
	{"VDMA_L_DETERM_63_32_i_80", 0x5a051a04},
	{"VDMA_L_DETERM_95_64_i_80", 0x5a051a08},
	{"VDMA_TRIGGER_COUNTER_i_80", 0x5a050940},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_80(void) {
	pr_info("vdma_l3interconnect_dma_channel_80:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_80, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_80));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_81[] = {
	{"VDMA_H_DETERM_127_96_i_81", 0x5a051a3c},
	{"VDMA_H_DETERM_31_0_i_81", 0x5a051a30},
	{"VDMA_H_DETERM_63_32_i_81", 0x5a051a34},
	{"VDMA_H_DETERM_95_64_i_81", 0x5a051a38},
	{"VDMA_L_DETERM_127_96_i_81", 0x5a051a2c},
	{"VDMA_L_DETERM_31_0_i_81", 0x5a051a20},
	{"VDMA_L_DETERM_63_32_i_81", 0x5a051a24},
	{"VDMA_L_DETERM_95_64_i_81", 0x5a051a28},
	{"VDMA_TRIGGER_COUNTER_i_81", 0x5a050944},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_81(void) {
	pr_info("vdma_l3interconnect_dma_channel_81:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_81, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_81));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_82[] = {
	{"VDMA_H_DETERM_127_96_i_82", 0x5a051a5c},
	{"VDMA_H_DETERM_31_0_i_82", 0x5a051a50},
	{"VDMA_H_DETERM_63_32_i_82", 0x5a051a54},
	{"VDMA_H_DETERM_95_64_i_82", 0x5a051a58},
	{"VDMA_L_DETERM_127_96_i_82", 0x5a051a4c},
	{"VDMA_L_DETERM_31_0_i_82", 0x5a051a40},
	{"VDMA_L_DETERM_63_32_i_82", 0x5a051a44},
	{"VDMA_L_DETERM_95_64_i_82", 0x5a051a48},
	{"VDMA_TRIGGER_COUNTER_i_82", 0x5a050948},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_82(void) {
	pr_info("vdma_l3interconnect_dma_channel_82:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_82, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_82));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_83[] = {
	{"VDMA_H_DETERM_127_96_i_83", 0x5a051a7c},
	{"VDMA_H_DETERM_31_0_i_83", 0x5a051a70},
	{"VDMA_H_DETERM_63_32_i_83", 0x5a051a74},
	{"VDMA_H_DETERM_95_64_i_83", 0x5a051a78},
	{"VDMA_L_DETERM_127_96_i_83", 0x5a051a6c},
	{"VDMA_L_DETERM_31_0_i_83", 0x5a051a60},
	{"VDMA_L_DETERM_63_32_i_83", 0x5a051a64},
	{"VDMA_L_DETERM_95_64_i_83", 0x5a051a68},
	{"VDMA_TRIGGER_COUNTER_i_83", 0x5a05094c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_83(void) {
	pr_info("vdma_l3interconnect_dma_channel_83:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_83, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_83));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_84[] = {
	{"VDMA_H_DETERM_127_96_i_84", 0x5a051a9c},
	{"VDMA_H_DETERM_31_0_i_84", 0x5a051a90},
	{"VDMA_H_DETERM_63_32_i_84", 0x5a051a94},
	{"VDMA_H_DETERM_95_64_i_84", 0x5a051a98},
	{"VDMA_L_DETERM_127_96_i_84", 0x5a051a8c},
	{"VDMA_L_DETERM_31_0_i_84", 0x5a051a80},
	{"VDMA_L_DETERM_63_32_i_84", 0x5a051a84},
	{"VDMA_L_DETERM_95_64_i_84", 0x5a051a88},
	{"VDMA_TRIGGER_COUNTER_i_84", 0x5a050950},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_84(void) {
	pr_info("vdma_l3interconnect_dma_channel_84:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_84, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_84));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_85[] = {
	{"VDMA_H_DETERM_127_96_i_85", 0x5a051abc},
	{"VDMA_H_DETERM_31_0_i_85", 0x5a051ab0},
	{"VDMA_H_DETERM_63_32_i_85", 0x5a051ab4},
	{"VDMA_H_DETERM_95_64_i_85", 0x5a051ab8},
	{"VDMA_L_DETERM_127_96_i_85", 0x5a051aac},
	{"VDMA_L_DETERM_31_0_i_85", 0x5a051aa0},
	{"VDMA_L_DETERM_63_32_i_85", 0x5a051aa4},
	{"VDMA_L_DETERM_95_64_i_85", 0x5a051aa8},
	{"VDMA_TRIGGER_COUNTER_i_85", 0x5a050954},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_85(void) {
	pr_info("vdma_l3interconnect_dma_channel_85:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_85, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_85));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_86[] = {
	{"VDMA_H_DETERM_127_96_i_86", 0x5a051adc},
	{"VDMA_H_DETERM_31_0_i_86", 0x5a051ad0},
	{"VDMA_H_DETERM_63_32_i_86", 0x5a051ad4},
	{"VDMA_H_DETERM_95_64_i_86", 0x5a051ad8},
	{"VDMA_L_DETERM_127_96_i_86", 0x5a051acc},
	{"VDMA_L_DETERM_31_0_i_86", 0x5a051ac0},
	{"VDMA_L_DETERM_63_32_i_86", 0x5a051ac4},
	{"VDMA_L_DETERM_95_64_i_86", 0x5a051ac8},
	{"VDMA_TRIGGER_COUNTER_i_86", 0x5a050958},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_86(void) {
	pr_info("vdma_l3interconnect_dma_channel_86:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_86, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_86));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_87[] = {
	{"VDMA_H_DETERM_127_96_i_87", 0x5a051afc},
	{"VDMA_H_DETERM_31_0_i_87", 0x5a051af0},
	{"VDMA_H_DETERM_63_32_i_87", 0x5a051af4},
	{"VDMA_H_DETERM_95_64_i_87", 0x5a051af8},
	{"VDMA_L_DETERM_127_96_i_87", 0x5a051aec},
	{"VDMA_L_DETERM_31_0_i_87", 0x5a051ae0},
	{"VDMA_L_DETERM_63_32_i_87", 0x5a051ae4},
	{"VDMA_L_DETERM_95_64_i_87", 0x5a051ae8},
	{"VDMA_TRIGGER_COUNTER_i_87", 0x5a05095c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_87(void) {
	pr_info("vdma_l3interconnect_dma_channel_87:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_87, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_87));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_88[] = {
	{"VDMA_H_DETERM_127_96_i_88", 0x5a051b1c},
	{"VDMA_H_DETERM_31_0_i_88", 0x5a051b10},
	{"VDMA_H_DETERM_63_32_i_88", 0x5a051b14},
	{"VDMA_H_DETERM_95_64_i_88", 0x5a051b18},
	{"VDMA_L_DETERM_127_96_i_88", 0x5a051b0c},
	{"VDMA_L_DETERM_31_0_i_88", 0x5a051b00},
	{"VDMA_L_DETERM_63_32_i_88", 0x5a051b04},
	{"VDMA_L_DETERM_95_64_i_88", 0x5a051b08},
	{"VDMA_TRIGGER_COUNTER_i_88", 0x5a050960},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_88(void) {
	pr_info("vdma_l3interconnect_dma_channel_88:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_88, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_88));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_89[] = {
	{"VDMA_H_DETERM_127_96_i_89", 0x5a051b3c},
	{"VDMA_H_DETERM_31_0_i_89", 0x5a051b30},
	{"VDMA_H_DETERM_63_32_i_89", 0x5a051b34},
	{"VDMA_H_DETERM_95_64_i_89", 0x5a051b38},
	{"VDMA_L_DETERM_127_96_i_89", 0x5a051b2c},
	{"VDMA_L_DETERM_31_0_i_89", 0x5a051b20},
	{"VDMA_L_DETERM_63_32_i_89", 0x5a051b24},
	{"VDMA_L_DETERM_95_64_i_89", 0x5a051b28},
	{"VDMA_TRIGGER_COUNTER_i_89", 0x5a050964},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_89(void) {
	pr_info("vdma_l3interconnect_dma_channel_89:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_89, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_89));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_90[] = {
	{"VDMA_H_DETERM_127_96_i_90", 0x5a051b5c},
	{"VDMA_H_DETERM_31_0_i_90", 0x5a051b50},
	{"VDMA_H_DETERM_63_32_i_90", 0x5a051b54},
	{"VDMA_H_DETERM_95_64_i_90", 0x5a051b58},
	{"VDMA_L_DETERM_127_96_i_90", 0x5a051b4c},
	{"VDMA_L_DETERM_31_0_i_90", 0x5a051b40},
	{"VDMA_L_DETERM_63_32_i_90", 0x5a051b44},
	{"VDMA_L_DETERM_95_64_i_90", 0x5a051b48},
	{"VDMA_TRIGGER_COUNTER_i_90", 0x5a050968},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_90(void) {
	pr_info("vdma_l3interconnect_dma_channel_90:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_90, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_90));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_91[] = {
	{"VDMA_H_DETERM_127_96_i_91", 0x5a051b7c},
	{"VDMA_H_DETERM_31_0_i_91", 0x5a051b70},
	{"VDMA_H_DETERM_63_32_i_91", 0x5a051b74},
	{"VDMA_H_DETERM_95_64_i_91", 0x5a051b78},
	{"VDMA_L_DETERM_127_96_i_91", 0x5a051b6c},
	{"VDMA_L_DETERM_31_0_i_91", 0x5a051b60},
	{"VDMA_L_DETERM_63_32_i_91", 0x5a051b64},
	{"VDMA_L_DETERM_95_64_i_91", 0x5a051b68},
	{"VDMA_TRIGGER_COUNTER_i_91", 0x5a05096c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_91(void) {
	pr_info("vdma_l3interconnect_dma_channel_91:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_91, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_91));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_92[] = {
	{"VDMA_H_DETERM_127_96_i_92", 0x5a051b9c},
	{"VDMA_H_DETERM_31_0_i_92", 0x5a051b90},
	{"VDMA_H_DETERM_63_32_i_92", 0x5a051b94},
	{"VDMA_H_DETERM_95_64_i_92", 0x5a051b98},
	{"VDMA_L_DETERM_127_96_i_92", 0x5a051b8c},
	{"VDMA_L_DETERM_31_0_i_92", 0x5a051b80},
	{"VDMA_L_DETERM_63_32_i_92", 0x5a051b84},
	{"VDMA_L_DETERM_95_64_i_92", 0x5a051b88},
	{"VDMA_TRIGGER_COUNTER_i_92", 0x5a050970},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_92(void) {
	pr_info("vdma_l3interconnect_dma_channel_92:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_92, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_92));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_93[] = {
	{"VDMA_H_DETERM_127_96_i_93", 0x5a051bbc},
	{"VDMA_H_DETERM_31_0_i_93", 0x5a051bb0},
	{"VDMA_H_DETERM_63_32_i_93", 0x5a051bb4},
	{"VDMA_H_DETERM_95_64_i_93", 0x5a051bb8},
	{"VDMA_L_DETERM_127_96_i_93", 0x5a051bac},
	{"VDMA_L_DETERM_31_0_i_93", 0x5a051ba0},
	{"VDMA_L_DETERM_63_32_i_93", 0x5a051ba4},
	{"VDMA_L_DETERM_95_64_i_93", 0x5a051ba8},
	{"VDMA_TRIGGER_COUNTER_i_93", 0x5a050974},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_93(void) {
	pr_info("vdma_l3interconnect_dma_channel_93:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_93, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_93));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_94[] = {
	{"VDMA_H_DETERM_127_96_i_94", 0x5a051bdc},
	{"VDMA_H_DETERM_31_0_i_94", 0x5a051bd0},
	{"VDMA_H_DETERM_63_32_i_94", 0x5a051bd4},
	{"VDMA_H_DETERM_95_64_i_94", 0x5a051bd8},
	{"VDMA_L_DETERM_127_96_i_94", 0x5a051bcc},
	{"VDMA_L_DETERM_31_0_i_94", 0x5a051bc0},
	{"VDMA_L_DETERM_63_32_i_94", 0x5a051bc4},
	{"VDMA_L_DETERM_95_64_i_94", 0x5a051bc8},
	{"VDMA_TRIGGER_COUNTER_i_94", 0x5a050978},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_94(void) {
	pr_info("vdma_l3interconnect_dma_channel_94:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_94, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_94));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_95[] = {
	{"VDMA_H_DETERM_127_96_i_95", 0x5a051bfc},
	{"VDMA_H_DETERM_31_0_i_95", 0x5a051bf0},
	{"VDMA_H_DETERM_63_32_i_95", 0x5a051bf4},
	{"VDMA_H_DETERM_95_64_i_95", 0x5a051bf8},
	{"VDMA_L_DETERM_127_96_i_95", 0x5a051bec},
	{"VDMA_L_DETERM_31_0_i_95", 0x5a051be0},
	{"VDMA_L_DETERM_63_32_i_95", 0x5a051be4},
	{"VDMA_L_DETERM_95_64_i_95", 0x5a051be8},
	{"VDMA_TRIGGER_COUNTER_i_95", 0x5a05097c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_95(void) {
	pr_info("vdma_l3interconnect_dma_channel_95:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_95, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_95));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_96[] = {
	{"VDMA_H_DETERM_127_96_i_96", 0x5a051c1c},
	{"VDMA_H_DETERM_31_0_i_96", 0x5a051c10},
	{"VDMA_H_DETERM_63_32_i_96", 0x5a051c14},
	{"VDMA_H_DETERM_95_64_i_96", 0x5a051c18},
	{"VDMA_L_DETERM_127_96_i_96", 0x5a051c0c},
	{"VDMA_L_DETERM_31_0_i_96", 0x5a051c00},
	{"VDMA_L_DETERM_63_32_i_96", 0x5a051c04},
	{"VDMA_L_DETERM_95_64_i_96", 0x5a051c08},
	{"VDMA_TRIGGER_COUNTER_i_96", 0x5a050980},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_96(void) {
	pr_info("vdma_l3interconnect_dma_channel_96:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_96, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_96));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_97[] = {
	{"VDMA_H_DETERM_127_96_i_97", 0x5a051c3c},
	{"VDMA_H_DETERM_31_0_i_97", 0x5a051c30},
	{"VDMA_H_DETERM_63_32_i_97", 0x5a051c34},
	{"VDMA_H_DETERM_95_64_i_97", 0x5a051c38},
	{"VDMA_L_DETERM_127_96_i_97", 0x5a051c2c},
	{"VDMA_L_DETERM_31_0_i_97", 0x5a051c20},
	{"VDMA_L_DETERM_63_32_i_97", 0x5a051c24},
	{"VDMA_L_DETERM_95_64_i_97", 0x5a051c28},
	{"VDMA_TRIGGER_COUNTER_i_97", 0x5a050984},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_97(void) {
	pr_info("vdma_l3interconnect_dma_channel_97:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_97, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_97));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_98[] = {
	{"VDMA_H_DETERM_127_96_i_98", 0x5a051c5c},
	{"VDMA_H_DETERM_31_0_i_98", 0x5a051c50},
	{"VDMA_H_DETERM_63_32_i_98", 0x5a051c54},
	{"VDMA_H_DETERM_95_64_i_98", 0x5a051c58},
	{"VDMA_L_DETERM_127_96_i_98", 0x5a051c4c},
	{"VDMA_L_DETERM_31_0_i_98", 0x5a051c40},
	{"VDMA_L_DETERM_63_32_i_98", 0x5a051c44},
	{"VDMA_L_DETERM_95_64_i_98", 0x5a051c48},
	{"VDMA_TRIGGER_COUNTER_i_98", 0x5a050988},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_98(void) {
	pr_info("vdma_l3interconnect_dma_channel_98:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_98, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_98));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_99[] = {
	{"VDMA_H_DETERM_127_96_i_99", 0x5a051c7c},
	{"VDMA_H_DETERM_31_0_i_99", 0x5a051c70},
	{"VDMA_H_DETERM_63_32_i_99", 0x5a051c74},
	{"VDMA_H_DETERM_95_64_i_99", 0x5a051c78},
	{"VDMA_L_DETERM_127_96_i_99", 0x5a051c6c},
	{"VDMA_L_DETERM_31_0_i_99", 0x5a051c60},
	{"VDMA_L_DETERM_63_32_i_99", 0x5a051c64},
	{"VDMA_L_DETERM_95_64_i_99", 0x5a051c68},
	{"VDMA_TRIGGER_COUNTER_i_99", 0x5a05098c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_99(void) {
	pr_info("vdma_l3interconnect_dma_channel_99:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_99, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_99));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_100[] = {
	{"VDMA_H_DETERM_127_96_i_100", 0x5a051c9c},
	{"VDMA_H_DETERM_31_0_i_100", 0x5a051c90},
	{"VDMA_H_DETERM_63_32_i_100", 0x5a051c94},
	{"VDMA_H_DETERM_95_64_i_100", 0x5a051c98},
	{"VDMA_L_DETERM_127_96_i_100", 0x5a051c8c},
	{"VDMA_L_DETERM_31_0_i_100", 0x5a051c80},
	{"VDMA_L_DETERM_63_32_i_100", 0x5a051c84},
	{"VDMA_L_DETERM_95_64_i_100", 0x5a051c88},
	{"VDMA_TRIGGER_COUNTER_i_100", 0x5a050990},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_100(void) {
	pr_info("vdma_l3interconnect_dma_channel_100:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_100, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_100));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_101[] = {
	{"VDMA_H_DETERM_127_96_i_101", 0x5a051cbc},
	{"VDMA_H_DETERM_31_0_i_101", 0x5a051cb0},
	{"VDMA_H_DETERM_63_32_i_101", 0x5a051cb4},
	{"VDMA_H_DETERM_95_64_i_101", 0x5a051cb8},
	{"VDMA_L_DETERM_127_96_i_101", 0x5a051cac},
	{"VDMA_L_DETERM_31_0_i_101", 0x5a051ca0},
	{"VDMA_L_DETERM_63_32_i_101", 0x5a051ca4},
	{"VDMA_L_DETERM_95_64_i_101", 0x5a051ca8},
	{"VDMA_TRIGGER_COUNTER_i_101", 0x5a050994},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_101(void) {
	pr_info("vdma_l3interconnect_dma_channel_101:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_101, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_101));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_102[] = {
	{"VDMA_H_DETERM_127_96_i_102", 0x5a051cdc},
	{"VDMA_H_DETERM_31_0_i_102", 0x5a051cd0},
	{"VDMA_H_DETERM_63_32_i_102", 0x5a051cd4},
	{"VDMA_H_DETERM_95_64_i_102", 0x5a051cd8},
	{"VDMA_L_DETERM_127_96_i_102", 0x5a051ccc},
	{"VDMA_L_DETERM_31_0_i_102", 0x5a051cc0},
	{"VDMA_L_DETERM_63_32_i_102", 0x5a051cc4},
	{"VDMA_L_DETERM_95_64_i_102", 0x5a051cc8},
	{"VDMA_TRIGGER_COUNTER_i_102", 0x5a050998},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_102(void) {
	pr_info("vdma_l3interconnect_dma_channel_102:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_102, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_102));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_103[] = {
	{"VDMA_H_DETERM_127_96_i_103", 0x5a051cfc},
	{"VDMA_H_DETERM_31_0_i_103", 0x5a051cf0},
	{"VDMA_H_DETERM_63_32_i_103", 0x5a051cf4},
	{"VDMA_H_DETERM_95_64_i_103", 0x5a051cf8},
	{"VDMA_L_DETERM_127_96_i_103", 0x5a051cec},
	{"VDMA_L_DETERM_31_0_i_103", 0x5a051ce0},
	{"VDMA_L_DETERM_63_32_i_103", 0x5a051ce4},
	{"VDMA_L_DETERM_95_64_i_103", 0x5a051ce8},
	{"VDMA_TRIGGER_COUNTER_i_103", 0x5a05099c},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_103(void) {
	pr_info("vdma_l3interconnect_dma_channel_103:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_103, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_103));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_104[] = {
	{"VDMA_H_DETERM_127_96_i_104", 0x5a051d1c},
	{"VDMA_H_DETERM_31_0_i_104", 0x5a051d10},
	{"VDMA_H_DETERM_63_32_i_104", 0x5a051d14},
	{"VDMA_H_DETERM_95_64_i_104", 0x5a051d18},
	{"VDMA_L_DETERM_127_96_i_104", 0x5a051d0c},
	{"VDMA_L_DETERM_31_0_i_104", 0x5a051d00},
	{"VDMA_L_DETERM_63_32_i_104", 0x5a051d04},
	{"VDMA_L_DETERM_95_64_i_104", 0x5a051d08},
	{"VDMA_TRIGGER_COUNTER_i_104", 0x5a0509a0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_104(void) {
	pr_info("vdma_l3interconnect_dma_channel_104:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_104, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_104));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_105[] = {
	{"VDMA_H_DETERM_127_96_i_105", 0x5a051d3c},
	{"VDMA_H_DETERM_31_0_i_105", 0x5a051d30},
	{"VDMA_H_DETERM_63_32_i_105", 0x5a051d34},
	{"VDMA_H_DETERM_95_64_i_105", 0x5a051d38},
	{"VDMA_L_DETERM_127_96_i_105", 0x5a051d2c},
	{"VDMA_L_DETERM_31_0_i_105", 0x5a051d20},
	{"VDMA_L_DETERM_63_32_i_105", 0x5a051d24},
	{"VDMA_L_DETERM_95_64_i_105", 0x5a051d28},
	{"VDMA_TRIGGER_COUNTER_i_105", 0x5a0509a4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_105(void) {
	pr_info("vdma_l3interconnect_dma_channel_105:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_105, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_105));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_106[] = {
	{"VDMA_H_DETERM_127_96_i_106", 0x5a051d5c},
	{"VDMA_H_DETERM_31_0_i_106", 0x5a051d50},
	{"VDMA_H_DETERM_63_32_i_106", 0x5a051d54},
	{"VDMA_H_DETERM_95_64_i_106", 0x5a051d58},
	{"VDMA_L_DETERM_127_96_i_106", 0x5a051d4c},
	{"VDMA_L_DETERM_31_0_i_106", 0x5a051d40},
	{"VDMA_L_DETERM_63_32_i_106", 0x5a051d44},
	{"VDMA_L_DETERM_95_64_i_106", 0x5a051d48},
	{"VDMA_TRIGGER_COUNTER_i_106", 0x5a0509a8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_106(void) {
	pr_info("vdma_l3interconnect_dma_channel_106:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_106, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_106));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_107[] = {
	{"VDMA_H_DETERM_127_96_i_107", 0x5a051d7c},
	{"VDMA_H_DETERM_31_0_i_107", 0x5a051d70},
	{"VDMA_H_DETERM_63_32_i_107", 0x5a051d74},
	{"VDMA_H_DETERM_95_64_i_107", 0x5a051d78},
	{"VDMA_L_DETERM_127_96_i_107", 0x5a051d6c},
	{"VDMA_L_DETERM_31_0_i_107", 0x5a051d60},
	{"VDMA_L_DETERM_63_32_i_107", 0x5a051d64},
	{"VDMA_L_DETERM_95_64_i_107", 0x5a051d68},
	{"VDMA_TRIGGER_COUNTER_i_107", 0x5a0509ac},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_107(void) {
	pr_info("vdma_l3interconnect_dma_channel_107:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_107, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_107));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_108[] = {
	{"VDMA_H_DETERM_127_96_i_108", 0x5a051d9c},
	{"VDMA_H_DETERM_31_0_i_108", 0x5a051d90},
	{"VDMA_H_DETERM_63_32_i_108", 0x5a051d94},
	{"VDMA_H_DETERM_95_64_i_108", 0x5a051d98},
	{"VDMA_L_DETERM_127_96_i_108", 0x5a051d8c},
	{"VDMA_L_DETERM_31_0_i_108", 0x5a051d80},
	{"VDMA_L_DETERM_63_32_i_108", 0x5a051d84},
	{"VDMA_L_DETERM_95_64_i_108", 0x5a051d88},
	{"VDMA_TRIGGER_COUNTER_i_108", 0x5a0509b0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_108(void) {
	pr_info("vdma_l3interconnect_dma_channel_108:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_108, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_108));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_109[] = {
	{"VDMA_H_DETERM_127_96_i_109", 0x5a051dbc},
	{"VDMA_H_DETERM_31_0_i_109", 0x5a051db0},
	{"VDMA_H_DETERM_63_32_i_109", 0x5a051db4},
	{"VDMA_H_DETERM_95_64_i_109", 0x5a051db8},
	{"VDMA_L_DETERM_127_96_i_109", 0x5a051dac},
	{"VDMA_L_DETERM_31_0_i_109", 0x5a051da0},
	{"VDMA_L_DETERM_63_32_i_109", 0x5a051da4},
	{"VDMA_L_DETERM_95_64_i_109", 0x5a051da8},
	{"VDMA_TRIGGER_COUNTER_i_109", 0x5a0509b4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_109(void) {
	pr_info("vdma_l3interconnect_dma_channel_109:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_109, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_109));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_110[] = {
	{"VDMA_H_DETERM_127_96_i_110", 0x5a051ddc},
	{"VDMA_H_DETERM_31_0_i_110", 0x5a051dd0},
	{"VDMA_H_DETERM_63_32_i_110", 0x5a051dd4},
	{"VDMA_H_DETERM_95_64_i_110", 0x5a051dd8},
	{"VDMA_L_DETERM_127_96_i_110", 0x5a051dcc},
	{"VDMA_L_DETERM_31_0_i_110", 0x5a051dc0},
	{"VDMA_L_DETERM_63_32_i_110", 0x5a051dc4},
	{"VDMA_L_DETERM_95_64_i_110", 0x5a051dc8},
	{"VDMA_TRIGGER_COUNTER_i_110", 0x5a0509b8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_110(void) {
	pr_info("vdma_l3interconnect_dma_channel_110:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_110, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_110));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_111[] = {
	{"VDMA_H_DETERM_127_96_i_111", 0x5a051dfc},
	{"VDMA_H_DETERM_31_0_i_111", 0x5a051df0},
	{"VDMA_H_DETERM_63_32_i_111", 0x5a051df4},
	{"VDMA_H_DETERM_95_64_i_111", 0x5a051df8},
	{"VDMA_L_DETERM_127_96_i_111", 0x5a051dec},
	{"VDMA_L_DETERM_31_0_i_111", 0x5a051de0},
	{"VDMA_L_DETERM_63_32_i_111", 0x5a051de4},
	{"VDMA_L_DETERM_95_64_i_111", 0x5a051de8},
	{"VDMA_TRIGGER_COUNTER_i_111", 0x5a0509bc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_111(void) {
	pr_info("vdma_l3interconnect_dma_channel_111:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_111, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_111));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_112[] = {
	{"VDMA_H_DETERM_127_96_i_112", 0x5a051e1c},
	{"VDMA_H_DETERM_31_0_i_112", 0x5a051e10},
	{"VDMA_H_DETERM_63_32_i_112", 0x5a051e14},
	{"VDMA_H_DETERM_95_64_i_112", 0x5a051e18},
	{"VDMA_L_DETERM_127_96_i_112", 0x5a051e0c},
	{"VDMA_L_DETERM_31_0_i_112", 0x5a051e00},
	{"VDMA_L_DETERM_63_32_i_112", 0x5a051e04},
	{"VDMA_L_DETERM_95_64_i_112", 0x5a051e08},
	{"VDMA_TRIGGER_COUNTER_i_112", 0x5a0509c0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_112(void) {
	pr_info("vdma_l3interconnect_dma_channel_112:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_112, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_112));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_113[] = {
	{"VDMA_H_DETERM_127_96_i_113", 0x5a051e3c},
	{"VDMA_H_DETERM_31_0_i_113", 0x5a051e30},
	{"VDMA_H_DETERM_63_32_i_113", 0x5a051e34},
	{"VDMA_H_DETERM_95_64_i_113", 0x5a051e38},
	{"VDMA_L_DETERM_127_96_i_113", 0x5a051e2c},
	{"VDMA_L_DETERM_31_0_i_113", 0x5a051e20},
	{"VDMA_L_DETERM_63_32_i_113", 0x5a051e24},
	{"VDMA_L_DETERM_95_64_i_113", 0x5a051e28},
	{"VDMA_TRIGGER_COUNTER_i_113", 0x5a0509c4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_113(void) {
	pr_info("vdma_l3interconnect_dma_channel_113:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_113, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_113));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_114[] = {
	{"VDMA_H_DETERM_127_96_i_114", 0x5a051e5c},
	{"VDMA_H_DETERM_31_0_i_114", 0x5a051e50},
	{"VDMA_H_DETERM_63_32_i_114", 0x5a051e54},
	{"VDMA_H_DETERM_95_64_i_114", 0x5a051e58},
	{"VDMA_L_DETERM_127_96_i_114", 0x5a051e4c},
	{"VDMA_L_DETERM_31_0_i_114", 0x5a051e40},
	{"VDMA_L_DETERM_63_32_i_114", 0x5a051e44},
	{"VDMA_L_DETERM_95_64_i_114", 0x5a051e48},
	{"VDMA_TRIGGER_COUNTER_i_114", 0x5a0509c8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_114(void) {
	pr_info("vdma_l3interconnect_dma_channel_114:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_114, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_114));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_115[] = {
	{"VDMA_H_DETERM_127_96_i_115", 0x5a051e7c},
	{"VDMA_H_DETERM_31_0_i_115", 0x5a051e70},
	{"VDMA_H_DETERM_63_32_i_115", 0x5a051e74},
	{"VDMA_H_DETERM_95_64_i_115", 0x5a051e78},
	{"VDMA_L_DETERM_127_96_i_115", 0x5a051e6c},
	{"VDMA_L_DETERM_31_0_i_115", 0x5a051e60},
	{"VDMA_L_DETERM_63_32_i_115", 0x5a051e64},
	{"VDMA_L_DETERM_95_64_i_115", 0x5a051e68},
	{"VDMA_TRIGGER_COUNTER_i_115", 0x5a0509cc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_115(void) {
	pr_info("vdma_l3interconnect_dma_channel_115:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_115, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_115));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_116[] = {
	{"VDMA_H_DETERM_127_96_i_116", 0x5a051e9c},
	{"VDMA_H_DETERM_31_0_i_116", 0x5a051e90},
	{"VDMA_H_DETERM_63_32_i_116", 0x5a051e94},
	{"VDMA_H_DETERM_95_64_i_116", 0x5a051e98},
	{"VDMA_L_DETERM_127_96_i_116", 0x5a051e8c},
	{"VDMA_L_DETERM_31_0_i_116", 0x5a051e80},
	{"VDMA_L_DETERM_63_32_i_116", 0x5a051e84},
	{"VDMA_L_DETERM_95_64_i_116", 0x5a051e88},
	{"VDMA_TRIGGER_COUNTER_i_116", 0x5a0509d0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_116(void) {
	pr_info("vdma_l3interconnect_dma_channel_116:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_116, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_116));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_117[] = {
	{"VDMA_H_DETERM_127_96_i_117", 0x5a051ebc},
	{"VDMA_H_DETERM_31_0_i_117", 0x5a051eb0},
	{"VDMA_H_DETERM_63_32_i_117", 0x5a051eb4},
	{"VDMA_H_DETERM_95_64_i_117", 0x5a051eb8},
	{"VDMA_L_DETERM_127_96_i_117", 0x5a051eac},
	{"VDMA_L_DETERM_31_0_i_117", 0x5a051ea0},
	{"VDMA_L_DETERM_63_32_i_117", 0x5a051ea4},
	{"VDMA_L_DETERM_95_64_i_117", 0x5a051ea8},
	{"VDMA_TRIGGER_COUNTER_i_117", 0x5a0509d4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_117(void) {
	pr_info("vdma_l3interconnect_dma_channel_117:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_117, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_117));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_118[] = {
	{"VDMA_H_DETERM_127_96_i_118", 0x5a051edc},
	{"VDMA_H_DETERM_31_0_i_118", 0x5a051ed0},
	{"VDMA_H_DETERM_63_32_i_118", 0x5a051ed4},
	{"VDMA_H_DETERM_95_64_i_118", 0x5a051ed8},
	{"VDMA_L_DETERM_127_96_i_118", 0x5a051ecc},
	{"VDMA_L_DETERM_31_0_i_118", 0x5a051ec0},
	{"VDMA_L_DETERM_63_32_i_118", 0x5a051ec4},
	{"VDMA_L_DETERM_95_64_i_118", 0x5a051ec8},
	{"VDMA_TRIGGER_COUNTER_i_118", 0x5a0509d8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_118(void) {
	pr_info("vdma_l3interconnect_dma_channel_118:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_118, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_118));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_119[] = {
	{"VDMA_H_DETERM_127_96_i_119", 0x5a051efc},
	{"VDMA_H_DETERM_31_0_i_119", 0x5a051ef0},
	{"VDMA_H_DETERM_63_32_i_119", 0x5a051ef4},
	{"VDMA_H_DETERM_95_64_i_119", 0x5a051ef8},
	{"VDMA_L_DETERM_127_96_i_119", 0x5a051eec},
	{"VDMA_L_DETERM_31_0_i_119", 0x5a051ee0},
	{"VDMA_L_DETERM_63_32_i_119", 0x5a051ee4},
	{"VDMA_L_DETERM_95_64_i_119", 0x5a051ee8},
	{"VDMA_TRIGGER_COUNTER_i_119", 0x5a0509dc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_119(void) {
	pr_info("vdma_l3interconnect_dma_channel_119:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_119, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_119));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_120[] = {
	{"VDMA_H_DETERM_127_96_i_120", 0x5a051f1c},
	{"VDMA_H_DETERM_31_0_i_120", 0x5a051f10},
	{"VDMA_H_DETERM_63_32_i_120", 0x5a051f14},
	{"VDMA_H_DETERM_95_64_i_120", 0x5a051f18},
	{"VDMA_L_DETERM_127_96_i_120", 0x5a051f0c},
	{"VDMA_L_DETERM_31_0_i_120", 0x5a051f00},
	{"VDMA_L_DETERM_63_32_i_120", 0x5a051f04},
	{"VDMA_L_DETERM_95_64_i_120", 0x5a051f08},
	{"VDMA_TRIGGER_COUNTER_i_120", 0x5a0509e0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_120(void) {
	pr_info("vdma_l3interconnect_dma_channel_120:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_120, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_120));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_121[] = {
	{"VDMA_H_DETERM_127_96_i_121", 0x5a051f3c},
	{"VDMA_H_DETERM_31_0_i_121", 0x5a051f30},
	{"VDMA_H_DETERM_63_32_i_121", 0x5a051f34},
	{"VDMA_H_DETERM_95_64_i_121", 0x5a051f38},
	{"VDMA_L_DETERM_127_96_i_121", 0x5a051f2c},
	{"VDMA_L_DETERM_31_0_i_121", 0x5a051f20},
	{"VDMA_L_DETERM_63_32_i_121", 0x5a051f24},
	{"VDMA_L_DETERM_95_64_i_121", 0x5a051f28},
	{"VDMA_TRIGGER_COUNTER_i_121", 0x5a0509e4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_121(void) {
	pr_info("vdma_l3interconnect_dma_channel_121:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_121, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_121));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_122[] = {
	{"VDMA_H_DETERM_127_96_i_122", 0x5a051f5c},
	{"VDMA_H_DETERM_31_0_i_122", 0x5a051f50},
	{"VDMA_H_DETERM_63_32_i_122", 0x5a051f54},
	{"VDMA_H_DETERM_95_64_i_122", 0x5a051f58},
	{"VDMA_L_DETERM_127_96_i_122", 0x5a051f4c},
	{"VDMA_L_DETERM_31_0_i_122", 0x5a051f40},
	{"VDMA_L_DETERM_63_32_i_122", 0x5a051f44},
	{"VDMA_L_DETERM_95_64_i_122", 0x5a051f48},
	{"VDMA_TRIGGER_COUNTER_i_122", 0x5a0509e8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_122(void) {
	pr_info("vdma_l3interconnect_dma_channel_122:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_122, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_122));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_123[] = {
	{"VDMA_H_DETERM_127_96_i_123", 0x5a051f7c},
	{"VDMA_H_DETERM_31_0_i_123", 0x5a051f70},
	{"VDMA_H_DETERM_63_32_i_123", 0x5a051f74},
	{"VDMA_H_DETERM_95_64_i_123", 0x5a051f78},
	{"VDMA_L_DETERM_127_96_i_123", 0x5a051f6c},
	{"VDMA_L_DETERM_31_0_i_123", 0x5a051f60},
	{"VDMA_L_DETERM_63_32_i_123", 0x5a051f64},
	{"VDMA_L_DETERM_95_64_i_123", 0x5a051f68},
	{"VDMA_TRIGGER_COUNTER_i_123", 0x5a0509ec},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_123(void) {
	pr_info("vdma_l3interconnect_dma_channel_123:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_123, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_123));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_124[] = {
	{"VDMA_H_DETERM_127_96_i_124", 0x5a051f9c},
	{"VDMA_H_DETERM_31_0_i_124", 0x5a051f90},
	{"VDMA_H_DETERM_63_32_i_124", 0x5a051f94},
	{"VDMA_H_DETERM_95_64_i_124", 0x5a051f98},
	{"VDMA_L_DETERM_127_96_i_124", 0x5a051f8c},
	{"VDMA_L_DETERM_31_0_i_124", 0x5a051f80},
	{"VDMA_L_DETERM_63_32_i_124", 0x5a051f84},
	{"VDMA_L_DETERM_95_64_i_124", 0x5a051f88},
	{"VDMA_TRIGGER_COUNTER_i_124", 0x5a0509f0},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_124(void) {
	pr_info("vdma_l3interconnect_dma_channel_124:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_124, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_124));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_125[] = {
	{"VDMA_H_DETERM_127_96_i_125", 0x5a051fbc},
	{"VDMA_H_DETERM_31_0_i_125", 0x5a051fb0},
	{"VDMA_H_DETERM_63_32_i_125", 0x5a051fb4},
	{"VDMA_H_DETERM_95_64_i_125", 0x5a051fb8},
	{"VDMA_L_DETERM_127_96_i_125", 0x5a051fac},
	{"VDMA_L_DETERM_31_0_i_125", 0x5a051fa0},
	{"VDMA_L_DETERM_63_32_i_125", 0x5a051fa4},
	{"VDMA_L_DETERM_95_64_i_125", 0x5a051fa8},
	{"VDMA_TRIGGER_COUNTER_i_125", 0x5a0509f4},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_125(void) {
	pr_info("vdma_l3interconnect_dma_channel_125:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_125, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_125));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_126[] = {
	{"VDMA_H_DETERM_127_96_i_126", 0x5a051fdc},
	{"VDMA_H_DETERM_31_0_i_126", 0x5a051fd0},
	{"VDMA_H_DETERM_63_32_i_126", 0x5a051fd4},
	{"VDMA_H_DETERM_95_64_i_126", 0x5a051fd8},
	{"VDMA_L_DETERM_127_96_i_126", 0x5a051fcc},
	{"VDMA_L_DETERM_31_0_i_126", 0x5a051fc0},
	{"VDMA_L_DETERM_63_32_i_126", 0x5a051fc4},
	{"VDMA_L_DETERM_95_64_i_126", 0x5a051fc8},
	{"VDMA_TRIGGER_COUNTER_i_126", 0x5a0509f8},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_126(void) {
	pr_info("vdma_l3interconnect_dma_channel_126:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_126, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_126));
}

const struct reginfo regdata_vdma_l3interconnect_dma_channel_127[] = {
	{"VDMA_H_DETERM_127_96_i_127", 0x5a051ffc},
	{"VDMA_H_DETERM_31_0_i_127", 0x5a051ff0},
	{"VDMA_H_DETERM_63_32_i_127", 0x5a051ff4},
	{"VDMA_H_DETERM_95_64_i_127", 0x5a051ff8},
	{"VDMA_L_DETERM_127_96_i_127", 0x5a051fec},
	{"VDMA_L_DETERM_31_0_i_127", 0x5a051fe0},
	{"VDMA_L_DETERM_63_32_i_127", 0x5a051fe4},
	{"VDMA_L_DETERM_95_64_i_127", 0x5a051fe8},
	{"VDMA_TRIGGER_COUNTER_i_127", 0x5a0509fc},
};
void omap4_regdump_vdma_l3interconnect_dma_channel_127(void) {
	pr_info("vdma_l3interconnect_dma_channel_127:\n");
	regdump(regdata_vdma_l3interconnect_dma_channel_127, ARRAY_SIZE(regdata_vdma_l3interconnect_dma_channel_127));
}

const struct reginfo regdata_ilf3_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e1000},
	{"SYNCBOX_SYSCONFIG", 0x000e1010},
	{"SYNCBOX_RXMESSAGE", 0x000e1040},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e1044},
	{"SYNCBOX_ERRORMSGDEST", 0x000e1048},
	{"SYNCBOX_ERRORLOG", 0x000e104c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x000e1050},
	{"SYNCBOX_PARAMADDR_MOD", 0x000e1054},
	{"SYNCBOX_STATUS", 0x000e1060},
	{"SYNCBOX_REMOTEASYNCACTMSG_j", 0x000e10c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i", 0x000e1100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i", 0x000e1104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i", 0x000e1108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i", 0x000e110c},
	{"SYNCBOX_ACTIVATIONMASK_i", 0x000e1110},
	{"SYNCBOX_ACTIVATIONCONTROL_i", 0x000e1114},
	{"SYNCBOX_NEWTASKCOUNTER_i", 0x000e1118},
	{"SYNCBOX_PARAMADDR_BASE_i", 0x000e1120},
	{"SYNCBOX_PARAMADDR_INC_i", 0x000e1124},
	{"SYNCBOX_PARAMADDR_IF_i", 0x000e1128},
};
void omap4_regdump_ilf3_sb_icont(void) {
	pr_info("ilf3_sb_icont:\n");
	regdump(regdata_ilf3_sb_icont, ARRAY_SIZE(regdata_ilf3_sb_icont));
}

const struct reginfo regdata_ime3_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e1800},
	{"SYNCBOX_SYSCONFIG", 0x000e1810},
	{"SYNCBOX_RXMESSAGE", 0x000e1840},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e1844},
	{"SYNCBOX_ERRORMSGDEST", 0x000e1848},
	{"SYNCBOX_ERRORLOG", 0x000e184c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x000e1850},
	{"SYNCBOX_PARAMADDR_MOD", 0x000e1854},
	{"SYNCBOX_STATUS", 0x000e1860},
	{"SYNCBOX_REMOTEASYNCACTMSG_j", 0x000e18c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i", 0x000e1900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i", 0x000e1904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i", 0x000e1908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i", 0x000e190c},
	{"SYNCBOX_ACTIVATIONMASK_i", 0x000e1910},
	{"SYNCBOX_ACTIVATIONCONTROL_i", 0x000e1914},
	{"SYNCBOX_NEWTASKCOUNTER_i", 0x000e1918},
	{"SYNCBOX_PARAMADDR_BASE_i", 0x000e1920},
	{"SYNCBOX_PARAMADDR_INC_i", 0x000e1924},
	{"SYNCBOX_PARAMADDR_IF_i", 0x000e1928},
};
void omap4_regdump_ime3_sb_icont(void) {
	pr_info("ime3_sb_icont:\n");
	regdump(regdata_ime3_sb_icont, ARRAY_SIZE(regdata_ime3_sb_icont));
}

const struct reginfo regdata_ilf3_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e61000},
	{"SYNCBOX_SYSCONFIG", 0x01e61010},
	{"SYNCBOX_RXMESSAGE", 0x01e61040},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e61044},
	{"SYNCBOX_ERRORMSGDEST", 0x01e61048},
	{"SYNCBOX_ERRORLOG", 0x01e6104c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x01e61050},
	{"SYNCBOX_PARAMADDR_MOD", 0x01e61054},
	{"SYNCBOX_STATUS", 0x01e61060},
	{"SYNCBOX_REMOTEASYNCACTMSG_j", 0x01e610c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i", 0x01e61100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i", 0x01e61104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i", 0x01e61108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i", 0x01e6110c},
	{"SYNCBOX_ACTIVATIONMASK_i", 0x01e61110},
	{"SYNCBOX_ACTIVATIONCONTROL_i", 0x01e61114},
	{"SYNCBOX_NEWTASKCOUNTER_i", 0x01e61118},
	{"SYNCBOX_PARAMADDR_BASE_i", 0x01e61120},
	{"SYNCBOX_PARAMADDR_INC_i", 0x01e61124},
	{"SYNCBOX_PARAMADDR_IF_i", 0x01e61128},
};
void omap4_regdump_ilf3_sb_dsp(void) {
	pr_info("ilf3_sb_dsp:\n");
	regdump(regdata_ilf3_sb_dsp, ARRAY_SIZE(regdata_ilf3_sb_dsp));
}

const struct reginfo regdata_ime3_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e61800},
	{"SYNCBOX_SYSCONFIG", 0x01e61810},
	{"SYNCBOX_RXMESSAGE", 0x01e61840},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e61844},
	{"SYNCBOX_ERRORMSGDEST", 0x01e61848},
	{"SYNCBOX_ERRORLOG", 0x01e6184c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x01e61850},
	{"SYNCBOX_PARAMADDR_MOD", 0x01e61854},
	{"SYNCBOX_STATUS", 0x01e61860},
	{"SYNCBOX_REMOTEASYNCACTMSG_j", 0x01e618c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i", 0x01e61900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i", 0x01e61904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i", 0x01e61908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i", 0x01e6190c},
	{"SYNCBOX_ACTIVATIONMASK_i", 0x01e61910},
	{"SYNCBOX_ACTIVATIONCONTROL_i", 0x01e61914},
	{"SYNCBOX_NEWTASKCOUNTER_i", 0x01e61918},
	{"SYNCBOX_PARAMADDR_BASE_i", 0x01e61920},
	{"SYNCBOX_PARAMADDR_INC_i", 0x01e61924},
	{"SYNCBOX_PARAMADDR_IF_i", 0x01e61928},
};
void omap4_regdump_ime3_sb_dsp(void) {
	pr_info("ime3_sb_dsp:\n");
	regdump(regdata_ime3_sb_dsp, ARRAY_SIZE(regdata_ime3_sb_dsp));
}

const struct reginfo regdata_ilf3_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a061000},
	{"SYNCBOX_SYSCONFIG", 0x5a061010},
	{"SYNCBOX_RXMESSAGE", 0x5a061040},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a061044},
	{"SYNCBOX_ERRORMSGDEST", 0x5a061048},
	{"SYNCBOX_ERRORLOG", 0x5a06104c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x5a061050},
	{"SYNCBOX_PARAMADDR_MOD", 0x5a061054},
	{"SYNCBOX_STATUS", 0x5a061060},
	{"SYNCBOX_REMOTEASYNCACTMSG_j", 0x5a0610c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i", 0x5a061100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i", 0x5a061104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i", 0x5a061108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i", 0x5a06110c},
	{"SYNCBOX_ACTIVATIONMASK_i", 0x5a061110},
	{"SYNCBOX_ACTIVATIONCONTROL_i", 0x5a061114},
	{"SYNCBOX_NEWTASKCOUNTER_i", 0x5a061118},
	{"SYNCBOX_PARAMADDR_BASE_i", 0x5a061120},
	{"SYNCBOX_PARAMADDR_INC_i", 0x5a061124},
	{"SYNCBOX_PARAMADDR_IF_i", 0x5a061128},
};
void omap4_regdump_ilf3_sb_l3interconnect(void) {
	pr_info("ilf3_sb_l3interconnect:\n");
	regdump(regdata_ilf3_sb_l3interconnect, ARRAY_SIZE(regdata_ilf3_sb_l3interconnect));
}

const struct reginfo regdata_ime3_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a061800},
	{"SYNCBOX_SYSCONFIG", 0x5a061810},
	{"SYNCBOX_RXMESSAGE", 0x5a061840},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a061844},
	{"SYNCBOX_ERRORMSGDEST", 0x5a061848},
	{"SYNCBOX_ERRORLOG", 0x5a06184c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x5a061850},
	{"SYNCBOX_PARAMADDR_MOD", 0x5a061854},
	{"SYNCBOX_STATUS", 0x5a061860},
	{"SYNCBOX_REMOTEASYNCACTMSG_j", 0x5a0618c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i", 0x5a061900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i", 0x5a061904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i", 0x5a061908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i", 0x5a06190c},
	{"SYNCBOX_ACTIVATIONMASK_i", 0x5a061910},
	{"SYNCBOX_ACTIVATIONCONTROL_i", 0x5a061914},
	{"SYNCBOX_NEWTASKCOUNTER_i", 0x5a061918},
	{"SYNCBOX_PARAMADDR_BASE_i", 0x5a061920},
	{"SYNCBOX_PARAMADDR_INC_i", 0x5a061924},
	{"SYNCBOX_PARAMADDR_IF_i", 0x5a061928},
};
void omap4_regdump_ime3_sb_l3interconnect(void) {
	pr_info("ime3_sb_l3interconnect:\n");
	regdump(regdata_ime3_sb_l3interconnect, ARRAY_SIZE(regdata_ime3_sb_l3interconnect));
}

const struct reginfo regdata_calc3_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e2000},
	{"SYNCBOX_SYSCONFIG", 0x000e2010},
	{"SYNCBOX_RXMESSAGE", 0x000e2040},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e2044},
	{"SYNCBOX_ERRORMSGDEST", 0x000e2048},
	{"SYNCBOX_ERRORLOG", 0x000e204c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x000e2050},
	{"SYNCBOX_PARAMADDR_MOD", 0x000e2054},
	{"SYNCBOX_STATUS", 0x000e2060},
};
void omap4_regdump_calc3_sb_icont(void) {
	pr_info("calc3_sb_icont:\n");
	regdump(regdata_calc3_sb_icont, ARRAY_SIZE(regdata_calc3_sb_icont));
	omap4_regdump_calc3_sb_icont_channel_0();
	omap4_regdump_calc3_sb_icont_channel_1();
}

const struct reginfo regdata_calc3_sb_icont_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x000e2114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x000e2110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x000e2118},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x000e2120},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x000e2128},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x000e2124},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x000e20c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x000e2100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x000e2104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x000e2108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x000e210c},
};
void omap4_regdump_calc3_sb_icont_channel_0(void) {
	pr_info("calc3_sb_icont_channel_0:\n");
	regdump(regdata_calc3_sb_icont_channel_0, ARRAY_SIZE(regdata_calc3_sb_icont_channel_0));
}

const struct reginfo regdata_calc3_sb_icont_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x000e2194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x000e2190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x000e2198},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x000e21a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x000e21a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x000e21a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x000e20c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x000e2180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x000e2184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x000e2188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x000e218c},
};
void omap4_regdump_calc3_sb_icont_channel_1(void) {
	pr_info("calc3_sb_icont_channel_1:\n");
	regdump(regdata_calc3_sb_icont_channel_1, ARRAY_SIZE(regdata_calc3_sb_icont_channel_1));
}

const struct reginfo regdata_ipe3_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e2800},
	{"SYNCBOX_SYSCONFIG", 0x000e2810},
	{"SYNCBOX_RXMESSAGE", 0x000e2840},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e2844},
	{"SYNCBOX_ERRORMSGDEST", 0x000e2848},
	{"SYNCBOX_ERRORLOG", 0x000e284c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x000e2850},
	{"SYNCBOX_PARAMADDR_MOD", 0x000e2854},
	{"SYNCBOX_STATUS", 0x000e2860},
};
void omap4_regdump_ipe3_sb_icont(void) {
	pr_info("ipe3_sb_icont:\n");
	regdump(regdata_ipe3_sb_icont, ARRAY_SIZE(regdata_ipe3_sb_icont));
	omap4_regdump_ipe3_sb_icont_channel_0();
	omap4_regdump_ipe3_sb_icont_channel_1();
}

const struct reginfo regdata_ipe3_sb_icont_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x000e2914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x000e2910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x000e2918},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x000e2920},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x000e2928},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x000e2924},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x000e28c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x000e2900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x000e2904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x000e2908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x000e290c},
};
void omap4_regdump_ipe3_sb_icont_channel_0(void) {
	pr_info("ipe3_sb_icont_channel_0:\n");
	regdump(regdata_ipe3_sb_icont_channel_0, ARRAY_SIZE(regdata_ipe3_sb_icont_channel_0));
}

const struct reginfo regdata_ipe3_sb_icont_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x000e2994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x000e2990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x000e2998},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x000e29a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x000e29a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x000e29a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x000e28c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x000e2980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x000e2984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x000e2988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x000e298c},
};
void omap4_regdump_ipe3_sb_icont_channel_1(void) {
	pr_info("ipe3_sb_icont_channel_1:\n");
	regdump(regdata_ipe3_sb_icont_channel_1, ARRAY_SIZE(regdata_ipe3_sb_icont_channel_1));
}

const struct reginfo regdata_mc3_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e3000},
	{"SYNCBOX_SYSCONFIG", 0x000e3010},
	{"SYNCBOX_RXMESSAGE", 0x000e3040},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e3044},
	{"SYNCBOX_ERRORMSGDEST", 0x000e3048},
	{"SYNCBOX_ERRORLOG", 0x000e304c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x000e3050},
	{"SYNCBOX_PARAMADDR_MOD", 0x000e3054},
	{"SYNCBOX_STATUS", 0x000e3060},
};
void omap4_regdump_mc3_sb_icont(void) {
	pr_info("mc3_sb_icont:\n");
	regdump(regdata_mc3_sb_icont, ARRAY_SIZE(regdata_mc3_sb_icont));
	omap4_regdump_mc3_sb_icont_channel_0();
	omap4_regdump_mc3_sb_icont_channel_1();
}

const struct reginfo regdata_mc3_sb_icont_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x000e3114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x000e3110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x000e3118},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x000e3120},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x000e3128},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x000e3124},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x000e30c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x000e3100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x000e3104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x000e3108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x000e310c},
};
void omap4_regdump_mc3_sb_icont_channel_0(void) {
	pr_info("mc3_sb_icont_channel_0:\n");
	regdump(regdata_mc3_sb_icont_channel_0, ARRAY_SIZE(regdata_mc3_sb_icont_channel_0));
}

const struct reginfo regdata_mc3_sb_icont_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x000e3194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x000e3190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x000e3198},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x000e31a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x000e31a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x000e31a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x000e30c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x000e3180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x000e3184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x000e3188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x000e318c},
};
void omap4_regdump_mc3_sb_icont_channel_1(void) {
	pr_info("mc3_sb_icont_channel_1:\n");
	regdump(regdata_mc3_sb_icont_channel_1, ARRAY_SIZE(regdata_mc3_sb_icont_channel_1));
}

const struct reginfo regdata_ecd3_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e3800},
	{"SYNCBOX_SYSCONFIG", 0x000e3810},
	{"SYNCBOX_RXMESSAGE", 0x000e3840},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e3844},
	{"SYNCBOX_ERRORMSGDEST", 0x000e3848},
	{"SYNCBOX_ERRORLOG", 0x000e384c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x000e3850},
	{"SYNCBOX_PARAMADDR_MOD", 0x000e3854},
	{"SYNCBOX_STATUS", 0x000e3860},
};
void omap4_regdump_ecd3_sb_icont(void) {
	pr_info("ecd3_sb_icont:\n");
	regdump(regdata_ecd3_sb_icont, ARRAY_SIZE(regdata_ecd3_sb_icont));
	omap4_regdump_ecd3_sb_icont_channel_0();
	omap4_regdump_ecd3_sb_icont_channel_1();
}

const struct reginfo regdata_ecd3_sb_icont_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x000e3914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x000e3910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x000e3918},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x000e3920},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x000e3928},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x000e3924},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x000e38c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x000e3900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x000e3904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x000e3908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x000e390c},
};
void omap4_regdump_ecd3_sb_icont_channel_0(void) {
	pr_info("ecd3_sb_icont_channel_0:\n");
	regdump(regdata_ecd3_sb_icont_channel_0, ARRAY_SIZE(regdata_ecd3_sb_icont_channel_0));
}

const struct reginfo regdata_ecd3_sb_icont_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x000e3994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x000e3990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x000e3998},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x000e39a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x000e39a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x000e39a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x000e38c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x000e3980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x000e3984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x000e3988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x000e398c},
};
void omap4_regdump_ecd3_sb_icont_channel_1(void) {
	pr_info("ecd3_sb_icont_channel_1:\n");
	regdump(regdata_ecd3_sb_icont_channel_1, ARRAY_SIZE(regdata_ecd3_sb_icont_channel_1));
}

const struct reginfo regdata_calc3_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e62000},
	{"SYNCBOX_SYSCONFIG", 0x01e62010},
	{"SYNCBOX_RXMESSAGE", 0x01e62040},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e62044},
	{"SYNCBOX_ERRORMSGDEST", 0x01e62048},
	{"SYNCBOX_ERRORLOG", 0x01e6204c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x01e62050},
	{"SYNCBOX_PARAMADDR_MOD", 0x01e62054},
	{"SYNCBOX_STATUS", 0x01e62060},
};
void omap4_regdump_calc3_sb_dsp(void) {
	pr_info("calc3_sb_dsp:\n");
	regdump(regdata_calc3_sb_dsp, ARRAY_SIZE(regdata_calc3_sb_dsp));
	omap4_regdump_calc3_sb_dsp_channel_0();
	omap4_regdump_calc3_sb_dsp_channel_1();
}

const struct reginfo regdata_calc3_sb_dsp_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x01e62114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x01e62110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x01e62118},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x01e62120},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x01e62128},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x01e62124},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x01e620c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x01e62100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x01e62104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x01e62108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x01e6210c},
};
void omap4_regdump_calc3_sb_dsp_channel_0(void) {
	pr_info("calc3_sb_dsp_channel_0:\n");
	regdump(regdata_calc3_sb_dsp_channel_0, ARRAY_SIZE(regdata_calc3_sb_dsp_channel_0));
}

const struct reginfo regdata_calc3_sb_dsp_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x01e62194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x01e62190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x01e62198},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x01e621a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x01e621a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x01e621a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x01e620c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x01e62180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x01e62184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x01e62188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x01e6218c},
};
void omap4_regdump_calc3_sb_dsp_channel_1(void) {
	pr_info("calc3_sb_dsp_channel_1:\n");
	regdump(regdata_calc3_sb_dsp_channel_1, ARRAY_SIZE(regdata_calc3_sb_dsp_channel_1));
}

const struct reginfo regdata_ipe3_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e62800},
	{"SYNCBOX_SYSCONFIG", 0x01e62810},
	{"SYNCBOX_RXMESSAGE", 0x01e62840},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e62844},
	{"SYNCBOX_ERRORMSGDEST", 0x01e62848},
	{"SYNCBOX_ERRORLOG", 0x01e6284c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x01e62850},
	{"SYNCBOX_PARAMADDR_MOD", 0x01e62854},
	{"SYNCBOX_STATUS", 0x01e62860},
};
void omap4_regdump_ipe3_sb_dsp(void) {
	pr_info("ipe3_sb_dsp:\n");
	regdump(regdata_ipe3_sb_dsp, ARRAY_SIZE(regdata_ipe3_sb_dsp));
	omap4_regdump_ipe3_sb_dsp_channel_0();
	omap4_regdump_ipe3_sb_dsp_channel_1();
}

const struct reginfo regdata_ipe3_sb_dsp_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x01e62914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x01e62910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x01e62918},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x01e62920},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x01e62928},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x01e62924},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x01e628c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x01e62900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x01e62904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x01e62908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x01e6290c},
};
void omap4_regdump_ipe3_sb_dsp_channel_0(void) {
	pr_info("ipe3_sb_dsp_channel_0:\n");
	regdump(regdata_ipe3_sb_dsp_channel_0, ARRAY_SIZE(regdata_ipe3_sb_dsp_channel_0));
}

const struct reginfo regdata_ipe3_sb_dsp_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x01e62994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x01e62990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x01e62998},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x01e629a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x01e629a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x01e629a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x01e628c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x01e62980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x01e62984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x01e62988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x01e6298c},
};
void omap4_regdump_ipe3_sb_dsp_channel_1(void) {
	pr_info("ipe3_sb_dsp_channel_1:\n");
	regdump(regdata_ipe3_sb_dsp_channel_1, ARRAY_SIZE(regdata_ipe3_sb_dsp_channel_1));
}

const struct reginfo regdata_mc3_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e63000},
	{"SYNCBOX_SYSCONFIG", 0x01e63010},
	{"SYNCBOX_RXMESSAGE", 0x01e63040},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e63044},
	{"SYNCBOX_ERRORMSGDEST", 0x01e63048},
	{"SYNCBOX_ERRORLOG", 0x01e6304c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x01e63050},
	{"SYNCBOX_PARAMADDR_MOD", 0x01e63054},
	{"SYNCBOX_STATUS", 0x01e63060},
};
void omap4_regdump_mc3_sb_dsp(void) {
	pr_info("mc3_sb_dsp:\n");
	regdump(regdata_mc3_sb_dsp, ARRAY_SIZE(regdata_mc3_sb_dsp));
	omap4_regdump_mc3_sb_dsp_channel_0();
	omap4_regdump_mc3_sb_dsp_channel_1();
}

const struct reginfo regdata_mc3_sb_dsp_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x01e63114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x01e63110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x01e63118},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x01e63120},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x01e63128},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x01e63124},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x01e630c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x01e63100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x01e63104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x01e63108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x01e6310c},
};
void omap4_regdump_mc3_sb_dsp_channel_0(void) {
	pr_info("mc3_sb_dsp_channel_0:\n");
	regdump(regdata_mc3_sb_dsp_channel_0, ARRAY_SIZE(regdata_mc3_sb_dsp_channel_0));
}

const struct reginfo regdata_mc3_sb_dsp_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x01e63194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x01e63190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x01e63198},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x01e631a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x01e631a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x01e631a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x01e630c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x01e63180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x01e63184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x01e63188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x01e6318c},
};
void omap4_regdump_mc3_sb_dsp_channel_1(void) {
	pr_info("mc3_sb_dsp_channel_1:\n");
	regdump(regdata_mc3_sb_dsp_channel_1, ARRAY_SIZE(regdata_mc3_sb_dsp_channel_1));
}

const struct reginfo regdata_ecd3_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e63800},
	{"SYNCBOX_SYSCONFIG", 0x01e63810},
	{"SYNCBOX_RXMESSAGE", 0x01e63840},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e63844},
	{"SYNCBOX_ERRORMSGDEST", 0x01e63848},
	{"SYNCBOX_ERRORLOG", 0x01e6384c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x01e63850},
	{"SYNCBOX_PARAMADDR_MOD", 0x01e63854},
	{"SYNCBOX_STATUS", 0x01e63860},
};
void omap4_regdump_ecd3_sb_dsp(void) {
	pr_info("ecd3_sb_dsp:\n");
	regdump(regdata_ecd3_sb_dsp, ARRAY_SIZE(regdata_ecd3_sb_dsp));
	omap4_regdump_ecd3_sb_dsp_channel_0();
	omap4_regdump_ecd3_sb_dsp_channel_1();
}

const struct reginfo regdata_ecd3_sb_dsp_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x01e63914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x01e63910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x01e63918},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x01e63920},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x01e63928},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x01e63924},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x01e638c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x01e63900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x01e63904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x01e63908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x01e6390c},
};
void omap4_regdump_ecd3_sb_dsp_channel_0(void) {
	pr_info("ecd3_sb_dsp_channel_0:\n");
	regdump(regdata_ecd3_sb_dsp_channel_0, ARRAY_SIZE(regdata_ecd3_sb_dsp_channel_0));
}

const struct reginfo regdata_ecd3_sb_dsp_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x01e63994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x01e63990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x01e63998},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x01e639a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x01e639a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x01e639a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x01e638c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x01e63980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x01e63984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x01e63988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x01e6398c},
};
void omap4_regdump_ecd3_sb_dsp_channel_1(void) {
	pr_info("ecd3_sb_dsp_channel_1:\n");
	regdump(regdata_ecd3_sb_dsp_channel_1, ARRAY_SIZE(regdata_ecd3_sb_dsp_channel_1));
}

const struct reginfo regdata_calc3_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a062000},
	{"SYNCBOX_SYSCONFIG", 0x5a062010},
	{"SYNCBOX_RXMESSAGE", 0x5a062040},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a062044},
	{"SYNCBOX_ERRORMSGDEST", 0x5a062048},
	{"SYNCBOX_ERRORLOG", 0x5a06204c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x5a062050},
	{"SYNCBOX_PARAMADDR_MOD", 0x5a062054},
	{"SYNCBOX_STATUS", 0x5a062060},
};
void omap4_regdump_calc3_sb_l3interconnect(void) {
	pr_info("calc3_sb_l3interconnect:\n");
	regdump(regdata_calc3_sb_l3interconnect, ARRAY_SIZE(regdata_calc3_sb_l3interconnect));
	omap4_regdump_calc3_sb_l3interconnect_channel_0();
	omap4_regdump_calc3_sb_l3interconnect_channel_1();
}

const struct reginfo regdata_calc3_sb_l3interconnect_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x5a062114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x5a062110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x5a062118},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x5a062120},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x5a062128},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x5a062124},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x5a0620c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x5a062100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x5a062104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x5a062108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x5a06210c},
};
void omap4_regdump_calc3_sb_l3interconnect_channel_0(void) {
	pr_info("calc3_sb_l3interconnect_channel_0:\n");
	regdump(regdata_calc3_sb_l3interconnect_channel_0, ARRAY_SIZE(regdata_calc3_sb_l3interconnect_channel_0));
}

const struct reginfo regdata_calc3_sb_l3interconnect_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x5a062194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x5a062190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x5a062198},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x5a0621a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x5a0621a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x5a0621a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x5a0620c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x5a062180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x5a062184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x5a062188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x5a06218c},
};
void omap4_regdump_calc3_sb_l3interconnect_channel_1(void) {
	pr_info("calc3_sb_l3interconnect_channel_1:\n");
	regdump(regdata_calc3_sb_l3interconnect_channel_1, ARRAY_SIZE(regdata_calc3_sb_l3interconnect_channel_1));
}

const struct reginfo regdata_ipe3_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a062800},
	{"SYNCBOX_SYSCONFIG", 0x5a062810},
	{"SYNCBOX_RXMESSAGE", 0x5a062840},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a062844},
	{"SYNCBOX_ERRORMSGDEST", 0x5a062848},
	{"SYNCBOX_ERRORLOG", 0x5a06284c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x5a062850},
	{"SYNCBOX_PARAMADDR_MOD", 0x5a062854},
	{"SYNCBOX_STATUS", 0x5a062860},
};
void omap4_regdump_ipe3_sb_l3interconnect(void) {
	pr_info("ipe3_sb_l3interconnect:\n");
	regdump(regdata_ipe3_sb_l3interconnect, ARRAY_SIZE(regdata_ipe3_sb_l3interconnect));
	omap4_regdump_ipe3_sb_l3interconnect_channel_0();
	omap4_regdump_ipe3_sb_l3interconnect_channel_1();
}

const struct reginfo regdata_ipe3_sb_l3interconnect_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x5a062914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x5a062910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x5a062918},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x5a062920},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x5a062928},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x5a062924},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x5a0628c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x5a062900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x5a062904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x5a062908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x5a06290c},
};
void omap4_regdump_ipe3_sb_l3interconnect_channel_0(void) {
	pr_info("ipe3_sb_l3interconnect_channel_0:\n");
	regdump(regdata_ipe3_sb_l3interconnect_channel_0, ARRAY_SIZE(regdata_ipe3_sb_l3interconnect_channel_0));
}

const struct reginfo regdata_ipe3_sb_l3interconnect_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x5a062994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x5a062990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x5a062998},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x5a0629a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x5a0629a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x5a0629a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x5a0628c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x5a062980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x5a062984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x5a062988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x5a06298c},
};
void omap4_regdump_ipe3_sb_l3interconnect_channel_1(void) {
	pr_info("ipe3_sb_l3interconnect_channel_1:\n");
	regdump(regdata_ipe3_sb_l3interconnect_channel_1, ARRAY_SIZE(regdata_ipe3_sb_l3interconnect_channel_1));
}

const struct reginfo regdata_mc3_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a063000},
	{"SYNCBOX_SYSCONFIG", 0x5a063010},
	{"SYNCBOX_RXMESSAGE", 0x5a063040},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a063044},
	{"SYNCBOX_ERRORMSGDEST", 0x5a063048},
	{"SYNCBOX_ERRORLOG", 0x5a06304c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x5a063050},
	{"SYNCBOX_PARAMADDR_MOD", 0x5a063054},
	{"SYNCBOX_STATUS", 0x5a063060},
};
void omap4_regdump_mc3_sb_l3interconnect(void) {
	pr_info("mc3_sb_l3interconnect:\n");
	regdump(regdata_mc3_sb_l3interconnect, ARRAY_SIZE(regdata_mc3_sb_l3interconnect));
	omap4_regdump_mc3_sb_l3interconnect_channel_0();
	omap4_regdump_mc3_sb_l3interconnect_channel_1();
}

const struct reginfo regdata_mc3_sb_l3interconnect_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x5a063114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x5a063110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x5a063118},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x5a063120},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x5a063128},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x5a063124},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x5a0630c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x5a063100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x5a063104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x5a063108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x5a06310c},
};
void omap4_regdump_mc3_sb_l3interconnect_channel_0(void) {
	pr_info("mc3_sb_l3interconnect_channel_0:\n");
	regdump(regdata_mc3_sb_l3interconnect_channel_0, ARRAY_SIZE(regdata_mc3_sb_l3interconnect_channel_0));
}

const struct reginfo regdata_mc3_sb_l3interconnect_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x5a063194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x5a063190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x5a063198},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x5a0631a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x5a0631a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x5a0631a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x5a0630c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x5a063180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x5a063184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x5a063188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x5a06318c},
};
void omap4_regdump_mc3_sb_l3interconnect_channel_1(void) {
	pr_info("mc3_sb_l3interconnect_channel_1:\n");
	regdump(regdata_mc3_sb_l3interconnect_channel_1, ARRAY_SIZE(regdata_mc3_sb_l3interconnect_channel_1));
}

const struct reginfo regdata_ecd3_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a063800},
	{"SYNCBOX_SYSCONFIG", 0x5a063810},
	{"SYNCBOX_RXMESSAGE", 0x5a063840},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a063844},
	{"SYNCBOX_ERRORMSGDEST", 0x5a063848},
	{"SYNCBOX_ERRORLOG", 0x5a06384c},
	{"SYNCBOX_ASYNCEVENTACKREQ", 0x5a063850},
	{"SYNCBOX_PARAMADDR_MOD", 0x5a063854},
	{"SYNCBOX_STATUS", 0x5a063860},
};
void omap4_regdump_ecd3_sb_l3interconnect(void) {
	pr_info("ecd3_sb_l3interconnect:\n");
	regdump(regdata_ecd3_sb_l3interconnect, ARRAY_SIZE(regdata_ecd3_sb_l3interconnect));
	omap4_regdump_ecd3_sb_l3interconnect_channel_0();
	omap4_regdump_ecd3_sb_l3interconnect_channel_1();
}

const struct reginfo regdata_ecd3_sb_l3interconnect_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x5a063914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x5a063910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x5a063918},
	{"SYNCBOX_PARAMADDR_BASE_i_0", 0x5a063920},
	{"SYNCBOX_PARAMADDR_IF_i_0", 0x5a063928},
	{"SYNCBOX_PARAMADDR_INC_i_0", 0x5a063924},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_0", 0x5a0638c0},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x5a063900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x5a063904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x5a063908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x5a06390c},
};
void omap4_regdump_ecd3_sb_l3interconnect_channel_0(void) {
	pr_info("ecd3_sb_l3interconnect_channel_0:\n");
	regdump(regdata_ecd3_sb_l3interconnect_channel_0, ARRAY_SIZE(regdata_ecd3_sb_l3interconnect_channel_0));
}

const struct reginfo regdata_ecd3_sb_l3interconnect_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x5a063994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x5a063990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x5a063998},
	{"SYNCBOX_PARAMADDR_BASE_i_1", 0x5a0639a0},
	{"SYNCBOX_PARAMADDR_IF_i_1", 0x5a0639a8},
	{"SYNCBOX_PARAMADDR_INC_i_1", 0x5a0639a4},
	{"SYNCBOX_REMOTEASYNCACTMSG_j_1", 0x5a0638c4},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x5a063980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x5a063984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x5a063988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x5a06398c},
};
void omap4_regdump_ecd3_sb_l3interconnect_channel_1(void) {
	pr_info("ecd3_sb_l3interconnect_channel_1:\n");
	regdump(regdata_ecd3_sb_l3interconnect_channel_1, ARRAY_SIZE(regdata_ecd3_sb_l3interconnect_channel_1));
}

const struct reginfo regdata_icont1_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e0000},
	{"SYNCBOX_SYSCONFIG", 0x000e0010},
	{"SYNCBOX_RXMESSAGE", 0x000e0040},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e0044},
	{"SYNCBOX_ERRORMSGDEST", 0x000e0048},
	{"SYNCBOX_ERRORLOG", 0x000e004c},
	{"SYNCBOX_TASKSYNCTYPE", 0x000e0058},
	{"SYNCBOX_STATUS", 0x000e0060},
};
void omap4_regdump_icont1_sb_icont(void) {
	pr_info("icont1_sb_icont:\n");
	regdump(regdata_icont1_sb_icont, ARRAY_SIZE(regdata_icont1_sb_icont));
	omap4_regdump_icont1_sb_icont_channel_0();
	omap4_regdump_icont1_sb_icont_channel_1();
	omap4_regdump_icont1_sb_icont_channel_2();
	omap4_regdump_icont1_sb_icont_channel_3();
	omap4_regdump_icont1_sb_icont_channel_4();
	omap4_regdump_icont1_sb_icont_channel_5();
}

const struct reginfo regdata_icont1_sb_icont_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x000e0114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x000e0110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x000e0118},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x000e0100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x000e0104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x000e0108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x000e010c},
};
void omap4_regdump_icont1_sb_icont_channel_0(void) {
	pr_info("icont1_sb_icont_channel_0:\n");
	regdump(regdata_icont1_sb_icont_channel_0, ARRAY_SIZE(regdata_icont1_sb_icont_channel_0));
}

const struct reginfo regdata_icont1_sb_icont_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x000e0194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x000e0190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x000e0198},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x000e0180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x000e0184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x000e0188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x000e018c},
};
void omap4_regdump_icont1_sb_icont_channel_1(void) {
	pr_info("icont1_sb_icont_channel_1:\n");
	regdump(regdata_icont1_sb_icont_channel_1, ARRAY_SIZE(regdata_icont1_sb_icont_channel_1));
}

const struct reginfo regdata_icont1_sb_icont_channel_2[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_2", 0x000e0214},
	{"SYNCBOX_ACTIVATIONMASK_i_2", 0x000e0210},
	{"SYNCBOX_NEWTASKCOUNTER_i_2", 0x000e0218},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_2", 0x000e0200},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_2", 0x000e0204},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_2", 0x000e0208},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_2", 0x000e020c},
};
void omap4_regdump_icont1_sb_icont_channel_2(void) {
	pr_info("icont1_sb_icont_channel_2:\n");
	regdump(regdata_icont1_sb_icont_channel_2, ARRAY_SIZE(regdata_icont1_sb_icont_channel_2));
}

const struct reginfo regdata_icont1_sb_icont_channel_3[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_3", 0x000e0294},
	{"SYNCBOX_ACTIVATIONMASK_i_3", 0x000e0290},
	{"SYNCBOX_NEWTASKCOUNTER_i_3", 0x000e0298},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_3", 0x000e0280},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_3", 0x000e0284},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_3", 0x000e0288},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_3", 0x000e028c},
};
void omap4_regdump_icont1_sb_icont_channel_3(void) {
	pr_info("icont1_sb_icont_channel_3:\n");
	regdump(regdata_icont1_sb_icont_channel_3, ARRAY_SIZE(regdata_icont1_sb_icont_channel_3));
}

const struct reginfo regdata_icont1_sb_icont_channel_4[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_4", 0x000e0314},
	{"SYNCBOX_ACTIVATIONMASK_i_4", 0x000e0310},
	{"SYNCBOX_NEWTASKCOUNTER_i_4", 0x000e0318},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_4", 0x000e0300},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_4", 0x000e0304},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_4", 0x000e0308},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_4", 0x000e030c},
};
void omap4_regdump_icont1_sb_icont_channel_4(void) {
	pr_info("icont1_sb_icont_channel_4:\n");
	regdump(regdata_icont1_sb_icont_channel_4, ARRAY_SIZE(regdata_icont1_sb_icont_channel_4));
}

const struct reginfo regdata_icont1_sb_icont_channel_5[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_5", 0x000e0394},
	{"SYNCBOX_ACTIVATIONMASK_i_5", 0x000e0390},
	{"SYNCBOX_NEWTASKCOUNTER_i_5", 0x000e0398},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_5", 0x000e0380},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_5", 0x000e0384},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_5", 0x000e0388},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_5", 0x000e038c},
};
void omap4_regdump_icont1_sb_icont_channel_5(void) {
	pr_info("icont1_sb_icont_channel_5:\n");
	regdump(regdata_icont1_sb_icont_channel_5, ARRAY_SIZE(regdata_icont1_sb_icont_channel_5));
}

const struct reginfo regdata_icont2_sb_icont[] = {
	{"SYNCBOX_REVISION", 0x000e0800},
	{"SYNCBOX_SYSCONFIG", 0x000e0810},
	{"SYNCBOX_RXMESSAGE", 0x000e0840},
	{"SYNCBOX_NODEIDENTIFIER", 0x000e0844},
	{"SYNCBOX_ERRORMSGDEST", 0x000e0848},
	{"SYNCBOX_ERRORLOG", 0x000e084c},
	{"SYNCBOX_TASKSYNCTYPE", 0x000e0858},
	{"SYNCBOX_STATUS", 0x000e0860},
};
void omap4_regdump_icont2_sb_icont(void) {
	pr_info("icont2_sb_icont:\n");
	regdump(regdata_icont2_sb_icont, ARRAY_SIZE(regdata_icont2_sb_icont));
	omap4_regdump_icont2_sb_icont_channel_0();
	omap4_regdump_icont2_sb_icont_channel_1();
	omap4_regdump_icont2_sb_icont_channel_2();
	omap4_regdump_icont2_sb_icont_channel_3();
	omap4_regdump_icont2_sb_icont_channel_4();
	omap4_regdump_icont2_sb_icont_channel_5();
}

const struct reginfo regdata_icont2_sb_icont_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x000e0914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x000e0910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x000e0918},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x000e0900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x000e0904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x000e0908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x000e090c},
};
void omap4_regdump_icont2_sb_icont_channel_0(void) {
	pr_info("icont2_sb_icont_channel_0:\n");
	regdump(regdata_icont2_sb_icont_channel_0, ARRAY_SIZE(regdata_icont2_sb_icont_channel_0));
}

const struct reginfo regdata_icont2_sb_icont_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x000e0994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x000e0990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x000e0998},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x000e0980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x000e0984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x000e0988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x000e098c},
};
void omap4_regdump_icont2_sb_icont_channel_1(void) {
	pr_info("icont2_sb_icont_channel_1:\n");
	regdump(regdata_icont2_sb_icont_channel_1, ARRAY_SIZE(regdata_icont2_sb_icont_channel_1));
}

const struct reginfo regdata_icont2_sb_icont_channel_2[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_2", 0x000e0a14},
	{"SYNCBOX_ACTIVATIONMASK_i_2", 0x000e0a10},
	{"SYNCBOX_NEWTASKCOUNTER_i_2", 0x000e0a18},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_2", 0x000e0a00},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_2", 0x000e0a04},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_2", 0x000e0a08},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_2", 0x000e0a0c},
};
void omap4_regdump_icont2_sb_icont_channel_2(void) {
	pr_info("icont2_sb_icont_channel_2:\n");
	regdump(regdata_icont2_sb_icont_channel_2, ARRAY_SIZE(regdata_icont2_sb_icont_channel_2));
}

const struct reginfo regdata_icont2_sb_icont_channel_3[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_3", 0x000e0a94},
	{"SYNCBOX_ACTIVATIONMASK_i_3", 0x000e0a90},
	{"SYNCBOX_NEWTASKCOUNTER_i_3", 0x000e0a98},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_3", 0x000e0a80},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_3", 0x000e0a84},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_3", 0x000e0a88},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_3", 0x000e0a8c},
};
void omap4_regdump_icont2_sb_icont_channel_3(void) {
	pr_info("icont2_sb_icont_channel_3:\n");
	regdump(regdata_icont2_sb_icont_channel_3, ARRAY_SIZE(regdata_icont2_sb_icont_channel_3));
}

const struct reginfo regdata_icont2_sb_icont_channel_4[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_4", 0x000e0b14},
	{"SYNCBOX_ACTIVATIONMASK_i_4", 0x000e0b10},
	{"SYNCBOX_NEWTASKCOUNTER_i_4", 0x000e0b18},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_4", 0x000e0b00},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_4", 0x000e0b04},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_4", 0x000e0b08},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_4", 0x000e0b0c},
};
void omap4_regdump_icont2_sb_icont_channel_4(void) {
	pr_info("icont2_sb_icont_channel_4:\n");
	regdump(regdata_icont2_sb_icont_channel_4, ARRAY_SIZE(regdata_icont2_sb_icont_channel_4));
}

const struct reginfo regdata_icont2_sb_icont_channel_5[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_5", 0x000e0b94},
	{"SYNCBOX_ACTIVATIONMASK_i_5", 0x000e0b90},
	{"SYNCBOX_NEWTASKCOUNTER_i_5", 0x000e0b98},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_5", 0x000e0b80},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_5", 0x000e0b84},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_5", 0x000e0b88},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_5", 0x000e0b8c},
};
void omap4_regdump_icont2_sb_icont_channel_5(void) {
	pr_info("icont2_sb_icont_channel_5:\n");
	regdump(regdata_icont2_sb_icont_channel_5, ARRAY_SIZE(regdata_icont2_sb_icont_channel_5));
}

const struct reginfo regdata_icont1_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e60000},
	{"SYNCBOX_SYSCONFIG", 0x01e60010},
	{"SYNCBOX_RXMESSAGE", 0x01e60040},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e60044},
	{"SYNCBOX_ERRORMSGDEST", 0x01e60048},
	{"SYNCBOX_ERRORLOG", 0x01e6004c},
	{"SYNCBOX_TASKSYNCTYPE", 0x01e60058},
	{"SYNCBOX_STATUS", 0x01e60060},
};
void omap4_regdump_icont1_sb_dsp(void) {
	pr_info("icont1_sb_dsp:\n");
	regdump(regdata_icont1_sb_dsp, ARRAY_SIZE(regdata_icont1_sb_dsp));
	omap4_regdump_icont1_sb_dsp_channel_0();
	omap4_regdump_icont1_sb_dsp_channel_1();
	omap4_regdump_icont1_sb_dsp_channel_2();
	omap4_regdump_icont1_sb_dsp_channel_3();
	omap4_regdump_icont1_sb_dsp_channel_4();
	omap4_regdump_icont1_sb_dsp_channel_5();
}

const struct reginfo regdata_icont1_sb_dsp_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x01e60114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x01e60110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x01e60118},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x01e60100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x01e60104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x01e60108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x01e6010c},
};
void omap4_regdump_icont1_sb_dsp_channel_0(void) {
	pr_info("icont1_sb_dsp_channel_0:\n");
	regdump(regdata_icont1_sb_dsp_channel_0, ARRAY_SIZE(regdata_icont1_sb_dsp_channel_0));
}

const struct reginfo regdata_icont1_sb_dsp_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x01e60194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x01e60190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x01e60198},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x01e60180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x01e60184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x01e60188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x01e6018c},
};
void omap4_regdump_icont1_sb_dsp_channel_1(void) {
	pr_info("icont1_sb_dsp_channel_1:\n");
	regdump(regdata_icont1_sb_dsp_channel_1, ARRAY_SIZE(regdata_icont1_sb_dsp_channel_1));
}

const struct reginfo regdata_icont1_sb_dsp_channel_2[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_2", 0x01e60214},
	{"SYNCBOX_ACTIVATIONMASK_i_2", 0x01e60210},
	{"SYNCBOX_NEWTASKCOUNTER_i_2", 0x01e60218},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_2", 0x01e60200},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_2", 0x01e60204},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_2", 0x01e60208},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_2", 0x01e6020c},
};
void omap4_regdump_icont1_sb_dsp_channel_2(void) {
	pr_info("icont1_sb_dsp_channel_2:\n");
	regdump(regdata_icont1_sb_dsp_channel_2, ARRAY_SIZE(regdata_icont1_sb_dsp_channel_2));
}

const struct reginfo regdata_icont1_sb_dsp_channel_3[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_3", 0x01e60294},
	{"SYNCBOX_ACTIVATIONMASK_i_3", 0x01e60290},
	{"SYNCBOX_NEWTASKCOUNTER_i_3", 0x01e60298},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_3", 0x01e60280},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_3", 0x01e60284},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_3", 0x01e60288},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_3", 0x01e6028c},
};
void omap4_regdump_icont1_sb_dsp_channel_3(void) {
	pr_info("icont1_sb_dsp_channel_3:\n");
	regdump(regdata_icont1_sb_dsp_channel_3, ARRAY_SIZE(regdata_icont1_sb_dsp_channel_3));
}

const struct reginfo regdata_icont1_sb_dsp_channel_4[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_4", 0x01e60314},
	{"SYNCBOX_ACTIVATIONMASK_i_4", 0x01e60310},
	{"SYNCBOX_NEWTASKCOUNTER_i_4", 0x01e60318},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_4", 0x01e60300},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_4", 0x01e60304},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_4", 0x01e60308},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_4", 0x01e6030c},
};
void omap4_regdump_icont1_sb_dsp_channel_4(void) {
	pr_info("icont1_sb_dsp_channel_4:\n");
	regdump(regdata_icont1_sb_dsp_channel_4, ARRAY_SIZE(regdata_icont1_sb_dsp_channel_4));
}

const struct reginfo regdata_icont1_sb_dsp_channel_5[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_5", 0x01e60394},
	{"SYNCBOX_ACTIVATIONMASK_i_5", 0x01e60390},
	{"SYNCBOX_NEWTASKCOUNTER_i_5", 0x01e60398},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_5", 0x01e60380},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_5", 0x01e60384},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_5", 0x01e60388},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_5", 0x01e6038c},
};
void omap4_regdump_icont1_sb_dsp_channel_5(void) {
	pr_info("icont1_sb_dsp_channel_5:\n");
	regdump(regdata_icont1_sb_dsp_channel_5, ARRAY_SIZE(regdata_icont1_sb_dsp_channel_5));
}

const struct reginfo regdata_icont2_sb_dsp[] = {
	{"SYNCBOX_REVISION", 0x01e60800},
	{"SYNCBOX_SYSCONFIG", 0x01e60810},
	{"SYNCBOX_RXMESSAGE", 0x01e60840},
	{"SYNCBOX_NODEIDENTIFIER", 0x01e60844},
	{"SYNCBOX_ERRORMSGDEST", 0x01e60848},
	{"SYNCBOX_ERRORLOG", 0x01e6084c},
	{"SYNCBOX_TASKSYNCTYPE", 0x01e60858},
	{"SYNCBOX_STATUS", 0x01e60860},
};
void omap4_regdump_icont2_sb_dsp(void) {
	pr_info("icont2_sb_dsp:\n");
	regdump(regdata_icont2_sb_dsp, ARRAY_SIZE(regdata_icont2_sb_dsp));
	omap4_regdump_icont2_sb_dsp_channel_0();
	omap4_regdump_icont2_sb_dsp_channel_1();
	omap4_regdump_icont2_sb_dsp_channel_2();
	omap4_regdump_icont2_sb_dsp_channel_3();
	omap4_regdump_icont2_sb_dsp_channel_4();
	omap4_regdump_icont2_sb_dsp_channel_5();
}

const struct reginfo regdata_icont2_sb_dsp_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x01e60914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x01e60910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x01e60918},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x01e60900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x01e60904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x01e60908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x01e6090c},
};
void omap4_regdump_icont2_sb_dsp_channel_0(void) {
	pr_info("icont2_sb_dsp_channel_0:\n");
	regdump(regdata_icont2_sb_dsp_channel_0, ARRAY_SIZE(regdata_icont2_sb_dsp_channel_0));
}

const struct reginfo regdata_icont2_sb_dsp_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x01e60994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x01e60990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x01e60998},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x01e60980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x01e60984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x01e60988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x01e6098c},
};
void omap4_regdump_icont2_sb_dsp_channel_1(void) {
	pr_info("icont2_sb_dsp_channel_1:\n");
	regdump(regdata_icont2_sb_dsp_channel_1, ARRAY_SIZE(regdata_icont2_sb_dsp_channel_1));
}

const struct reginfo regdata_icont2_sb_dsp_channel_2[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_2", 0x01e60a14},
	{"SYNCBOX_ACTIVATIONMASK_i_2", 0x01e60a10},
	{"SYNCBOX_NEWTASKCOUNTER_i_2", 0x01e60a18},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_2", 0x01e60a00},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_2", 0x01e60a04},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_2", 0x01e60a08},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_2", 0x01e60a0c},
};
void omap4_regdump_icont2_sb_dsp_channel_2(void) {
	pr_info("icont2_sb_dsp_channel_2:\n");
	regdump(regdata_icont2_sb_dsp_channel_2, ARRAY_SIZE(regdata_icont2_sb_dsp_channel_2));
}

const struct reginfo regdata_icont2_sb_dsp_channel_3[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_3", 0x01e60a94},
	{"SYNCBOX_ACTIVATIONMASK_i_3", 0x01e60a90},
	{"SYNCBOX_NEWTASKCOUNTER_i_3", 0x01e60a98},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_3", 0x01e60a80},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_3", 0x01e60a84},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_3", 0x01e60a88},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_3", 0x01e60a8c},
};
void omap4_regdump_icont2_sb_dsp_channel_3(void) {
	pr_info("icont2_sb_dsp_channel_3:\n");
	regdump(regdata_icont2_sb_dsp_channel_3, ARRAY_SIZE(regdata_icont2_sb_dsp_channel_3));
}

const struct reginfo regdata_icont2_sb_dsp_channel_4[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_4", 0x01e60b14},
	{"SYNCBOX_ACTIVATIONMASK_i_4", 0x01e60b10},
	{"SYNCBOX_NEWTASKCOUNTER_i_4", 0x01e60b18},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_4", 0x01e60b00},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_4", 0x01e60b04},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_4", 0x01e60b08},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_4", 0x01e60b0c},
};
void omap4_regdump_icont2_sb_dsp_channel_4(void) {
	pr_info("icont2_sb_dsp_channel_4:\n");
	regdump(regdata_icont2_sb_dsp_channel_4, ARRAY_SIZE(regdata_icont2_sb_dsp_channel_4));
}

const struct reginfo regdata_icont2_sb_dsp_channel_5[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_5", 0x01e60b94},
	{"SYNCBOX_ACTIVATIONMASK_i_5", 0x01e60b90},
	{"SYNCBOX_NEWTASKCOUNTER_i_5", 0x01e60b98},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_5", 0x01e60b80},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_5", 0x01e60b84},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_5", 0x01e60b88},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_5", 0x01e60b8c},
};
void omap4_regdump_icont2_sb_dsp_channel_5(void) {
	pr_info("icont2_sb_dsp_channel_5:\n");
	regdump(regdata_icont2_sb_dsp_channel_5, ARRAY_SIZE(regdata_icont2_sb_dsp_channel_5));
}

const struct reginfo regdata_icont1_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a060000},
	{"SYNCBOX_SYSCONFIG", 0x5a060010},
	{"SYNCBOX_RXMESSAGE", 0x5a060040},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a060044},
	{"SYNCBOX_ERRORMSGDEST", 0x5a060048},
	{"SYNCBOX_ERRORLOG", 0x5a06004c},
	{"SYNCBOX_TASKSYNCTYPE", 0x5a060058},
	{"SYNCBOX_STATUS", 0x5a060060},
};
void omap4_regdump_icont1_sb_l3interconnect(void) {
	pr_info("icont1_sb_l3interconnect:\n");
	regdump(regdata_icont1_sb_l3interconnect, ARRAY_SIZE(regdata_icont1_sb_l3interconnect));
	omap4_regdump_icont1_sb_l3interconnect_channel_0();
	omap4_regdump_icont1_sb_l3interconnect_channel_1();
	omap4_regdump_icont1_sb_l3interconnect_channel_2();
	omap4_regdump_icont1_sb_l3interconnect_channel_3();
	omap4_regdump_icont1_sb_l3interconnect_channel_4();
	omap4_regdump_icont1_sb_l3interconnect_channel_5();
}

const struct reginfo regdata_icont1_sb_l3interconnect_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x5a060114},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x5a060110},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x5a060118},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x5a060100},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x5a060104},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x5a060108},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x5a06010c},
};
void omap4_regdump_icont1_sb_l3interconnect_channel_0(void) {
	pr_info("icont1_sb_l3interconnect_channel_0:\n");
	regdump(regdata_icont1_sb_l3interconnect_channel_0, ARRAY_SIZE(regdata_icont1_sb_l3interconnect_channel_0));
}

const struct reginfo regdata_icont1_sb_l3interconnect_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x5a060194},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x5a060190},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x5a060198},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x5a060180},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x5a060184},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x5a060188},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x5a06018c},
};
void omap4_regdump_icont1_sb_l3interconnect_channel_1(void) {
	pr_info("icont1_sb_l3interconnect_channel_1:\n");
	regdump(regdata_icont1_sb_l3interconnect_channel_1, ARRAY_SIZE(regdata_icont1_sb_l3interconnect_channel_1));
}

const struct reginfo regdata_icont1_sb_l3interconnect_channel_2[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_2", 0x5a060214},
	{"SYNCBOX_ACTIVATIONMASK_i_2", 0x5a060210},
	{"SYNCBOX_NEWTASKCOUNTER_i_2", 0x5a060218},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_2", 0x5a060200},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_2", 0x5a060204},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_2", 0x5a060208},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_2", 0x5a06020c},
};
void omap4_regdump_icont1_sb_l3interconnect_channel_2(void) {
	pr_info("icont1_sb_l3interconnect_channel_2:\n");
	regdump(regdata_icont1_sb_l3interconnect_channel_2, ARRAY_SIZE(regdata_icont1_sb_l3interconnect_channel_2));
}

const struct reginfo regdata_icont1_sb_l3interconnect_channel_3[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_3", 0x5a060294},
	{"SYNCBOX_ACTIVATIONMASK_i_3", 0x5a060290},
	{"SYNCBOX_NEWTASKCOUNTER_i_3", 0x5a060298},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_3", 0x5a060280},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_3", 0x5a060284},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_3", 0x5a060288},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_3", 0x5a06028c},
};
void omap4_regdump_icont1_sb_l3interconnect_channel_3(void) {
	pr_info("icont1_sb_l3interconnect_channel_3:\n");
	regdump(regdata_icont1_sb_l3interconnect_channel_3, ARRAY_SIZE(regdata_icont1_sb_l3interconnect_channel_3));
}

const struct reginfo regdata_icont1_sb_l3interconnect_channel_4[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_4", 0x5a060314},
	{"SYNCBOX_ACTIVATIONMASK_i_4", 0x5a060310},
	{"SYNCBOX_NEWTASKCOUNTER_i_4", 0x5a060318},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_4", 0x5a060300},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_4", 0x5a060304},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_4", 0x5a060308},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_4", 0x5a06030c},
};
void omap4_regdump_icont1_sb_l3interconnect_channel_4(void) {
	pr_info("icont1_sb_l3interconnect_channel_4:\n");
	regdump(regdata_icont1_sb_l3interconnect_channel_4, ARRAY_SIZE(regdata_icont1_sb_l3interconnect_channel_4));
}

const struct reginfo regdata_icont1_sb_l3interconnect_channel_5[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_5", 0x5a060394},
	{"SYNCBOX_ACTIVATIONMASK_i_5", 0x5a060390},
	{"SYNCBOX_NEWTASKCOUNTER_i_5", 0x5a060398},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_5", 0x5a060380},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_5", 0x5a060384},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_5", 0x5a060388},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_5", 0x5a06038c},
};
void omap4_regdump_icont1_sb_l3interconnect_channel_5(void) {
	pr_info("icont1_sb_l3interconnect_channel_5:\n");
	regdump(regdata_icont1_sb_l3interconnect_channel_5, ARRAY_SIZE(regdata_icont1_sb_l3interconnect_channel_5));
}

const struct reginfo regdata_icont2_sb_l3interconnect[] = {
	{"SYNCBOX_REVISION", 0x5a060800},
	{"SYNCBOX_SYSCONFIG", 0x5a060810},
	{"SYNCBOX_RXMESSAGE", 0x5a060840},
	{"SYNCBOX_NODEIDENTIFIER", 0x5a060844},
	{"SYNCBOX_ERRORMSGDEST", 0x5a060848},
	{"SYNCBOX_ERRORLOG", 0x5a06084c},
	{"SYNCBOX_TASKSYNCTYPE", 0x5a060858},
	{"SYNCBOX_STATUS", 0x5a060860},
};
void omap4_regdump_icont2_sb_l3interconnect(void) {
	pr_info("icont2_sb_l3interconnect:\n");
	regdump(regdata_icont2_sb_l3interconnect, ARRAY_SIZE(regdata_icont2_sb_l3interconnect));
	omap4_regdump_icont2_sb_l3interconnect_channel_0();
	omap4_regdump_icont2_sb_l3interconnect_channel_1();
	omap4_regdump_icont2_sb_l3interconnect_channel_2();
	omap4_regdump_icont2_sb_l3interconnect_channel_3();
	omap4_regdump_icont2_sb_l3interconnect_channel_4();
	omap4_regdump_icont2_sb_l3interconnect_channel_5();
}

const struct reginfo regdata_icont2_sb_l3interconnect_channel_0[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_0", 0x5a060914},
	{"SYNCBOX_ACTIVATIONMASK_i_0", 0x5a060910},
	{"SYNCBOX_NEWTASKCOUNTER_i_0", 0x5a060918},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_0", 0x5a060900},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_0", 0x5a060904},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_0", 0x5a060908},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_0", 0x5a06090c},
};
void omap4_regdump_icont2_sb_l3interconnect_channel_0(void) {
	pr_info("icont2_sb_l3interconnect_channel_0:\n");
	regdump(regdata_icont2_sb_l3interconnect_channel_0, ARRAY_SIZE(regdata_icont2_sb_l3interconnect_channel_0));
}

const struct reginfo regdata_icont2_sb_l3interconnect_channel_1[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_1", 0x5a060994},
	{"SYNCBOX_ACTIVATIONMASK_i_1", 0x5a060990},
	{"SYNCBOX_NEWTASKCOUNTER_i_1", 0x5a060998},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_1", 0x5a060980},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_1", 0x5a060984},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_1", 0x5a060988},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_1", 0x5a06098c},
};
void omap4_regdump_icont2_sb_l3interconnect_channel_1(void) {
	pr_info("icont2_sb_l3interconnect_channel_1:\n");
	regdump(regdata_icont2_sb_l3interconnect_channel_1, ARRAY_SIZE(regdata_icont2_sb_l3interconnect_channel_1));
}

const struct reginfo regdata_icont2_sb_l3interconnect_channel_2[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_2", 0x5a060a14},
	{"SYNCBOX_ACTIVATIONMASK_i_2", 0x5a060a10},
	{"SYNCBOX_NEWTASKCOUNTER_i_2", 0x5a060a18},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_2", 0x5a060a00},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_2", 0x5a060a04},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_2", 0x5a060a08},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_2", 0x5a060a0c},
};
void omap4_regdump_icont2_sb_l3interconnect_channel_2(void) {
	pr_info("icont2_sb_l3interconnect_channel_2:\n");
	regdump(regdata_icont2_sb_l3interconnect_channel_2, ARRAY_SIZE(regdata_icont2_sb_l3interconnect_channel_2));
}

const struct reginfo regdata_icont2_sb_l3interconnect_channel_3[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_3", 0x5a060a94},
	{"SYNCBOX_ACTIVATIONMASK_i_3", 0x5a060a90},
	{"SYNCBOX_NEWTASKCOUNTER_i_3", 0x5a060a98},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_3", 0x5a060a80},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_3", 0x5a060a84},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_3", 0x5a060a88},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_3", 0x5a060a8c},
};
void omap4_regdump_icont2_sb_l3interconnect_channel_3(void) {
	pr_info("icont2_sb_l3interconnect_channel_3:\n");
	regdump(regdata_icont2_sb_l3interconnect_channel_3, ARRAY_SIZE(regdata_icont2_sb_l3interconnect_channel_3));
}

const struct reginfo regdata_icont2_sb_l3interconnect_channel_4[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_4", 0x5a060b14},
	{"SYNCBOX_ACTIVATIONMASK_i_4", 0x5a060b10},
	{"SYNCBOX_NEWTASKCOUNTER_i_4", 0x5a060b18},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_4", 0x5a060b00},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_4", 0x5a060b04},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_4", 0x5a060b08},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_4", 0x5a060b0c},
};
void omap4_regdump_icont2_sb_l3interconnect_channel_4(void) {
	pr_info("icont2_sb_l3interconnect_channel_4:\n");
	regdump(regdata_icont2_sb_l3interconnect_channel_4, ARRAY_SIZE(regdata_icont2_sb_l3interconnect_channel_4));
}

const struct reginfo regdata_icont2_sb_l3interconnect_channel_5[] = {
	{"SYNCBOX_ACTIVATIONCONTROL_i_5", 0x5a060b94},
	{"SYNCBOX_ACTIVATIONMASK_i_5", 0x5a060b90},
	{"SYNCBOX_NEWTASKCOUNTER_i_5", 0x5a060b98},
	{"SYNCBOX_REMOTESYNCACTMSGREG1_i_5", 0x5a060b80},
	{"SYNCBOX_REMOTESYNCACTMSGREG2_i_5", 0x5a060b84},
	{"SYNCBOX_REMOTESYNCACTMSGREG3_i_5", 0x5a060b88},
	{"SYNCBOX_REMOTESYNCACTMSGREG4_i_5", 0x5a060b8c},
};
void omap4_regdump_icont2_sb_l3interconnect_channel_5(void) {
	pr_info("icont2_sb_l3interconnect_channel_5:\n");
	regdump(regdata_icont2_sb_l3interconnect_channel_5, ARRAY_SIZE(regdata_icont2_sb_l3interconnect_channel_5));
}

const struct reginfo regdata_ipe3_lse_icont[] = {
	{"LSE_CTRL", 0x000d8b00},
	{"LSE_PARAM", 0x000d8b04},
};
void omap4_regdump_ipe3_lse_icont(void) {
	pr_info("ipe3_lse_icont:\n");
	regdump(regdata_ipe3_lse_icont, ARRAY_SIZE(regdata_ipe3_lse_icont));
}

const struct reginfo regdata_mc3_lse_icont[] = {
	{"LSE_CTRL", 0x000d9300},
	{"LSE_PARAM", 0x000d9304},
};
void omap4_regdump_mc3_lse_icont(void) {
	pr_info("mc3_lse_icont:\n");
	regdump(regdata_mc3_lse_icont, ARRAY_SIZE(regdata_mc3_lse_icont));
}

const struct reginfo regdata_ipe3_lse_dsp[] = {
	{"LSE_CTRL", 0x01e98b00},
	{"LSE_PARAM", 0x01e98b04},
};
void omap4_regdump_ipe3_lse_dsp(void) {
	pr_info("ipe3_lse_dsp:\n");
	regdump(regdata_ipe3_lse_dsp, ARRAY_SIZE(regdata_ipe3_lse_dsp));
}

const struct reginfo regdata_mc3_lse_dsp[] = {
	{"LSE_CTRL", 0x01e99300},
	{"LSE_PARAM", 0x01e99304},
};
void omap4_regdump_mc3_lse_dsp(void) {
	pr_info("mc3_lse_dsp:\n");
	regdump(regdata_mc3_lse_dsp, ARRAY_SIZE(regdata_mc3_lse_dsp));
}

const struct reginfo regdata_ipe3_lse_l3interconnect[] = {
	{"LSE_CTRL", 0x5a058b00},
	{"LSE_PARAM", 0x5a058b04},
};
void omap4_regdump_ipe3_lse_l3interconnect(void) {
	pr_info("ipe3_lse_l3interconnect:\n");
	regdump(regdata_ipe3_lse_l3interconnect, ARRAY_SIZE(regdata_ipe3_lse_l3interconnect));
}

const struct reginfo regdata_mc3_lse_l3interconnect[] = {
	{"LSE_CTRL", 0x5a059300},
	{"LSE_PARAM", 0x5a059304},
};
void omap4_regdump_mc3_lse_l3interconnect(void) {
	pr_info("mc3_lse_l3interconnect:\n");
	regdump(regdata_mc3_lse_l3interconnect, ARRAY_SIZE(regdata_mc3_lse_l3interconnect));
}

const struct reginfo regdata_ime3_icont[] = {
	{"IME3_REVISION", 0x000d4000},
	{"IME3_SYSCONFIG", 0x000d4010},
	{"IME3_IRQSTATUS_RAW", 0x000d4024},
	{"IME3_IRQSTATUS", 0x000d4028},
	{"IME3_IRQENABLE_SET", 0x000d402c},
	{"IME3_IRQENABLE_CLR", 0x000d4030},
	{"IME3_MVCT0_3", 0x000d4400},
	{"IME3_MVCT4_7", 0x000d4404},
	{"IME3_MVCT8_11", 0x000d4408},
	{"IME3_MVCT12_14", 0x000d440c},
	{"IME3_VEC_VAR_HOR_LO", 0x000d4410},
	{"IME3_VEC_VAR_HOR_HI", 0x000d4414},
	{"IME3_VEC_VAR_VER_LO", 0x000d4418},
	{"IME3_VEC_VAR_VER_HI", 0x000d441c},
	{"IME3_VECABSMEANHOR", 0x000d4420},
	{"IME3_VECABSMEANVER", 0x000d4424},
	{"IME3_CIRCULAR_BUFFER_DESC0", 0x000d4428},
	{"IME3_CIRCULAR_BUFFER_DESC1", 0x000d442c},
	{"IME3_CPUSTATUSREG", 0x000d4430},
	{"IME3_CYCLECOUNT", 0x000d4434},
	{"IME3_CONDITIONREGISTER", 0x000d4440},
	{"IME3_MINERRORTHRESHOLD", 0x000d444c},
	{"IME3_CIRCULAR_BUFFER_CURRENT_POSITION0", 0x000d4450},
	{"IME3_CIRCULAR_BUFFER_CURRENT_POSITION1", 0x000d4454},
	{"IME3_VALID_AREA0_TOP_LEFT_COORDINATES", 0x000d4458},
	{"IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES", 0x000d445c},
	{"IME3_VALID_AREA1_TOP_LEFT_COORDINATES", 0x000d4460},
	{"IME3_VECMEANHOR", 0x000d4468},
	{"IME3_VECMEANVER", 0x000d446c},
	{"IME3_INTERPOLATION_REFERENCE", 0x000d4470},
	{"IME3_CIRCULAR_BUFFER_SLIDING_POSITION0", 0x000d4474},
	{"IME3_CIRCULAR_BUFFER_SLIDING_POSITION1", 0x000d4478},
	{"IME3_COMMANDREG", 0x000d5ffc},
};
void omap4_regdump_ime3_icont(void) {
	pr_info("ime3_icont:\n");
	regdump(regdata_ime3_icont, ARRAY_SIZE(regdata_ime3_icont));
	omap4_regdump_ime3_icont_channel_0();
	omap4_regdump_ime3_icont_channel_1();
	omap4_regdump_ime3_icont_channel_2();
	omap4_regdump_ime3_icont_channel_3();
	omap4_regdump_ime3_icont_channel_4();
	omap4_regdump_ime3_icont_channel_5();
	omap4_regdump_ime3_icont_channel_6();
	omap4_regdump_ime3_icont_channel_7();
	omap4_regdump_ime3_icont_channel_8();
	omap4_regdump_ime3_icont_channel_9();
	omap4_regdump_ime3_icont_channel_10();
	omap4_regdump_ime3_icont_channel_11();
	omap4_regdump_ime3_icont_channel_12();
	omap4_regdump_ime3_icont_channel_13();
	omap4_regdump_ime3_icont_channel_14();
	omap4_regdump_ime3_icont_channel_15();
	omap4_regdump_ime3_icont_channel_16();
	omap4_regdump_ime3_icont_channel_17();
	omap4_regdump_ime3_icont_channel_18();
	omap4_regdump_ime3_icont_channel_19();
	omap4_regdump_ime3_icont_channel_20();
	omap4_regdump_ime3_icont_channel_21();
	omap4_regdump_ime3_icont_channel_22();
	omap4_regdump_ime3_icont_channel_23();
	omap4_regdump_ime3_icont_channel_24();
	omap4_regdump_ime3_icont_channel_25();
	omap4_regdump_ime3_icont_channel_26();
	omap4_regdump_ime3_icont_channel_27();
	omap4_regdump_ime3_icont_channel_28();
	omap4_regdump_ime3_icont_channel_29();
	omap4_regdump_ime3_icont_channel_30();
	omap4_regdump_ime3_icont_channel_31();
	omap4_regdump_ime3_icont_channel_32();
	omap4_regdump_ime3_icont_channel_33();
	omap4_regdump_ime3_icont_channel_34();
	omap4_regdump_ime3_icont_channel_35();
	omap4_regdump_ime3_icont_channel_36();
	omap4_regdump_ime3_icont_channel_37();
	omap4_regdump_ime3_icont_channel_38();
	omap4_regdump_ime3_icont_channel_39();
	omap4_regdump_ime3_icont_channel_40();
	omap4_regdump_ime3_icont_channel_41();
	omap4_regdump_ime3_icont_channel_42();
	omap4_regdump_ime3_icont_channel_43();
	omap4_regdump_ime3_icont_channel_44();
	omap4_regdump_ime3_icont_channel_45();
	omap4_regdump_ime3_icont_channel_46();
	omap4_regdump_ime3_icont_channel_47();
	omap4_regdump_ime3_icont_channel_48();
	omap4_regdump_ime3_icont_channel_49();
	omap4_regdump_ime3_icont_channel_50();
	omap4_regdump_ime3_icont_channel_51();
	omap4_regdump_ime3_icont_channel_52();
	omap4_regdump_ime3_icont_channel_53();
	omap4_regdump_ime3_icont_channel_54();
	omap4_regdump_ime3_icont_channel_55();
	omap4_regdump_ime3_icont_channel_56();
	omap4_regdump_ime3_icont_channel_57();
	omap4_regdump_ime3_icont_channel_58();
	omap4_regdump_ime3_icont_channel_59();
	omap4_regdump_ime3_icont_channel_60();
	omap4_regdump_ime3_icont_channel_61();
	omap4_regdump_ime3_icont_channel_62();
	omap4_regdump_ime3_icont_channel_63();
}

const struct reginfo regdata_ime3_icont_channel_0[] = {
	{"IME3_BMTABLELSB0_j_0", 0x000d4300},
	{"IME3_BMTABLELSB1_j_0", 0x000d4380},
	{"IME3_BMTABLEMSB0_j_0", 0x000d4304},
	{"IME3_BMTABLEMSB1_j_0", 0x000d4384},
	{"IME3_CURRENTBLOCK_l_0", 0x000d4100},
	{"IME3_ERRTABLELSB_i_0", 0x000d4200},
	{"IME3_ERRTABLEMSB_i_0", 0x000d4204},
	{"IME3_INTERPOL_PARAMETER_STACK_k_0", 0x000d4040},
	{"IME3_PARAMETERSTACK_i_0", 0x000d4080},
	{"IME3_PROGRAMBUFFER_m_0", 0x000d6000},
};
void omap4_regdump_ime3_icont_channel_0(void) {
	pr_info("ime3_icont_channel_0:\n");
	regdump(regdata_ime3_icont_channel_0, ARRAY_SIZE(regdata_ime3_icont_channel_0));
}

const struct reginfo regdata_ime3_icont_channel_1[] = {
	{"IME3_BMTABLELSB0_j_1", 0x000d4308},
	{"IME3_BMTABLELSB1_j_1", 0x000d4388},
	{"IME3_BMTABLEMSB0_j_1", 0x000d430c},
	{"IME3_BMTABLEMSB1_j_1", 0x000d438c},
	{"IME3_CURRENTBLOCK_l_1", 0x000d4104},
	{"IME3_ERRTABLELSB_i_1", 0x000d4208},
	{"IME3_ERRTABLEMSB_i_1", 0x000d420c},
	{"IME3_INTERPOL_PARAMETER_STACK_k_1", 0x000d4044},
	{"IME3_PARAMETERSTACK_i_1", 0x000d4084},
	{"IME3_PROGRAMBUFFER_m_1", 0x000d6004},
};
void omap4_regdump_ime3_icont_channel_1(void) {
	pr_info("ime3_icont_channel_1:\n");
	regdump(regdata_ime3_icont_channel_1, ARRAY_SIZE(regdata_ime3_icont_channel_1));
}

const struct reginfo regdata_ime3_icont_channel_2[] = {
	{"IME3_BMTABLELSB0_j_2", 0x000d4310},
	{"IME3_BMTABLELSB1_j_2", 0x000d4390},
	{"IME3_BMTABLEMSB0_j_2", 0x000d4314},
	{"IME3_BMTABLEMSB1_j_2", 0x000d4394},
	{"IME3_CURRENTBLOCK_l_2", 0x000d4108},
	{"IME3_ERRTABLELSB_i_2", 0x000d4210},
	{"IME3_ERRTABLEMSB_i_2", 0x000d4214},
	{"IME3_INTERPOL_PARAMETER_STACK_k_2", 0x000d4048},
	{"IME3_PARAMETERSTACK_i_2", 0x000d4088},
	{"IME3_PROGRAMBUFFER_m_2", 0x000d6008},
};
void omap4_regdump_ime3_icont_channel_2(void) {
	pr_info("ime3_icont_channel_2:\n");
	regdump(regdata_ime3_icont_channel_2, ARRAY_SIZE(regdata_ime3_icont_channel_2));
}

const struct reginfo regdata_ime3_icont_channel_3[] = {
	{"IME3_BMTABLELSB0_j_3", 0x000d4318},
	{"IME3_BMTABLELSB1_j_3", 0x000d4398},
	{"IME3_BMTABLEMSB0_j_3", 0x000d431c},
	{"IME3_BMTABLEMSB1_j_3", 0x000d439c},
	{"IME3_CURRENTBLOCK_l_3", 0x000d410c},
	{"IME3_ERRTABLELSB_i_3", 0x000d4218},
	{"IME3_ERRTABLEMSB_i_3", 0x000d421c},
	{"IME3_INTERPOL_PARAMETER_STACK_k_3", 0x000d404c},
	{"IME3_PARAMETERSTACK_i_3", 0x000d408c},
	{"IME3_PROGRAMBUFFER_m_3", 0x000d600c},
};
void omap4_regdump_ime3_icont_channel_3(void) {
	pr_info("ime3_icont_channel_3:\n");
	regdump(regdata_ime3_icont_channel_3, ARRAY_SIZE(regdata_ime3_icont_channel_3));
}

const struct reginfo regdata_ime3_icont_channel_4[] = {
	{"IME3_BMTABLELSB0_j_4", 0x000d4320},
	{"IME3_BMTABLELSB1_j_4", 0x000d43a0},
	{"IME3_BMTABLEMSB0_j_4", 0x000d4324},
	{"IME3_BMTABLEMSB1_j_4", 0x000d43a4},
	{"IME3_CURRENTBLOCK_l_4", 0x000d4110},
	{"IME3_ERRTABLELSB_i_4", 0x000d4220},
	{"IME3_ERRTABLEMSB_i_4", 0x000d4224},
	{"IME3_PARAMETERSTACK_i_4", 0x000d4090},
	{"IME3_PROGRAMBUFFER_m_4", 0x000d6010},
};
void omap4_regdump_ime3_icont_channel_4(void) {
	pr_info("ime3_icont_channel_4:\n");
	regdump(regdata_ime3_icont_channel_4, ARRAY_SIZE(regdata_ime3_icont_channel_4));
}

const struct reginfo regdata_ime3_icont_channel_5[] = {
	{"IME3_BMTABLELSB0_j_5", 0x000d4328},
	{"IME3_BMTABLELSB1_j_5", 0x000d43a8},
	{"IME3_BMTABLEMSB0_j_5", 0x000d432c},
	{"IME3_BMTABLEMSB1_j_5", 0x000d43ac},
	{"IME3_CURRENTBLOCK_l_5", 0x000d4114},
	{"IME3_ERRTABLELSB_i_5", 0x000d4228},
	{"IME3_ERRTABLEMSB_i_5", 0x000d422c},
	{"IME3_PARAMETERSTACK_i_5", 0x000d4094},
	{"IME3_PROGRAMBUFFER_m_5", 0x000d6014},
};
void omap4_regdump_ime3_icont_channel_5(void) {
	pr_info("ime3_icont_channel_5:\n");
	regdump(regdata_ime3_icont_channel_5, ARRAY_SIZE(regdata_ime3_icont_channel_5));
}

const struct reginfo regdata_ime3_icont_channel_6[] = {
	{"IME3_BMTABLELSB0_j_6", 0x000d4330},
	{"IME3_BMTABLELSB1_j_6", 0x000d43b0},
	{"IME3_BMTABLEMSB0_j_6", 0x000d4334},
	{"IME3_BMTABLEMSB1_j_6", 0x000d43b4},
	{"IME3_CURRENTBLOCK_l_6", 0x000d4118},
	{"IME3_ERRTABLELSB_i_6", 0x000d4230},
	{"IME3_ERRTABLEMSB_i_6", 0x000d4234},
	{"IME3_PARAMETERSTACK_i_6", 0x000d4098},
	{"IME3_PROGRAMBUFFER_m_6", 0x000d6018},
};
void omap4_regdump_ime3_icont_channel_6(void) {
	pr_info("ime3_icont_channel_6:\n");
	regdump(regdata_ime3_icont_channel_6, ARRAY_SIZE(regdata_ime3_icont_channel_6));
}

const struct reginfo regdata_ime3_icont_channel_7[] = {
	{"IME3_BMTABLELSB0_j_7", 0x000d4338},
	{"IME3_BMTABLELSB1_j_7", 0x000d43b8},
	{"IME3_BMTABLEMSB0_j_7", 0x000d433c},
	{"IME3_BMTABLEMSB1_j_7", 0x000d43bc},
	{"IME3_CURRENTBLOCK_l_7", 0x000d411c},
	{"IME3_ERRTABLELSB_i_7", 0x000d4238},
	{"IME3_ERRTABLEMSB_i_7", 0x000d423c},
	{"IME3_PARAMETERSTACK_i_7", 0x000d409c},
	{"IME3_PROGRAMBUFFER_m_7", 0x000d601c},
};
void omap4_regdump_ime3_icont_channel_7(void) {
	pr_info("ime3_icont_channel_7:\n");
	regdump(regdata_ime3_icont_channel_7, ARRAY_SIZE(regdata_ime3_icont_channel_7));
}

const struct reginfo regdata_ime3_icont_channel_8[] = {
	{"IME3_BMTABLELSB0_j_8", 0x000d4340},
	{"IME3_BMTABLELSB1_j_8", 0x000d43c0},
	{"IME3_BMTABLEMSB0_j_8", 0x000d4344},
	{"IME3_BMTABLEMSB1_j_8", 0x000d43c4},
	{"IME3_CURRENTBLOCK_l_8", 0x000d4120},
	{"IME3_ERRTABLELSB_i_8", 0x000d4240},
	{"IME3_ERRTABLEMSB_i_8", 0x000d4244},
	{"IME3_PARAMETERSTACK_i_8", 0x000d40a0},
	{"IME3_PROGRAMBUFFER_m_8", 0x000d6020},
};
void omap4_regdump_ime3_icont_channel_8(void) {
	pr_info("ime3_icont_channel_8:\n");
	regdump(regdata_ime3_icont_channel_8, ARRAY_SIZE(regdata_ime3_icont_channel_8));
}

const struct reginfo regdata_ime3_icont_channel_9[] = {
	{"IME3_BMTABLELSB0_j_9", 0x000d4348},
	{"IME3_BMTABLELSB1_j_9", 0x000d43c8},
	{"IME3_BMTABLEMSB0_j_9", 0x000d434c},
	{"IME3_BMTABLEMSB1_j_9", 0x000d43cc},
	{"IME3_CURRENTBLOCK_l_9", 0x000d4124},
	{"IME3_ERRTABLELSB_i_9", 0x000d4248},
	{"IME3_ERRTABLEMSB_i_9", 0x000d424c},
	{"IME3_PARAMETERSTACK_i_9", 0x000d40a4},
	{"IME3_PROGRAMBUFFER_m_9", 0x000d6024},
};
void omap4_regdump_ime3_icont_channel_9(void) {
	pr_info("ime3_icont_channel_9:\n");
	regdump(regdata_ime3_icont_channel_9, ARRAY_SIZE(regdata_ime3_icont_channel_9));
}

const struct reginfo regdata_ime3_icont_channel_10[] = {
	{"IME3_BMTABLELSB0_j_10", 0x000d4350},
	{"IME3_BMTABLELSB1_j_10", 0x000d43d0},
	{"IME3_BMTABLEMSB0_j_10", 0x000d4354},
	{"IME3_BMTABLEMSB1_j_10", 0x000d43d4},
	{"IME3_CURRENTBLOCK_l_10", 0x000d4128},
	{"IME3_ERRTABLELSB_i_10", 0x000d4250},
	{"IME3_ERRTABLEMSB_i_10", 0x000d4254},
	{"IME3_PARAMETERSTACK_i_10", 0x000d40a8},
	{"IME3_PROGRAMBUFFER_m_10", 0x000d6028},
};
void omap4_regdump_ime3_icont_channel_10(void) {
	pr_info("ime3_icont_channel_10:\n");
	regdump(regdata_ime3_icont_channel_10, ARRAY_SIZE(regdata_ime3_icont_channel_10));
}

const struct reginfo regdata_ime3_icont_channel_11[] = {
	{"IME3_BMTABLELSB0_j_11", 0x000d4358},
	{"IME3_BMTABLELSB1_j_11", 0x000d43d8},
	{"IME3_BMTABLEMSB0_j_11", 0x000d435c},
	{"IME3_BMTABLEMSB1_j_11", 0x000d43dc},
	{"IME3_CURRENTBLOCK_l_11", 0x000d412c},
	{"IME3_ERRTABLELSB_i_11", 0x000d4258},
	{"IME3_ERRTABLEMSB_i_11", 0x000d425c},
	{"IME3_PARAMETERSTACK_i_11", 0x000d40ac},
	{"IME3_PROGRAMBUFFER_m_11", 0x000d602c},
};
void omap4_regdump_ime3_icont_channel_11(void) {
	pr_info("ime3_icont_channel_11:\n");
	regdump(regdata_ime3_icont_channel_11, ARRAY_SIZE(regdata_ime3_icont_channel_11));
}

const struct reginfo regdata_ime3_icont_channel_12[] = {
	{"IME3_BMTABLELSB0_j_12", 0x000d4360},
	{"IME3_BMTABLELSB1_j_12", 0x000d43e0},
	{"IME3_BMTABLEMSB0_j_12", 0x000d4364},
	{"IME3_BMTABLEMSB1_j_12", 0x000d43e4},
	{"IME3_CURRENTBLOCK_l_12", 0x000d4130},
	{"IME3_ERRTABLELSB_i_12", 0x000d4260},
	{"IME3_ERRTABLEMSB_i_12", 0x000d4264},
	{"IME3_PARAMETERSTACK_i_12", 0x000d40b0},
	{"IME3_PROGRAMBUFFER_m_12", 0x000d6030},
};
void omap4_regdump_ime3_icont_channel_12(void) {
	pr_info("ime3_icont_channel_12:\n");
	regdump(regdata_ime3_icont_channel_12, ARRAY_SIZE(regdata_ime3_icont_channel_12));
}

const struct reginfo regdata_ime3_icont_channel_13[] = {
	{"IME3_BMTABLELSB0_j_13", 0x000d4368},
	{"IME3_BMTABLELSB1_j_13", 0x000d43e8},
	{"IME3_BMTABLEMSB0_j_13", 0x000d436c},
	{"IME3_BMTABLEMSB1_j_13", 0x000d43ec},
	{"IME3_CURRENTBLOCK_l_13", 0x000d4134},
	{"IME3_ERRTABLELSB_i_13", 0x000d4268},
	{"IME3_ERRTABLEMSB_i_13", 0x000d426c},
	{"IME3_PARAMETERSTACK_i_13", 0x000d40b4},
	{"IME3_PROGRAMBUFFER_m_13", 0x000d6034},
};
void omap4_regdump_ime3_icont_channel_13(void) {
	pr_info("ime3_icont_channel_13:\n");
	regdump(regdata_ime3_icont_channel_13, ARRAY_SIZE(regdata_ime3_icont_channel_13));
}

const struct reginfo regdata_ime3_icont_channel_14[] = {
	{"IME3_BMTABLELSB0_j_14", 0x000d4370},
	{"IME3_BMTABLELSB1_j_14", 0x000d43f0},
	{"IME3_BMTABLEMSB0_j_14", 0x000d4374},
	{"IME3_BMTABLEMSB1_j_14", 0x000d43f4},
	{"IME3_CURRENTBLOCK_l_14", 0x000d4138},
	{"IME3_ERRTABLELSB_i_14", 0x000d4270},
	{"IME3_ERRTABLEMSB_i_14", 0x000d4274},
	{"IME3_PARAMETERSTACK_i_14", 0x000d40b8},
	{"IME3_PROGRAMBUFFER_m_14", 0x000d6038},
};
void omap4_regdump_ime3_icont_channel_14(void) {
	pr_info("ime3_icont_channel_14:\n");
	regdump(regdata_ime3_icont_channel_14, ARRAY_SIZE(regdata_ime3_icont_channel_14));
}

const struct reginfo regdata_ime3_icont_channel_15[] = {
	{"IME3_BMTABLELSB0_j_15", 0x000d4378},
	{"IME3_BMTABLELSB1_j_15", 0x000d43f8},
	{"IME3_BMTABLEMSB0_j_15", 0x000d437c},
	{"IME3_BMTABLEMSB1_j_15", 0x000d43fc},
	{"IME3_CURRENTBLOCK_l_15", 0x000d413c},
	{"IME3_ERRTABLELSB_i_15", 0x000d4278},
	{"IME3_ERRTABLEMSB_i_15", 0x000d427c},
	{"IME3_PARAMETERSTACK_i_15", 0x000d40bc},
	{"IME3_PROGRAMBUFFER_m_15", 0x000d603c},
};
void omap4_regdump_ime3_icont_channel_15(void) {
	pr_info("ime3_icont_channel_15:\n");
	regdump(regdata_ime3_icont_channel_15, ARRAY_SIZE(regdata_ime3_icont_channel_15));
}

const struct reginfo regdata_ime3_icont_channel_16[] = {
	{"IME3_CURRENTBLOCK_l_16", 0x000d4140},
	{"IME3_ERRTABLELSB_i_16", 0x000d4280},
	{"IME3_ERRTABLEMSB_i_16", 0x000d4284},
	{"IME3_PARAMETERSTACK_i_16", 0x000d40c0},
	{"IME3_PROGRAMBUFFER_m_16", 0x000d6040},
};
void omap4_regdump_ime3_icont_channel_16(void) {
	pr_info("ime3_icont_channel_16:\n");
	regdump(regdata_ime3_icont_channel_16, ARRAY_SIZE(regdata_ime3_icont_channel_16));
}

const struct reginfo regdata_ime3_icont_channel_17[] = {
	{"IME3_CURRENTBLOCK_l_17", 0x000d4144},
	{"IME3_ERRTABLELSB_i_17", 0x000d4288},
	{"IME3_ERRTABLEMSB_i_17", 0x000d428c},
	{"IME3_PARAMETERSTACK_i_17", 0x000d40c4},
	{"IME3_PROGRAMBUFFER_m_17", 0x000d6044},
};
void omap4_regdump_ime3_icont_channel_17(void) {
	pr_info("ime3_icont_channel_17:\n");
	regdump(regdata_ime3_icont_channel_17, ARRAY_SIZE(regdata_ime3_icont_channel_17));
}

const struct reginfo regdata_ime3_icont_channel_18[] = {
	{"IME3_CURRENTBLOCK_l_18", 0x000d4148},
	{"IME3_ERRTABLELSB_i_18", 0x000d4290},
	{"IME3_ERRTABLEMSB_i_18", 0x000d4294},
	{"IME3_PARAMETERSTACK_i_18", 0x000d40c8},
	{"IME3_PROGRAMBUFFER_m_18", 0x000d6048},
};
void omap4_regdump_ime3_icont_channel_18(void) {
	pr_info("ime3_icont_channel_18:\n");
	regdump(regdata_ime3_icont_channel_18, ARRAY_SIZE(regdata_ime3_icont_channel_18));
}

const struct reginfo regdata_ime3_icont_channel_19[] = {
	{"IME3_CURRENTBLOCK_l_19", 0x000d414c},
	{"IME3_ERRTABLELSB_i_19", 0x000d4298},
	{"IME3_ERRTABLEMSB_i_19", 0x000d429c},
	{"IME3_PARAMETERSTACK_i_19", 0x000d40cc},
	{"IME3_PROGRAMBUFFER_m_19", 0x000d604c},
};
void omap4_regdump_ime3_icont_channel_19(void) {
	pr_info("ime3_icont_channel_19:\n");
	regdump(regdata_ime3_icont_channel_19, ARRAY_SIZE(regdata_ime3_icont_channel_19));
}

const struct reginfo regdata_ime3_icont_channel_20[] = {
	{"IME3_CURRENTBLOCK_l_20", 0x000d4150},
	{"IME3_ERRTABLELSB_i_20", 0x000d42a0},
	{"IME3_ERRTABLEMSB_i_20", 0x000d42a4},
	{"IME3_PARAMETERSTACK_i_20", 0x000d40d0},
	{"IME3_PROGRAMBUFFER_m_20", 0x000d6050},
};
void omap4_regdump_ime3_icont_channel_20(void) {
	pr_info("ime3_icont_channel_20:\n");
	regdump(regdata_ime3_icont_channel_20, ARRAY_SIZE(regdata_ime3_icont_channel_20));
}

const struct reginfo regdata_ime3_icont_channel_21[] = {
	{"IME3_CURRENTBLOCK_l_21", 0x000d4154},
	{"IME3_ERRTABLELSB_i_21", 0x000d42a8},
	{"IME3_ERRTABLEMSB_i_21", 0x000d42ac},
	{"IME3_PARAMETERSTACK_i_21", 0x000d40d4},
	{"IME3_PROGRAMBUFFER_m_21", 0x000d6054},
};
void omap4_regdump_ime3_icont_channel_21(void) {
	pr_info("ime3_icont_channel_21:\n");
	regdump(regdata_ime3_icont_channel_21, ARRAY_SIZE(regdata_ime3_icont_channel_21));
}

const struct reginfo regdata_ime3_icont_channel_22[] = {
	{"IME3_CURRENTBLOCK_l_22", 0x000d4158},
	{"IME3_ERRTABLELSB_i_22", 0x000d42b0},
	{"IME3_ERRTABLEMSB_i_22", 0x000d42b4},
	{"IME3_PARAMETERSTACK_i_22", 0x000d40d8},
	{"IME3_PROGRAMBUFFER_m_22", 0x000d6058},
};
void omap4_regdump_ime3_icont_channel_22(void) {
	pr_info("ime3_icont_channel_22:\n");
	regdump(regdata_ime3_icont_channel_22, ARRAY_SIZE(regdata_ime3_icont_channel_22));
}

const struct reginfo regdata_ime3_icont_channel_23[] = {
	{"IME3_CURRENTBLOCK_l_23", 0x000d415c},
	{"IME3_ERRTABLELSB_i_23", 0x000d42b8},
	{"IME3_ERRTABLEMSB_i_23", 0x000d42bc},
	{"IME3_PARAMETERSTACK_i_23", 0x000d40dc},
	{"IME3_PROGRAMBUFFER_m_23", 0x000d605c},
};
void omap4_regdump_ime3_icont_channel_23(void) {
	pr_info("ime3_icont_channel_23:\n");
	regdump(regdata_ime3_icont_channel_23, ARRAY_SIZE(regdata_ime3_icont_channel_23));
}

const struct reginfo regdata_ime3_icont_channel_24[] = {
	{"IME3_CURRENTBLOCK_l_24", 0x000d4160},
	{"IME3_ERRTABLELSB_i_24", 0x000d42c0},
	{"IME3_ERRTABLEMSB_i_24", 0x000d42c4},
	{"IME3_PARAMETERSTACK_i_24", 0x000d40e0},
	{"IME3_PROGRAMBUFFER_m_24", 0x000d6060},
};
void omap4_regdump_ime3_icont_channel_24(void) {
	pr_info("ime3_icont_channel_24:\n");
	regdump(regdata_ime3_icont_channel_24, ARRAY_SIZE(regdata_ime3_icont_channel_24));
}

const struct reginfo regdata_ime3_icont_channel_25[] = {
	{"IME3_CURRENTBLOCK_l_25", 0x000d4164},
	{"IME3_ERRTABLELSB_i_25", 0x000d42c8},
	{"IME3_ERRTABLEMSB_i_25", 0x000d42cc},
	{"IME3_PARAMETERSTACK_i_25", 0x000d40e4},
	{"IME3_PROGRAMBUFFER_m_25", 0x000d6064},
};
void omap4_regdump_ime3_icont_channel_25(void) {
	pr_info("ime3_icont_channel_25:\n");
	regdump(regdata_ime3_icont_channel_25, ARRAY_SIZE(regdata_ime3_icont_channel_25));
}

const struct reginfo regdata_ime3_icont_channel_26[] = {
	{"IME3_CURRENTBLOCK_l_26", 0x000d4168},
	{"IME3_ERRTABLELSB_i_26", 0x000d42d0},
	{"IME3_ERRTABLEMSB_i_26", 0x000d42d4},
	{"IME3_PARAMETERSTACK_i_26", 0x000d40e8},
	{"IME3_PROGRAMBUFFER_m_26", 0x000d6068},
};
void omap4_regdump_ime3_icont_channel_26(void) {
	pr_info("ime3_icont_channel_26:\n");
	regdump(regdata_ime3_icont_channel_26, ARRAY_SIZE(regdata_ime3_icont_channel_26));
}

const struct reginfo regdata_ime3_icont_channel_27[] = {
	{"IME3_CURRENTBLOCK_l_27", 0x000d416c},
	{"IME3_ERRTABLELSB_i_27", 0x000d42d8},
	{"IME3_ERRTABLEMSB_i_27", 0x000d42dc},
	{"IME3_PARAMETERSTACK_i_27", 0x000d40ec},
	{"IME3_PROGRAMBUFFER_m_27", 0x000d606c},
};
void omap4_regdump_ime3_icont_channel_27(void) {
	pr_info("ime3_icont_channel_27:\n");
	regdump(regdata_ime3_icont_channel_27, ARRAY_SIZE(regdata_ime3_icont_channel_27));
}

const struct reginfo regdata_ime3_icont_channel_28[] = {
	{"IME3_CURRENTBLOCK_l_28", 0x000d4170},
	{"IME3_ERRTABLELSB_i_28", 0x000d42e0},
	{"IME3_ERRTABLEMSB_i_28", 0x000d42e4},
	{"IME3_PARAMETERSTACK_i_28", 0x000d40f0},
	{"IME3_PROGRAMBUFFER_m_28", 0x000d6070},
};
void omap4_regdump_ime3_icont_channel_28(void) {
	pr_info("ime3_icont_channel_28:\n");
	regdump(regdata_ime3_icont_channel_28, ARRAY_SIZE(regdata_ime3_icont_channel_28));
}

const struct reginfo regdata_ime3_icont_channel_29[] = {
	{"IME3_CURRENTBLOCK_l_29", 0x000d4174},
	{"IME3_ERRTABLELSB_i_29", 0x000d42e8},
	{"IME3_ERRTABLEMSB_i_29", 0x000d42ec},
	{"IME3_PARAMETERSTACK_i_29", 0x000d40f4},
	{"IME3_PROGRAMBUFFER_m_29", 0x000d6074},
};
void omap4_regdump_ime3_icont_channel_29(void) {
	pr_info("ime3_icont_channel_29:\n");
	regdump(regdata_ime3_icont_channel_29, ARRAY_SIZE(regdata_ime3_icont_channel_29));
}

const struct reginfo regdata_ime3_icont_channel_30[] = {
	{"IME3_CURRENTBLOCK_l_30", 0x000d4178},
	{"IME3_ERRTABLELSB_i_30", 0x000d42f0},
	{"IME3_ERRTABLEMSB_i_30", 0x000d42f4},
	{"IME3_PARAMETERSTACK_i_30", 0x000d40f8},
	{"IME3_PROGRAMBUFFER_m_30", 0x000d6078},
};
void omap4_regdump_ime3_icont_channel_30(void) {
	pr_info("ime3_icont_channel_30:\n");
	regdump(regdata_ime3_icont_channel_30, ARRAY_SIZE(regdata_ime3_icont_channel_30));
}

const struct reginfo regdata_ime3_icont_channel_31[] = {
	{"IME3_CURRENTBLOCK_l_31", 0x000d417c},
	{"IME3_ERRTABLELSB_i_31", 0x000d42f8},
	{"IME3_ERRTABLEMSB_i_31", 0x000d42fc},
	{"IME3_PARAMETERSTACK_i_31", 0x000d40fc},
	{"IME3_PROGRAMBUFFER_m_31", 0x000d607c},
};
void omap4_regdump_ime3_icont_channel_31(void) {
	pr_info("ime3_icont_channel_31:\n");
	regdump(regdata_ime3_icont_channel_31, ARRAY_SIZE(regdata_ime3_icont_channel_31));
}

const struct reginfo regdata_ime3_icont_channel_32[] = {
	{"IME3_CURRENTBLOCK_l_32", 0x000d4180},
	{"IME3_PROGRAMBUFFER_m_32", 0x000d6080},
};
void omap4_regdump_ime3_icont_channel_32(void) {
	pr_info("ime3_icont_channel_32:\n");
	regdump(regdata_ime3_icont_channel_32, ARRAY_SIZE(regdata_ime3_icont_channel_32));
}

const struct reginfo regdata_ime3_icont_channel_33[] = {
	{"IME3_CURRENTBLOCK_l_33", 0x000d4184},
	{"IME3_PROGRAMBUFFER_m_33", 0x000d6084},
};
void omap4_regdump_ime3_icont_channel_33(void) {
	pr_info("ime3_icont_channel_33:\n");
	regdump(regdata_ime3_icont_channel_33, ARRAY_SIZE(regdata_ime3_icont_channel_33));
}

const struct reginfo regdata_ime3_icont_channel_34[] = {
	{"IME3_CURRENTBLOCK_l_34", 0x000d4188},
	{"IME3_PROGRAMBUFFER_m_34", 0x000d6088},
};
void omap4_regdump_ime3_icont_channel_34(void) {
	pr_info("ime3_icont_channel_34:\n");
	regdump(regdata_ime3_icont_channel_34, ARRAY_SIZE(regdata_ime3_icont_channel_34));
}

const struct reginfo regdata_ime3_icont_channel_35[] = {
	{"IME3_CURRENTBLOCK_l_35", 0x000d418c},
	{"IME3_PROGRAMBUFFER_m_35", 0x000d608c},
};
void omap4_regdump_ime3_icont_channel_35(void) {
	pr_info("ime3_icont_channel_35:\n");
	regdump(regdata_ime3_icont_channel_35, ARRAY_SIZE(regdata_ime3_icont_channel_35));
}

const struct reginfo regdata_ime3_icont_channel_36[] = {
	{"IME3_CURRENTBLOCK_l_36", 0x000d4190},
	{"IME3_PROGRAMBUFFER_m_36", 0x000d6090},
};
void omap4_regdump_ime3_icont_channel_36(void) {
	pr_info("ime3_icont_channel_36:\n");
	regdump(regdata_ime3_icont_channel_36, ARRAY_SIZE(regdata_ime3_icont_channel_36));
}

const struct reginfo regdata_ime3_icont_channel_37[] = {
	{"IME3_CURRENTBLOCK_l_37", 0x000d4194},
	{"IME3_PROGRAMBUFFER_m_37", 0x000d6094},
};
void omap4_regdump_ime3_icont_channel_37(void) {
	pr_info("ime3_icont_channel_37:\n");
	regdump(regdata_ime3_icont_channel_37, ARRAY_SIZE(regdata_ime3_icont_channel_37));
}

const struct reginfo regdata_ime3_icont_channel_38[] = {
	{"IME3_CURRENTBLOCK_l_38", 0x000d4198},
	{"IME3_PROGRAMBUFFER_m_38", 0x000d6098},
};
void omap4_regdump_ime3_icont_channel_38(void) {
	pr_info("ime3_icont_channel_38:\n");
	regdump(regdata_ime3_icont_channel_38, ARRAY_SIZE(regdata_ime3_icont_channel_38));
}

const struct reginfo regdata_ime3_icont_channel_39[] = {
	{"IME3_CURRENTBLOCK_l_39", 0x000d419c},
	{"IME3_PROGRAMBUFFER_m_39", 0x000d609c},
};
void omap4_regdump_ime3_icont_channel_39(void) {
	pr_info("ime3_icont_channel_39:\n");
	regdump(regdata_ime3_icont_channel_39, ARRAY_SIZE(regdata_ime3_icont_channel_39));
}

const struct reginfo regdata_ime3_icont_channel_40[] = {
	{"IME3_CURRENTBLOCK_l_40", 0x000d41a0},
	{"IME3_PROGRAMBUFFER_m_40", 0x000d60a0},
};
void omap4_regdump_ime3_icont_channel_40(void) {
	pr_info("ime3_icont_channel_40:\n");
	regdump(regdata_ime3_icont_channel_40, ARRAY_SIZE(regdata_ime3_icont_channel_40));
}

const struct reginfo regdata_ime3_icont_channel_41[] = {
	{"IME3_CURRENTBLOCK_l_41", 0x000d41a4},
	{"IME3_PROGRAMBUFFER_m_41", 0x000d60a4},
};
void omap4_regdump_ime3_icont_channel_41(void) {
	pr_info("ime3_icont_channel_41:\n");
	regdump(regdata_ime3_icont_channel_41, ARRAY_SIZE(regdata_ime3_icont_channel_41));
}

const struct reginfo regdata_ime3_icont_channel_42[] = {
	{"IME3_CURRENTBLOCK_l_42", 0x000d41a8},
	{"IME3_PROGRAMBUFFER_m_42", 0x000d60a8},
};
void omap4_regdump_ime3_icont_channel_42(void) {
	pr_info("ime3_icont_channel_42:\n");
	regdump(regdata_ime3_icont_channel_42, ARRAY_SIZE(regdata_ime3_icont_channel_42));
}

const struct reginfo regdata_ime3_icont_channel_43[] = {
	{"IME3_CURRENTBLOCK_l_43", 0x000d41ac},
	{"IME3_PROGRAMBUFFER_m_43", 0x000d60ac},
};
void omap4_regdump_ime3_icont_channel_43(void) {
	pr_info("ime3_icont_channel_43:\n");
	regdump(regdata_ime3_icont_channel_43, ARRAY_SIZE(regdata_ime3_icont_channel_43));
}

const struct reginfo regdata_ime3_icont_channel_44[] = {
	{"IME3_CURRENTBLOCK_l_44", 0x000d41b0},
	{"IME3_PROGRAMBUFFER_m_44", 0x000d60b0},
};
void omap4_regdump_ime3_icont_channel_44(void) {
	pr_info("ime3_icont_channel_44:\n");
	regdump(regdata_ime3_icont_channel_44, ARRAY_SIZE(regdata_ime3_icont_channel_44));
}

const struct reginfo regdata_ime3_icont_channel_45[] = {
	{"IME3_CURRENTBLOCK_l_45", 0x000d41b4},
	{"IME3_PROGRAMBUFFER_m_45", 0x000d60b4},
};
void omap4_regdump_ime3_icont_channel_45(void) {
	pr_info("ime3_icont_channel_45:\n");
	regdump(regdata_ime3_icont_channel_45, ARRAY_SIZE(regdata_ime3_icont_channel_45));
}

const struct reginfo regdata_ime3_icont_channel_46[] = {
	{"IME3_CURRENTBLOCK_l_46", 0x000d41b8},
	{"IME3_PROGRAMBUFFER_m_46", 0x000d60b8},
};
void omap4_regdump_ime3_icont_channel_46(void) {
	pr_info("ime3_icont_channel_46:\n");
	regdump(regdata_ime3_icont_channel_46, ARRAY_SIZE(regdata_ime3_icont_channel_46));
}

const struct reginfo regdata_ime3_icont_channel_47[] = {
	{"IME3_CURRENTBLOCK_l_47", 0x000d41bc},
	{"IME3_PROGRAMBUFFER_m_47", 0x000d60bc},
};
void omap4_regdump_ime3_icont_channel_47(void) {
	pr_info("ime3_icont_channel_47:\n");
	regdump(regdata_ime3_icont_channel_47, ARRAY_SIZE(regdata_ime3_icont_channel_47));
}

const struct reginfo regdata_ime3_icont_channel_48[] = {
	{"IME3_CURRENTBLOCK_l_48", 0x000d41c0},
	{"IME3_PROGRAMBUFFER_m_48", 0x000d60c0},
};
void omap4_regdump_ime3_icont_channel_48(void) {
	pr_info("ime3_icont_channel_48:\n");
	regdump(regdata_ime3_icont_channel_48, ARRAY_SIZE(regdata_ime3_icont_channel_48));
}

const struct reginfo regdata_ime3_icont_channel_49[] = {
	{"IME3_CURRENTBLOCK_l_49", 0x000d41c4},
	{"IME3_PROGRAMBUFFER_m_49", 0x000d60c4},
};
void omap4_regdump_ime3_icont_channel_49(void) {
	pr_info("ime3_icont_channel_49:\n");
	regdump(regdata_ime3_icont_channel_49, ARRAY_SIZE(regdata_ime3_icont_channel_49));
}

const struct reginfo regdata_ime3_icont_channel_50[] = {
	{"IME3_CURRENTBLOCK_l_50", 0x000d41c8},
	{"IME3_PROGRAMBUFFER_m_50", 0x000d60c8},
};
void omap4_regdump_ime3_icont_channel_50(void) {
	pr_info("ime3_icont_channel_50:\n");
	regdump(regdata_ime3_icont_channel_50, ARRAY_SIZE(regdata_ime3_icont_channel_50));
}

const struct reginfo regdata_ime3_icont_channel_51[] = {
	{"IME3_CURRENTBLOCK_l_51", 0x000d41cc},
	{"IME3_PROGRAMBUFFER_m_51", 0x000d60cc},
};
void omap4_regdump_ime3_icont_channel_51(void) {
	pr_info("ime3_icont_channel_51:\n");
	regdump(regdata_ime3_icont_channel_51, ARRAY_SIZE(regdata_ime3_icont_channel_51));
}

const struct reginfo regdata_ime3_icont_channel_52[] = {
	{"IME3_CURRENTBLOCK_l_52", 0x000d41d0},
	{"IME3_PROGRAMBUFFER_m_52", 0x000d60d0},
};
void omap4_regdump_ime3_icont_channel_52(void) {
	pr_info("ime3_icont_channel_52:\n");
	regdump(regdata_ime3_icont_channel_52, ARRAY_SIZE(regdata_ime3_icont_channel_52));
}

const struct reginfo regdata_ime3_icont_channel_53[] = {
	{"IME3_CURRENTBLOCK_l_53", 0x000d41d4},
	{"IME3_PROGRAMBUFFER_m_53", 0x000d60d4},
};
void omap4_regdump_ime3_icont_channel_53(void) {
	pr_info("ime3_icont_channel_53:\n");
	regdump(regdata_ime3_icont_channel_53, ARRAY_SIZE(regdata_ime3_icont_channel_53));
}

const struct reginfo regdata_ime3_icont_channel_54[] = {
	{"IME3_CURRENTBLOCK_l_54", 0x000d41d8},
	{"IME3_PROGRAMBUFFER_m_54", 0x000d60d8},
};
void omap4_regdump_ime3_icont_channel_54(void) {
	pr_info("ime3_icont_channel_54:\n");
	regdump(regdata_ime3_icont_channel_54, ARRAY_SIZE(regdata_ime3_icont_channel_54));
}

const struct reginfo regdata_ime3_icont_channel_55[] = {
	{"IME3_CURRENTBLOCK_l_55", 0x000d41dc},
	{"IME3_PROGRAMBUFFER_m_55", 0x000d60dc},
};
void omap4_regdump_ime3_icont_channel_55(void) {
	pr_info("ime3_icont_channel_55:\n");
	regdump(regdata_ime3_icont_channel_55, ARRAY_SIZE(regdata_ime3_icont_channel_55));
}

const struct reginfo regdata_ime3_icont_channel_56[] = {
	{"IME3_CURRENTBLOCK_l_56", 0x000d41e0},
	{"IME3_PROGRAMBUFFER_m_56", 0x000d60e0},
};
void omap4_regdump_ime3_icont_channel_56(void) {
	pr_info("ime3_icont_channel_56:\n");
	regdump(regdata_ime3_icont_channel_56, ARRAY_SIZE(regdata_ime3_icont_channel_56));
}

const struct reginfo regdata_ime3_icont_channel_57[] = {
	{"IME3_CURRENTBLOCK_l_57", 0x000d41e4},
	{"IME3_PROGRAMBUFFER_m_57", 0x000d60e4},
};
void omap4_regdump_ime3_icont_channel_57(void) {
	pr_info("ime3_icont_channel_57:\n");
	regdump(regdata_ime3_icont_channel_57, ARRAY_SIZE(regdata_ime3_icont_channel_57));
}

const struct reginfo regdata_ime3_icont_channel_58[] = {
	{"IME3_CURRENTBLOCK_l_58", 0x000d41e8},
	{"IME3_PROGRAMBUFFER_m_58", 0x000d60e8},
};
void omap4_regdump_ime3_icont_channel_58(void) {
	pr_info("ime3_icont_channel_58:\n");
	regdump(regdata_ime3_icont_channel_58, ARRAY_SIZE(regdata_ime3_icont_channel_58));
}

const struct reginfo regdata_ime3_icont_channel_59[] = {
	{"IME3_CURRENTBLOCK_l_59", 0x000d41ec},
	{"IME3_PROGRAMBUFFER_m_59", 0x000d60ec},
};
void omap4_regdump_ime3_icont_channel_59(void) {
	pr_info("ime3_icont_channel_59:\n");
	regdump(regdata_ime3_icont_channel_59, ARRAY_SIZE(regdata_ime3_icont_channel_59));
}

const struct reginfo regdata_ime3_icont_channel_60[] = {
	{"IME3_CURRENTBLOCK_l_60", 0x000d41f0},
	{"IME3_PROGRAMBUFFER_m_60", 0x000d60f0},
};
void omap4_regdump_ime3_icont_channel_60(void) {
	pr_info("ime3_icont_channel_60:\n");
	regdump(regdata_ime3_icont_channel_60, ARRAY_SIZE(regdata_ime3_icont_channel_60));
}

const struct reginfo regdata_ime3_icont_channel_61[] = {
	{"IME3_CURRENTBLOCK_l_61", 0x000d41f4},
	{"IME3_PROGRAMBUFFER_m_61", 0x000d60f4},
};
void omap4_regdump_ime3_icont_channel_61(void) {
	pr_info("ime3_icont_channel_61:\n");
	regdump(regdata_ime3_icont_channel_61, ARRAY_SIZE(regdata_ime3_icont_channel_61));
}

const struct reginfo regdata_ime3_icont_channel_62[] = {
	{"IME3_CURRENTBLOCK_l_62", 0x000d41f8},
	{"IME3_PROGRAMBUFFER_m_62", 0x000d60f8},
};
void omap4_regdump_ime3_icont_channel_62(void) {
	pr_info("ime3_icont_channel_62:\n");
	regdump(regdata_ime3_icont_channel_62, ARRAY_SIZE(regdata_ime3_icont_channel_62));
}

const struct reginfo regdata_ime3_icont_channel_63[] = {
	{"IME3_CURRENTBLOCK_l_63", 0x000d41fc},
	{"IME3_PROGRAMBUFFER_m_63", 0x000d60fc},
	{"IME3_PROGRAMBUFFER_m_64", 0x000d6100},
	{"IME3_PROGRAMBUFFER_m_65", 0x000d6104},
	{"IME3_PROGRAMBUFFER_m_66", 0x000d6108},
	{"IME3_PROGRAMBUFFER_m_67", 0x000d610c},
	{"IME3_PROGRAMBUFFER_m_68", 0x000d6110},
	{"IME3_PROGRAMBUFFER_m_69", 0x000d6114},
	{"IME3_PROGRAMBUFFER_m_70", 0x000d6118},
	{"IME3_PROGRAMBUFFER_m_71", 0x000d611c},
	{"IME3_PROGRAMBUFFER_m_72", 0x000d6120},
	{"IME3_PROGRAMBUFFER_m_73", 0x000d6124},
	{"IME3_PROGRAMBUFFER_m_74", 0x000d6128},
	{"IME3_PROGRAMBUFFER_m_75", 0x000d612c},
	{"IME3_PROGRAMBUFFER_m_76", 0x000d6130},
	{"IME3_PROGRAMBUFFER_m_77", 0x000d6134},
	{"IME3_PROGRAMBUFFER_m_78", 0x000d6138},
	{"IME3_PROGRAMBUFFER_m_79", 0x000d613c},
	{"IME3_PROGRAMBUFFER_m_80", 0x000d6140},
	{"IME3_PROGRAMBUFFER_m_81", 0x000d6144},
	{"IME3_PROGRAMBUFFER_m_82", 0x000d6148},
	{"IME3_PROGRAMBUFFER_m_83", 0x000d614c},
	{"IME3_PROGRAMBUFFER_m_84", 0x000d6150},
	{"IME3_PROGRAMBUFFER_m_85", 0x000d6154},
	{"IME3_PROGRAMBUFFER_m_86", 0x000d6158},
	{"IME3_PROGRAMBUFFER_m_87", 0x000d615c},
	{"IME3_PROGRAMBUFFER_m_88", 0x000d6160},
	{"IME3_PROGRAMBUFFER_m_89", 0x000d6164},
	{"IME3_PROGRAMBUFFER_m_90", 0x000d6168},
	{"IME3_PROGRAMBUFFER_m_91", 0x000d616c},
	{"IME3_PROGRAMBUFFER_m_92", 0x000d6170},
	{"IME3_PROGRAMBUFFER_m_93", 0x000d6174},
	{"IME3_PROGRAMBUFFER_m_94", 0x000d6178},
	{"IME3_PROGRAMBUFFER_m_95", 0x000d617c},
	{"IME3_PROGRAMBUFFER_m_96", 0x000d6180},
	{"IME3_PROGRAMBUFFER_m_97", 0x000d6184},
	{"IME3_PROGRAMBUFFER_m_98", 0x000d6188},
	{"IME3_PROGRAMBUFFER_m_99", 0x000d618c},
	{"IME3_PROGRAMBUFFER_m_100", 0x000d6190},
	{"IME3_PROGRAMBUFFER_m_101", 0x000d6194},
	{"IME3_PROGRAMBUFFER_m_102", 0x000d6198},
	{"IME3_PROGRAMBUFFER_m_103", 0x000d619c},
	{"IME3_PROGRAMBUFFER_m_104", 0x000d61a0},
	{"IME3_PROGRAMBUFFER_m_105", 0x000d61a4},
	{"IME3_PROGRAMBUFFER_m_106", 0x000d61a8},
	{"IME3_PROGRAMBUFFER_m_107", 0x000d61ac},
	{"IME3_PROGRAMBUFFER_m_108", 0x000d61b0},
	{"IME3_PROGRAMBUFFER_m_109", 0x000d61b4},
	{"IME3_PROGRAMBUFFER_m_110", 0x000d61b8},
	{"IME3_PROGRAMBUFFER_m_111", 0x000d61bc},
	{"IME3_PROGRAMBUFFER_m_112", 0x000d61c0},
	{"IME3_PROGRAMBUFFER_m_113", 0x000d61c4},
	{"IME3_PROGRAMBUFFER_m_114", 0x000d61c8},
	{"IME3_PROGRAMBUFFER_m_115", 0x000d61cc},
	{"IME3_PROGRAMBUFFER_m_116", 0x000d61d0},
	{"IME3_PROGRAMBUFFER_m_117", 0x000d61d4},
	{"IME3_PROGRAMBUFFER_m_118", 0x000d61d8},
	{"IME3_PROGRAMBUFFER_m_119", 0x000d61dc},
	{"IME3_PROGRAMBUFFER_m_120", 0x000d61e0},
	{"IME3_PROGRAMBUFFER_m_121", 0x000d61e4},
	{"IME3_PROGRAMBUFFER_m_122", 0x000d61e8},
	{"IME3_PROGRAMBUFFER_m_123", 0x000d61ec},
	{"IME3_PROGRAMBUFFER_m_124", 0x000d61f0},
	{"IME3_PROGRAMBUFFER_m_125", 0x000d61f4},
	{"IME3_PROGRAMBUFFER_m_126", 0x000d61f8},
	{"IME3_PROGRAMBUFFER_m_127", 0x000d61fc},
	{"IME3_PROGRAMBUFFER_m_128", 0x000d6200},
	{"IME3_PROGRAMBUFFER_m_129", 0x000d6204},
	{"IME3_PROGRAMBUFFER_m_130", 0x000d6208},
	{"IME3_PROGRAMBUFFER_m_131", 0x000d620c},
	{"IME3_PROGRAMBUFFER_m_132", 0x000d6210},
	{"IME3_PROGRAMBUFFER_m_133", 0x000d6214},
	{"IME3_PROGRAMBUFFER_m_134", 0x000d6218},
	{"IME3_PROGRAMBUFFER_m_135", 0x000d621c},
	{"IME3_PROGRAMBUFFER_m_136", 0x000d6220},
	{"IME3_PROGRAMBUFFER_m_137", 0x000d6224},
	{"IME3_PROGRAMBUFFER_m_138", 0x000d6228},
	{"IME3_PROGRAMBUFFER_m_139", 0x000d622c},
	{"IME3_PROGRAMBUFFER_m_140", 0x000d6230},
	{"IME3_PROGRAMBUFFER_m_141", 0x000d6234},
	{"IME3_PROGRAMBUFFER_m_142", 0x000d6238},
	{"IME3_PROGRAMBUFFER_m_143", 0x000d623c},
	{"IME3_PROGRAMBUFFER_m_144", 0x000d6240},
	{"IME3_PROGRAMBUFFER_m_145", 0x000d6244},
	{"IME3_PROGRAMBUFFER_m_146", 0x000d6248},
	{"IME3_PROGRAMBUFFER_m_147", 0x000d624c},
	{"IME3_PROGRAMBUFFER_m_148", 0x000d6250},
	{"IME3_PROGRAMBUFFER_m_149", 0x000d6254},
	{"IME3_PROGRAMBUFFER_m_150", 0x000d6258},
	{"IME3_PROGRAMBUFFER_m_151", 0x000d625c},
	{"IME3_PROGRAMBUFFER_m_152", 0x000d6260},
	{"IME3_PROGRAMBUFFER_m_153", 0x000d6264},
	{"IME3_PROGRAMBUFFER_m_154", 0x000d6268},
	{"IME3_PROGRAMBUFFER_m_155", 0x000d626c},
	{"IME3_PROGRAMBUFFER_m_156", 0x000d6270},
	{"IME3_PROGRAMBUFFER_m_157", 0x000d6274},
	{"IME3_PROGRAMBUFFER_m_158", 0x000d6278},
	{"IME3_PROGRAMBUFFER_m_159", 0x000d627c},
	{"IME3_PROGRAMBUFFER_m_160", 0x000d6280},
	{"IME3_PROGRAMBUFFER_m_161", 0x000d6284},
	{"IME3_PROGRAMBUFFER_m_162", 0x000d6288},
	{"IME3_PROGRAMBUFFER_m_163", 0x000d628c},
	{"IME3_PROGRAMBUFFER_m_164", 0x000d6290},
	{"IME3_PROGRAMBUFFER_m_165", 0x000d6294},
	{"IME3_PROGRAMBUFFER_m_166", 0x000d6298},
	{"IME3_PROGRAMBUFFER_m_167", 0x000d629c},
	{"IME3_PROGRAMBUFFER_m_168", 0x000d62a0},
	{"IME3_PROGRAMBUFFER_m_169", 0x000d62a4},
	{"IME3_PROGRAMBUFFER_m_170", 0x000d62a8},
	{"IME3_PROGRAMBUFFER_m_171", 0x000d62ac},
	{"IME3_PROGRAMBUFFER_m_172", 0x000d62b0},
	{"IME3_PROGRAMBUFFER_m_173", 0x000d62b4},
	{"IME3_PROGRAMBUFFER_m_174", 0x000d62b8},
	{"IME3_PROGRAMBUFFER_m_175", 0x000d62bc},
	{"IME3_PROGRAMBUFFER_m_176", 0x000d62c0},
	{"IME3_PROGRAMBUFFER_m_177", 0x000d62c4},
	{"IME3_PROGRAMBUFFER_m_178", 0x000d62c8},
	{"IME3_PROGRAMBUFFER_m_179", 0x000d62cc},
	{"IME3_PROGRAMBUFFER_m_180", 0x000d62d0},
	{"IME3_PROGRAMBUFFER_m_181", 0x000d62d4},
	{"IME3_PROGRAMBUFFER_m_182", 0x000d62d8},
	{"IME3_PROGRAMBUFFER_m_183", 0x000d62dc},
	{"IME3_PROGRAMBUFFER_m_184", 0x000d62e0},
	{"IME3_PROGRAMBUFFER_m_185", 0x000d62e4},
	{"IME3_PROGRAMBUFFER_m_186", 0x000d62e8},
	{"IME3_PROGRAMBUFFER_m_187", 0x000d62ec},
	{"IME3_PROGRAMBUFFER_m_188", 0x000d62f0},
	{"IME3_PROGRAMBUFFER_m_189", 0x000d62f4},
	{"IME3_PROGRAMBUFFER_m_190", 0x000d62f8},
	{"IME3_PROGRAMBUFFER_m_191", 0x000d62fc},
	{"IME3_PROGRAMBUFFER_m_192", 0x000d6300},
	{"IME3_PROGRAMBUFFER_m_193", 0x000d6304},
	{"IME3_PROGRAMBUFFER_m_194", 0x000d6308},
	{"IME3_PROGRAMBUFFER_m_195", 0x000d630c},
	{"IME3_PROGRAMBUFFER_m_196", 0x000d6310},
	{"IME3_PROGRAMBUFFER_m_197", 0x000d6314},
	{"IME3_PROGRAMBUFFER_m_198", 0x000d6318},
	{"IME3_PROGRAMBUFFER_m_199", 0x000d631c},
	{"IME3_PROGRAMBUFFER_m_200", 0x000d6320},
	{"IME3_PROGRAMBUFFER_m_201", 0x000d6324},
	{"IME3_PROGRAMBUFFER_m_202", 0x000d6328},
	{"IME3_PROGRAMBUFFER_m_203", 0x000d632c},
	{"IME3_PROGRAMBUFFER_m_204", 0x000d6330},
	{"IME3_PROGRAMBUFFER_m_205", 0x000d6334},
	{"IME3_PROGRAMBUFFER_m_206", 0x000d6338},
	{"IME3_PROGRAMBUFFER_m_207", 0x000d633c},
	{"IME3_PROGRAMBUFFER_m_208", 0x000d6340},
	{"IME3_PROGRAMBUFFER_m_209", 0x000d6344},
	{"IME3_PROGRAMBUFFER_m_210", 0x000d6348},
	{"IME3_PROGRAMBUFFER_m_211", 0x000d634c},
	{"IME3_PROGRAMBUFFER_m_212", 0x000d6350},
	{"IME3_PROGRAMBUFFER_m_213", 0x000d6354},
	{"IME3_PROGRAMBUFFER_m_214", 0x000d6358},
	{"IME3_PROGRAMBUFFER_m_215", 0x000d635c},
	{"IME3_PROGRAMBUFFER_m_216", 0x000d6360},
	{"IME3_PROGRAMBUFFER_m_217", 0x000d6364},
	{"IME3_PROGRAMBUFFER_m_218", 0x000d6368},
	{"IME3_PROGRAMBUFFER_m_219", 0x000d636c},
	{"IME3_PROGRAMBUFFER_m_220", 0x000d6370},
	{"IME3_PROGRAMBUFFER_m_221", 0x000d6374},
	{"IME3_PROGRAMBUFFER_m_222", 0x000d6378},
	{"IME3_PROGRAMBUFFER_m_223", 0x000d637c},
	{"IME3_PROGRAMBUFFER_m_224", 0x000d6380},
	{"IME3_PROGRAMBUFFER_m_225", 0x000d6384},
	{"IME3_PROGRAMBUFFER_m_226", 0x000d6388},
	{"IME3_PROGRAMBUFFER_m_227", 0x000d638c},
	{"IME3_PROGRAMBUFFER_m_228", 0x000d6390},
	{"IME3_PROGRAMBUFFER_m_229", 0x000d6394},
	{"IME3_PROGRAMBUFFER_m_230", 0x000d6398},
	{"IME3_PROGRAMBUFFER_m_231", 0x000d639c},
	{"IME3_PROGRAMBUFFER_m_232", 0x000d63a0},
	{"IME3_PROGRAMBUFFER_m_233", 0x000d63a4},
	{"IME3_PROGRAMBUFFER_m_234", 0x000d63a8},
	{"IME3_PROGRAMBUFFER_m_235", 0x000d63ac},
	{"IME3_PROGRAMBUFFER_m_236", 0x000d63b0},
	{"IME3_PROGRAMBUFFER_m_237", 0x000d63b4},
	{"IME3_PROGRAMBUFFER_m_238", 0x000d63b8},
	{"IME3_PROGRAMBUFFER_m_239", 0x000d63bc},
	{"IME3_PROGRAMBUFFER_m_240", 0x000d63c0},
	{"IME3_PROGRAMBUFFER_m_241", 0x000d63c4},
	{"IME3_PROGRAMBUFFER_m_242", 0x000d63c8},
	{"IME3_PROGRAMBUFFER_m_243", 0x000d63cc},
	{"IME3_PROGRAMBUFFER_m_244", 0x000d63d0},
	{"IME3_PROGRAMBUFFER_m_245", 0x000d63d4},
	{"IME3_PROGRAMBUFFER_m_246", 0x000d63d8},
	{"IME3_PROGRAMBUFFER_m_247", 0x000d63dc},
	{"IME3_PROGRAMBUFFER_m_248", 0x000d63e0},
	{"IME3_PROGRAMBUFFER_m_249", 0x000d63e4},
	{"IME3_PROGRAMBUFFER_m_250", 0x000d63e8},
	{"IME3_PROGRAMBUFFER_m_251", 0x000d63ec},
	{"IME3_PROGRAMBUFFER_m_252", 0x000d63f0},
	{"IME3_PROGRAMBUFFER_m_253", 0x000d63f4},
	{"IME3_PROGRAMBUFFER_m_254", 0x000d63f8},
	{"IME3_PROGRAMBUFFER_m_255", 0x000d63fc},
	{"IME3_PROGRAMBUFFER_m_256", 0x000d6400},
	{"IME3_PROGRAMBUFFER_m_257", 0x000d6404},
	{"IME3_PROGRAMBUFFER_m_258", 0x000d6408},
	{"IME3_PROGRAMBUFFER_m_259", 0x000d640c},
	{"IME3_PROGRAMBUFFER_m_260", 0x000d6410},
	{"IME3_PROGRAMBUFFER_m_261", 0x000d6414},
	{"IME3_PROGRAMBUFFER_m_262", 0x000d6418},
	{"IME3_PROGRAMBUFFER_m_263", 0x000d641c},
	{"IME3_PROGRAMBUFFER_m_264", 0x000d6420},
	{"IME3_PROGRAMBUFFER_m_265", 0x000d6424},
	{"IME3_PROGRAMBUFFER_m_266", 0x000d6428},
	{"IME3_PROGRAMBUFFER_m_267", 0x000d642c},
	{"IME3_PROGRAMBUFFER_m_268", 0x000d6430},
	{"IME3_PROGRAMBUFFER_m_269", 0x000d6434},
	{"IME3_PROGRAMBUFFER_m_270", 0x000d6438},
	{"IME3_PROGRAMBUFFER_m_271", 0x000d643c},
	{"IME3_PROGRAMBUFFER_m_272", 0x000d6440},
	{"IME3_PROGRAMBUFFER_m_273", 0x000d6444},
	{"IME3_PROGRAMBUFFER_m_274", 0x000d6448},
	{"IME3_PROGRAMBUFFER_m_275", 0x000d644c},
	{"IME3_PROGRAMBUFFER_m_276", 0x000d6450},
	{"IME3_PROGRAMBUFFER_m_277", 0x000d6454},
	{"IME3_PROGRAMBUFFER_m_278", 0x000d6458},
	{"IME3_PROGRAMBUFFER_m_279", 0x000d645c},
	{"IME3_PROGRAMBUFFER_m_280", 0x000d6460},
	{"IME3_PROGRAMBUFFER_m_281", 0x000d6464},
	{"IME3_PROGRAMBUFFER_m_282", 0x000d6468},
	{"IME3_PROGRAMBUFFER_m_283", 0x000d646c},
	{"IME3_PROGRAMBUFFER_m_284", 0x000d6470},
	{"IME3_PROGRAMBUFFER_m_285", 0x000d6474},
	{"IME3_PROGRAMBUFFER_m_286", 0x000d6478},
	{"IME3_PROGRAMBUFFER_m_287", 0x000d647c},
	{"IME3_PROGRAMBUFFER_m_288", 0x000d6480},
	{"IME3_PROGRAMBUFFER_m_289", 0x000d6484},
	{"IME3_PROGRAMBUFFER_m_290", 0x000d6488},
	{"IME3_PROGRAMBUFFER_m_291", 0x000d648c},
	{"IME3_PROGRAMBUFFER_m_292", 0x000d6490},
	{"IME3_PROGRAMBUFFER_m_293", 0x000d6494},
	{"IME3_PROGRAMBUFFER_m_294", 0x000d6498},
	{"IME3_PROGRAMBUFFER_m_295", 0x000d649c},
	{"IME3_PROGRAMBUFFER_m_296", 0x000d64a0},
	{"IME3_PROGRAMBUFFER_m_297", 0x000d64a4},
	{"IME3_PROGRAMBUFFER_m_298", 0x000d64a8},
	{"IME3_PROGRAMBUFFER_m_299", 0x000d64ac},
	{"IME3_PROGRAMBUFFER_m_300", 0x000d64b0},
	{"IME3_PROGRAMBUFFER_m_301", 0x000d64b4},
	{"IME3_PROGRAMBUFFER_m_302", 0x000d64b8},
	{"IME3_PROGRAMBUFFER_m_303", 0x000d64bc},
	{"IME3_PROGRAMBUFFER_m_304", 0x000d64c0},
	{"IME3_PROGRAMBUFFER_m_305", 0x000d64c4},
	{"IME3_PROGRAMBUFFER_m_306", 0x000d64c8},
	{"IME3_PROGRAMBUFFER_m_307", 0x000d64cc},
	{"IME3_PROGRAMBUFFER_m_308", 0x000d64d0},
	{"IME3_PROGRAMBUFFER_m_309", 0x000d64d4},
	{"IME3_PROGRAMBUFFER_m_310", 0x000d64d8},
	{"IME3_PROGRAMBUFFER_m_311", 0x000d64dc},
	{"IME3_PROGRAMBUFFER_m_312", 0x000d64e0},
	{"IME3_PROGRAMBUFFER_m_313", 0x000d64e4},
	{"IME3_PROGRAMBUFFER_m_314", 0x000d64e8},
	{"IME3_PROGRAMBUFFER_m_315", 0x000d64ec},
	{"IME3_PROGRAMBUFFER_m_316", 0x000d64f0},
	{"IME3_PROGRAMBUFFER_m_317", 0x000d64f4},
	{"IME3_PROGRAMBUFFER_m_318", 0x000d64f8},
	{"IME3_PROGRAMBUFFER_m_319", 0x000d64fc},
	{"IME3_PROGRAMBUFFER_m_320", 0x000d6500},
	{"IME3_PROGRAMBUFFER_m_321", 0x000d6504},
	{"IME3_PROGRAMBUFFER_m_322", 0x000d6508},
	{"IME3_PROGRAMBUFFER_m_323", 0x000d650c},
	{"IME3_PROGRAMBUFFER_m_324", 0x000d6510},
	{"IME3_PROGRAMBUFFER_m_325", 0x000d6514},
	{"IME3_PROGRAMBUFFER_m_326", 0x000d6518},
	{"IME3_PROGRAMBUFFER_m_327", 0x000d651c},
	{"IME3_PROGRAMBUFFER_m_328", 0x000d6520},
	{"IME3_PROGRAMBUFFER_m_329", 0x000d6524},
	{"IME3_PROGRAMBUFFER_m_330", 0x000d6528},
	{"IME3_PROGRAMBUFFER_m_331", 0x000d652c},
	{"IME3_PROGRAMBUFFER_m_332", 0x000d6530},
	{"IME3_PROGRAMBUFFER_m_333", 0x000d6534},
	{"IME3_PROGRAMBUFFER_m_334", 0x000d6538},
	{"IME3_PROGRAMBUFFER_m_335", 0x000d653c},
	{"IME3_PROGRAMBUFFER_m_336", 0x000d6540},
	{"IME3_PROGRAMBUFFER_m_337", 0x000d6544},
	{"IME3_PROGRAMBUFFER_m_338", 0x000d6548},
	{"IME3_PROGRAMBUFFER_m_339", 0x000d654c},
	{"IME3_PROGRAMBUFFER_m_340", 0x000d6550},
	{"IME3_PROGRAMBUFFER_m_341", 0x000d6554},
	{"IME3_PROGRAMBUFFER_m_342", 0x000d6558},
	{"IME3_PROGRAMBUFFER_m_343", 0x000d655c},
	{"IME3_PROGRAMBUFFER_m_344", 0x000d6560},
	{"IME3_PROGRAMBUFFER_m_345", 0x000d6564},
	{"IME3_PROGRAMBUFFER_m_346", 0x000d6568},
	{"IME3_PROGRAMBUFFER_m_347", 0x000d656c},
	{"IME3_PROGRAMBUFFER_m_348", 0x000d6570},
	{"IME3_PROGRAMBUFFER_m_349", 0x000d6574},
	{"IME3_PROGRAMBUFFER_m_350", 0x000d6578},
	{"IME3_PROGRAMBUFFER_m_351", 0x000d657c},
	{"IME3_PROGRAMBUFFER_m_352", 0x000d6580},
	{"IME3_PROGRAMBUFFER_m_353", 0x000d6584},
	{"IME3_PROGRAMBUFFER_m_354", 0x000d6588},
	{"IME3_PROGRAMBUFFER_m_355", 0x000d658c},
	{"IME3_PROGRAMBUFFER_m_356", 0x000d6590},
	{"IME3_PROGRAMBUFFER_m_357", 0x000d6594},
	{"IME3_PROGRAMBUFFER_m_358", 0x000d6598},
	{"IME3_PROGRAMBUFFER_m_359", 0x000d659c},
	{"IME3_PROGRAMBUFFER_m_360", 0x000d65a0},
	{"IME3_PROGRAMBUFFER_m_361", 0x000d65a4},
	{"IME3_PROGRAMBUFFER_m_362", 0x000d65a8},
	{"IME3_PROGRAMBUFFER_m_363", 0x000d65ac},
	{"IME3_PROGRAMBUFFER_m_364", 0x000d65b0},
	{"IME3_PROGRAMBUFFER_m_365", 0x000d65b4},
	{"IME3_PROGRAMBUFFER_m_366", 0x000d65b8},
	{"IME3_PROGRAMBUFFER_m_367", 0x000d65bc},
	{"IME3_PROGRAMBUFFER_m_368", 0x000d65c0},
	{"IME3_PROGRAMBUFFER_m_369", 0x000d65c4},
	{"IME3_PROGRAMBUFFER_m_370", 0x000d65c8},
	{"IME3_PROGRAMBUFFER_m_371", 0x000d65cc},
	{"IME3_PROGRAMBUFFER_m_372", 0x000d65d0},
	{"IME3_PROGRAMBUFFER_m_373", 0x000d65d4},
	{"IME3_PROGRAMBUFFER_m_374", 0x000d65d8},
	{"IME3_PROGRAMBUFFER_m_375", 0x000d65dc},
	{"IME3_PROGRAMBUFFER_m_376", 0x000d65e0},
	{"IME3_PROGRAMBUFFER_m_377", 0x000d65e4},
	{"IME3_PROGRAMBUFFER_m_378", 0x000d65e8},
	{"IME3_PROGRAMBUFFER_m_379", 0x000d65ec},
	{"IME3_PROGRAMBUFFER_m_380", 0x000d65f0},
	{"IME3_PROGRAMBUFFER_m_381", 0x000d65f4},
	{"IME3_PROGRAMBUFFER_m_382", 0x000d65f8},
	{"IME3_PROGRAMBUFFER_m_383", 0x000d65fc},
	{"IME3_PROGRAMBUFFER_m_384", 0x000d6600},
	{"IME3_PROGRAMBUFFER_m_385", 0x000d6604},
	{"IME3_PROGRAMBUFFER_m_386", 0x000d6608},
	{"IME3_PROGRAMBUFFER_m_387", 0x000d660c},
	{"IME3_PROGRAMBUFFER_m_388", 0x000d6610},
	{"IME3_PROGRAMBUFFER_m_389", 0x000d6614},
	{"IME3_PROGRAMBUFFER_m_390", 0x000d6618},
	{"IME3_PROGRAMBUFFER_m_391", 0x000d661c},
	{"IME3_PROGRAMBUFFER_m_392", 0x000d6620},
	{"IME3_PROGRAMBUFFER_m_393", 0x000d6624},
	{"IME3_PROGRAMBUFFER_m_394", 0x000d6628},
	{"IME3_PROGRAMBUFFER_m_395", 0x000d662c},
	{"IME3_PROGRAMBUFFER_m_396", 0x000d6630},
	{"IME3_PROGRAMBUFFER_m_397", 0x000d6634},
	{"IME3_PROGRAMBUFFER_m_398", 0x000d6638},
	{"IME3_PROGRAMBUFFER_m_399", 0x000d663c},
	{"IME3_PROGRAMBUFFER_m_400", 0x000d6640},
	{"IME3_PROGRAMBUFFER_m_401", 0x000d6644},
	{"IME3_PROGRAMBUFFER_m_402", 0x000d6648},
	{"IME3_PROGRAMBUFFER_m_403", 0x000d664c},
	{"IME3_PROGRAMBUFFER_m_404", 0x000d6650},
	{"IME3_PROGRAMBUFFER_m_405", 0x000d6654},
	{"IME3_PROGRAMBUFFER_m_406", 0x000d6658},
	{"IME3_PROGRAMBUFFER_m_407", 0x000d665c},
	{"IME3_PROGRAMBUFFER_m_408", 0x000d6660},
	{"IME3_PROGRAMBUFFER_m_409", 0x000d6664},
	{"IME3_PROGRAMBUFFER_m_410", 0x000d6668},
	{"IME3_PROGRAMBUFFER_m_411", 0x000d666c},
	{"IME3_PROGRAMBUFFER_m_412", 0x000d6670},
	{"IME3_PROGRAMBUFFER_m_413", 0x000d6674},
	{"IME3_PROGRAMBUFFER_m_414", 0x000d6678},
	{"IME3_PROGRAMBUFFER_m_415", 0x000d667c},
	{"IME3_PROGRAMBUFFER_m_416", 0x000d6680},
	{"IME3_PROGRAMBUFFER_m_417", 0x000d6684},
	{"IME3_PROGRAMBUFFER_m_418", 0x000d6688},
	{"IME3_PROGRAMBUFFER_m_419", 0x000d668c},
	{"IME3_PROGRAMBUFFER_m_420", 0x000d6690},
	{"IME3_PROGRAMBUFFER_m_421", 0x000d6694},
	{"IME3_PROGRAMBUFFER_m_422", 0x000d6698},
	{"IME3_PROGRAMBUFFER_m_423", 0x000d669c},
	{"IME3_PROGRAMBUFFER_m_424", 0x000d66a0},
	{"IME3_PROGRAMBUFFER_m_425", 0x000d66a4},
	{"IME3_PROGRAMBUFFER_m_426", 0x000d66a8},
	{"IME3_PROGRAMBUFFER_m_427", 0x000d66ac},
	{"IME3_PROGRAMBUFFER_m_428", 0x000d66b0},
	{"IME3_PROGRAMBUFFER_m_429", 0x000d66b4},
	{"IME3_PROGRAMBUFFER_m_430", 0x000d66b8},
	{"IME3_PROGRAMBUFFER_m_431", 0x000d66bc},
	{"IME3_PROGRAMBUFFER_m_432", 0x000d66c0},
	{"IME3_PROGRAMBUFFER_m_433", 0x000d66c4},
	{"IME3_PROGRAMBUFFER_m_434", 0x000d66c8},
	{"IME3_PROGRAMBUFFER_m_435", 0x000d66cc},
	{"IME3_PROGRAMBUFFER_m_436", 0x000d66d0},
	{"IME3_PROGRAMBUFFER_m_437", 0x000d66d4},
	{"IME3_PROGRAMBUFFER_m_438", 0x000d66d8},
	{"IME3_PROGRAMBUFFER_m_439", 0x000d66dc},
	{"IME3_PROGRAMBUFFER_m_440", 0x000d66e0},
	{"IME3_PROGRAMBUFFER_m_441", 0x000d66e4},
	{"IME3_PROGRAMBUFFER_m_442", 0x000d66e8},
	{"IME3_PROGRAMBUFFER_m_443", 0x000d66ec},
	{"IME3_PROGRAMBUFFER_m_444", 0x000d66f0},
	{"IME3_PROGRAMBUFFER_m_445", 0x000d66f4},
	{"IME3_PROGRAMBUFFER_m_446", 0x000d66f8},
	{"IME3_PROGRAMBUFFER_m_447", 0x000d66fc},
	{"IME3_PROGRAMBUFFER_m_448", 0x000d6700},
	{"IME3_PROGRAMBUFFER_m_449", 0x000d6704},
	{"IME3_PROGRAMBUFFER_m_450", 0x000d6708},
	{"IME3_PROGRAMBUFFER_m_451", 0x000d670c},
	{"IME3_PROGRAMBUFFER_m_452", 0x000d6710},
	{"IME3_PROGRAMBUFFER_m_453", 0x000d6714},
	{"IME3_PROGRAMBUFFER_m_454", 0x000d6718},
	{"IME3_PROGRAMBUFFER_m_455", 0x000d671c},
	{"IME3_PROGRAMBUFFER_m_456", 0x000d6720},
	{"IME3_PROGRAMBUFFER_m_457", 0x000d6724},
	{"IME3_PROGRAMBUFFER_m_458", 0x000d6728},
	{"IME3_PROGRAMBUFFER_m_459", 0x000d672c},
	{"IME3_PROGRAMBUFFER_m_460", 0x000d6730},
	{"IME3_PROGRAMBUFFER_m_461", 0x000d6734},
	{"IME3_PROGRAMBUFFER_m_462", 0x000d6738},
	{"IME3_PROGRAMBUFFER_m_463", 0x000d673c},
	{"IME3_PROGRAMBUFFER_m_464", 0x000d6740},
	{"IME3_PROGRAMBUFFER_m_465", 0x000d6744},
	{"IME3_PROGRAMBUFFER_m_466", 0x000d6748},
	{"IME3_PROGRAMBUFFER_m_467", 0x000d674c},
	{"IME3_PROGRAMBUFFER_m_468", 0x000d6750},
	{"IME3_PROGRAMBUFFER_m_469", 0x000d6754},
	{"IME3_PROGRAMBUFFER_m_470", 0x000d6758},
	{"IME3_PROGRAMBUFFER_m_471", 0x000d675c},
	{"IME3_PROGRAMBUFFER_m_472", 0x000d6760},
	{"IME3_PROGRAMBUFFER_m_473", 0x000d6764},
	{"IME3_PROGRAMBUFFER_m_474", 0x000d6768},
	{"IME3_PROGRAMBUFFER_m_475", 0x000d676c},
	{"IME3_PROGRAMBUFFER_m_476", 0x000d6770},
	{"IME3_PROGRAMBUFFER_m_477", 0x000d6774},
	{"IME3_PROGRAMBUFFER_m_478", 0x000d6778},
	{"IME3_PROGRAMBUFFER_m_479", 0x000d677c},
	{"IME3_PROGRAMBUFFER_m_480", 0x000d6780},
	{"IME3_PROGRAMBUFFER_m_481", 0x000d6784},
	{"IME3_PROGRAMBUFFER_m_482", 0x000d6788},
	{"IME3_PROGRAMBUFFER_m_483", 0x000d678c},
	{"IME3_PROGRAMBUFFER_m_484", 0x000d6790},
	{"IME3_PROGRAMBUFFER_m_485", 0x000d6794},
	{"IME3_PROGRAMBUFFER_m_486", 0x000d6798},
	{"IME3_PROGRAMBUFFER_m_487", 0x000d679c},
	{"IME3_PROGRAMBUFFER_m_488", 0x000d67a0},
	{"IME3_PROGRAMBUFFER_m_489", 0x000d67a4},
	{"IME3_PROGRAMBUFFER_m_490", 0x000d67a8},
	{"IME3_PROGRAMBUFFER_m_491", 0x000d67ac},
	{"IME3_PROGRAMBUFFER_m_492", 0x000d67b0},
	{"IME3_PROGRAMBUFFER_m_493", 0x000d67b4},
	{"IME3_PROGRAMBUFFER_m_494", 0x000d67b8},
	{"IME3_PROGRAMBUFFER_m_495", 0x000d67bc},
	{"IME3_PROGRAMBUFFER_m_496", 0x000d67c0},
	{"IME3_PROGRAMBUFFER_m_497", 0x000d67c4},
	{"IME3_PROGRAMBUFFER_m_498", 0x000d67c8},
	{"IME3_PROGRAMBUFFER_m_499", 0x000d67cc},
	{"IME3_PROGRAMBUFFER_m_500", 0x000d67d0},
	{"IME3_PROGRAMBUFFER_m_501", 0x000d67d4},
	{"IME3_PROGRAMBUFFER_m_502", 0x000d67d8},
	{"IME3_PROGRAMBUFFER_m_503", 0x000d67dc},
	{"IME3_PROGRAMBUFFER_m_504", 0x000d67e0},
	{"IME3_PROGRAMBUFFER_m_505", 0x000d67e4},
	{"IME3_PROGRAMBUFFER_m_506", 0x000d67e8},
	{"IME3_PROGRAMBUFFER_m_507", 0x000d67ec},
	{"IME3_PROGRAMBUFFER_m_508", 0x000d67f0},
	{"IME3_PROGRAMBUFFER_m_509", 0x000d67f4},
	{"IME3_PROGRAMBUFFER_m_510", 0x000d67f8},
	{"IME3_PROGRAMBUFFER_m_511", 0x000d67fc},
	{"IME3_PROGRAMBUFFER_m_512", 0x000d6800},
	{"IME3_PROGRAMBUFFER_m_513", 0x000d6804},
	{"IME3_PROGRAMBUFFER_m_514", 0x000d6808},
	{"IME3_PROGRAMBUFFER_m_515", 0x000d680c},
	{"IME3_PROGRAMBUFFER_m_516", 0x000d6810},
	{"IME3_PROGRAMBUFFER_m_517", 0x000d6814},
	{"IME3_PROGRAMBUFFER_m_518", 0x000d6818},
	{"IME3_PROGRAMBUFFER_m_519", 0x000d681c},
	{"IME3_PROGRAMBUFFER_m_520", 0x000d6820},
	{"IME3_PROGRAMBUFFER_m_521", 0x000d6824},
	{"IME3_PROGRAMBUFFER_m_522", 0x000d6828},
	{"IME3_PROGRAMBUFFER_m_523", 0x000d682c},
	{"IME3_PROGRAMBUFFER_m_524", 0x000d6830},
	{"IME3_PROGRAMBUFFER_m_525", 0x000d6834},
	{"IME3_PROGRAMBUFFER_m_526", 0x000d6838},
	{"IME3_PROGRAMBUFFER_m_527", 0x000d683c},
	{"IME3_PROGRAMBUFFER_m_528", 0x000d6840},
	{"IME3_PROGRAMBUFFER_m_529", 0x000d6844},
	{"IME3_PROGRAMBUFFER_m_530", 0x000d6848},
	{"IME3_PROGRAMBUFFER_m_531", 0x000d684c},
	{"IME3_PROGRAMBUFFER_m_532", 0x000d6850},
	{"IME3_PROGRAMBUFFER_m_533", 0x000d6854},
	{"IME3_PROGRAMBUFFER_m_534", 0x000d6858},
	{"IME3_PROGRAMBUFFER_m_535", 0x000d685c},
	{"IME3_PROGRAMBUFFER_m_536", 0x000d6860},
	{"IME3_PROGRAMBUFFER_m_537", 0x000d6864},
	{"IME3_PROGRAMBUFFER_m_538", 0x000d6868},
	{"IME3_PROGRAMBUFFER_m_539", 0x000d686c},
	{"IME3_PROGRAMBUFFER_m_540", 0x000d6870},
	{"IME3_PROGRAMBUFFER_m_541", 0x000d6874},
	{"IME3_PROGRAMBUFFER_m_542", 0x000d6878},
	{"IME3_PROGRAMBUFFER_m_543", 0x000d687c},
	{"IME3_PROGRAMBUFFER_m_544", 0x000d6880},
	{"IME3_PROGRAMBUFFER_m_545", 0x000d6884},
	{"IME3_PROGRAMBUFFER_m_546", 0x000d6888},
	{"IME3_PROGRAMBUFFER_m_547", 0x000d688c},
	{"IME3_PROGRAMBUFFER_m_548", 0x000d6890},
	{"IME3_PROGRAMBUFFER_m_549", 0x000d6894},
	{"IME3_PROGRAMBUFFER_m_550", 0x000d6898},
	{"IME3_PROGRAMBUFFER_m_551", 0x000d689c},
	{"IME3_PROGRAMBUFFER_m_552", 0x000d68a0},
	{"IME3_PROGRAMBUFFER_m_553", 0x000d68a4},
	{"IME3_PROGRAMBUFFER_m_554", 0x000d68a8},
	{"IME3_PROGRAMBUFFER_m_555", 0x000d68ac},
	{"IME3_PROGRAMBUFFER_m_556", 0x000d68b0},
	{"IME3_PROGRAMBUFFER_m_557", 0x000d68b4},
	{"IME3_PROGRAMBUFFER_m_558", 0x000d68b8},
	{"IME3_PROGRAMBUFFER_m_559", 0x000d68bc},
	{"IME3_PROGRAMBUFFER_m_560", 0x000d68c0},
	{"IME3_PROGRAMBUFFER_m_561", 0x000d68c4},
	{"IME3_PROGRAMBUFFER_m_562", 0x000d68c8},
	{"IME3_PROGRAMBUFFER_m_563", 0x000d68cc},
	{"IME3_PROGRAMBUFFER_m_564", 0x000d68d0},
	{"IME3_PROGRAMBUFFER_m_565", 0x000d68d4},
	{"IME3_PROGRAMBUFFER_m_566", 0x000d68d8},
	{"IME3_PROGRAMBUFFER_m_567", 0x000d68dc},
	{"IME3_PROGRAMBUFFER_m_568", 0x000d68e0},
	{"IME3_PROGRAMBUFFER_m_569", 0x000d68e4},
	{"IME3_PROGRAMBUFFER_m_570", 0x000d68e8},
	{"IME3_PROGRAMBUFFER_m_571", 0x000d68ec},
	{"IME3_PROGRAMBUFFER_m_572", 0x000d68f0},
	{"IME3_PROGRAMBUFFER_m_573", 0x000d68f4},
	{"IME3_PROGRAMBUFFER_m_574", 0x000d68f8},
	{"IME3_PROGRAMBUFFER_m_575", 0x000d68fc},
	{"IME3_PROGRAMBUFFER_m_576", 0x000d6900},
	{"IME3_PROGRAMBUFFER_m_577", 0x000d6904},
	{"IME3_PROGRAMBUFFER_m_578", 0x000d6908},
	{"IME3_PROGRAMBUFFER_m_579", 0x000d690c},
	{"IME3_PROGRAMBUFFER_m_580", 0x000d6910},
	{"IME3_PROGRAMBUFFER_m_581", 0x000d6914},
	{"IME3_PROGRAMBUFFER_m_582", 0x000d6918},
	{"IME3_PROGRAMBUFFER_m_583", 0x000d691c},
	{"IME3_PROGRAMBUFFER_m_584", 0x000d6920},
	{"IME3_PROGRAMBUFFER_m_585", 0x000d6924},
	{"IME3_PROGRAMBUFFER_m_586", 0x000d6928},
	{"IME3_PROGRAMBUFFER_m_587", 0x000d692c},
	{"IME3_PROGRAMBUFFER_m_588", 0x000d6930},
	{"IME3_PROGRAMBUFFER_m_589", 0x000d6934},
	{"IME3_PROGRAMBUFFER_m_590", 0x000d6938},
	{"IME3_PROGRAMBUFFER_m_591", 0x000d693c},
	{"IME3_PROGRAMBUFFER_m_592", 0x000d6940},
	{"IME3_PROGRAMBUFFER_m_593", 0x000d6944},
	{"IME3_PROGRAMBUFFER_m_594", 0x000d6948},
	{"IME3_PROGRAMBUFFER_m_595", 0x000d694c},
	{"IME3_PROGRAMBUFFER_m_596", 0x000d6950},
	{"IME3_PROGRAMBUFFER_m_597", 0x000d6954},
	{"IME3_PROGRAMBUFFER_m_598", 0x000d6958},
	{"IME3_PROGRAMBUFFER_m_599", 0x000d695c},
	{"IME3_PROGRAMBUFFER_m_600", 0x000d6960},
	{"IME3_PROGRAMBUFFER_m_601", 0x000d6964},
	{"IME3_PROGRAMBUFFER_m_602", 0x000d6968},
	{"IME3_PROGRAMBUFFER_m_603", 0x000d696c},
	{"IME3_PROGRAMBUFFER_m_604", 0x000d6970},
	{"IME3_PROGRAMBUFFER_m_605", 0x000d6974},
	{"IME3_PROGRAMBUFFER_m_606", 0x000d6978},
	{"IME3_PROGRAMBUFFER_m_607", 0x000d697c},
	{"IME3_PROGRAMBUFFER_m_608", 0x000d6980},
	{"IME3_PROGRAMBUFFER_m_609", 0x000d6984},
	{"IME3_PROGRAMBUFFER_m_610", 0x000d6988},
	{"IME3_PROGRAMBUFFER_m_611", 0x000d698c},
	{"IME3_PROGRAMBUFFER_m_612", 0x000d6990},
	{"IME3_PROGRAMBUFFER_m_613", 0x000d6994},
	{"IME3_PROGRAMBUFFER_m_614", 0x000d6998},
	{"IME3_PROGRAMBUFFER_m_615", 0x000d699c},
	{"IME3_PROGRAMBUFFER_m_616", 0x000d69a0},
	{"IME3_PROGRAMBUFFER_m_617", 0x000d69a4},
	{"IME3_PROGRAMBUFFER_m_618", 0x000d69a8},
	{"IME3_PROGRAMBUFFER_m_619", 0x000d69ac},
	{"IME3_PROGRAMBUFFER_m_620", 0x000d69b0},
	{"IME3_PROGRAMBUFFER_m_621", 0x000d69b4},
	{"IME3_PROGRAMBUFFER_m_622", 0x000d69b8},
	{"IME3_PROGRAMBUFFER_m_623", 0x000d69bc},
	{"IME3_PROGRAMBUFFER_m_624", 0x000d69c0},
	{"IME3_PROGRAMBUFFER_m_625", 0x000d69c4},
	{"IME3_PROGRAMBUFFER_m_626", 0x000d69c8},
	{"IME3_PROGRAMBUFFER_m_627", 0x000d69cc},
	{"IME3_PROGRAMBUFFER_m_628", 0x000d69d0},
	{"IME3_PROGRAMBUFFER_m_629", 0x000d69d4},
	{"IME3_PROGRAMBUFFER_m_630", 0x000d69d8},
	{"IME3_PROGRAMBUFFER_m_631", 0x000d69dc},
	{"IME3_PROGRAMBUFFER_m_632", 0x000d69e0},
	{"IME3_PROGRAMBUFFER_m_633", 0x000d69e4},
	{"IME3_PROGRAMBUFFER_m_634", 0x000d69e8},
	{"IME3_PROGRAMBUFFER_m_635", 0x000d69ec},
	{"IME3_PROGRAMBUFFER_m_636", 0x000d69f0},
	{"IME3_PROGRAMBUFFER_m_637", 0x000d69f4},
	{"IME3_PROGRAMBUFFER_m_638", 0x000d69f8},
	{"IME3_PROGRAMBUFFER_m_639", 0x000d69fc},
	{"IME3_PROGRAMBUFFER_m_640", 0x000d6a00},
	{"IME3_PROGRAMBUFFER_m_641", 0x000d6a04},
	{"IME3_PROGRAMBUFFER_m_642", 0x000d6a08},
	{"IME3_PROGRAMBUFFER_m_643", 0x000d6a0c},
	{"IME3_PROGRAMBUFFER_m_644", 0x000d6a10},
	{"IME3_PROGRAMBUFFER_m_645", 0x000d6a14},
	{"IME3_PROGRAMBUFFER_m_646", 0x000d6a18},
	{"IME3_PROGRAMBUFFER_m_647", 0x000d6a1c},
	{"IME3_PROGRAMBUFFER_m_648", 0x000d6a20},
	{"IME3_PROGRAMBUFFER_m_649", 0x000d6a24},
	{"IME3_PROGRAMBUFFER_m_650", 0x000d6a28},
	{"IME3_PROGRAMBUFFER_m_651", 0x000d6a2c},
	{"IME3_PROGRAMBUFFER_m_652", 0x000d6a30},
	{"IME3_PROGRAMBUFFER_m_653", 0x000d6a34},
	{"IME3_PROGRAMBUFFER_m_654", 0x000d6a38},
	{"IME3_PROGRAMBUFFER_m_655", 0x000d6a3c},
	{"IME3_PROGRAMBUFFER_m_656", 0x000d6a40},
	{"IME3_PROGRAMBUFFER_m_657", 0x000d6a44},
	{"IME3_PROGRAMBUFFER_m_658", 0x000d6a48},
	{"IME3_PROGRAMBUFFER_m_659", 0x000d6a4c},
	{"IME3_PROGRAMBUFFER_m_660", 0x000d6a50},
	{"IME3_PROGRAMBUFFER_m_661", 0x000d6a54},
	{"IME3_PROGRAMBUFFER_m_662", 0x000d6a58},
	{"IME3_PROGRAMBUFFER_m_663", 0x000d6a5c},
	{"IME3_PROGRAMBUFFER_m_664", 0x000d6a60},
	{"IME3_PROGRAMBUFFER_m_665", 0x000d6a64},
	{"IME3_PROGRAMBUFFER_m_666", 0x000d6a68},
	{"IME3_PROGRAMBUFFER_m_667", 0x000d6a6c},
	{"IME3_PROGRAMBUFFER_m_668", 0x000d6a70},
	{"IME3_PROGRAMBUFFER_m_669", 0x000d6a74},
	{"IME3_PROGRAMBUFFER_m_670", 0x000d6a78},
	{"IME3_PROGRAMBUFFER_m_671", 0x000d6a7c},
	{"IME3_PROGRAMBUFFER_m_672", 0x000d6a80},
	{"IME3_PROGRAMBUFFER_m_673", 0x000d6a84},
	{"IME3_PROGRAMBUFFER_m_674", 0x000d6a88},
	{"IME3_PROGRAMBUFFER_m_675", 0x000d6a8c},
	{"IME3_PROGRAMBUFFER_m_676", 0x000d6a90},
	{"IME3_PROGRAMBUFFER_m_677", 0x000d6a94},
	{"IME3_PROGRAMBUFFER_m_678", 0x000d6a98},
	{"IME3_PROGRAMBUFFER_m_679", 0x000d6a9c},
	{"IME3_PROGRAMBUFFER_m_680", 0x000d6aa0},
	{"IME3_PROGRAMBUFFER_m_681", 0x000d6aa4},
	{"IME3_PROGRAMBUFFER_m_682", 0x000d6aa8},
	{"IME3_PROGRAMBUFFER_m_683", 0x000d6aac},
	{"IME3_PROGRAMBUFFER_m_684", 0x000d6ab0},
	{"IME3_PROGRAMBUFFER_m_685", 0x000d6ab4},
	{"IME3_PROGRAMBUFFER_m_686", 0x000d6ab8},
	{"IME3_PROGRAMBUFFER_m_687", 0x000d6abc},
	{"IME3_PROGRAMBUFFER_m_688", 0x000d6ac0},
	{"IME3_PROGRAMBUFFER_m_689", 0x000d6ac4},
	{"IME3_PROGRAMBUFFER_m_690", 0x000d6ac8},
	{"IME3_PROGRAMBUFFER_m_691", 0x000d6acc},
	{"IME3_PROGRAMBUFFER_m_692", 0x000d6ad0},
	{"IME3_PROGRAMBUFFER_m_693", 0x000d6ad4},
	{"IME3_PROGRAMBUFFER_m_694", 0x000d6ad8},
	{"IME3_PROGRAMBUFFER_m_695", 0x000d6adc},
	{"IME3_PROGRAMBUFFER_m_696", 0x000d6ae0},
	{"IME3_PROGRAMBUFFER_m_697", 0x000d6ae4},
	{"IME3_PROGRAMBUFFER_m_698", 0x000d6ae8},
	{"IME3_PROGRAMBUFFER_m_699", 0x000d6aec},
	{"IME3_PROGRAMBUFFER_m_700", 0x000d6af0},
	{"IME3_PROGRAMBUFFER_m_701", 0x000d6af4},
	{"IME3_PROGRAMBUFFER_m_702", 0x000d6af8},
	{"IME3_PROGRAMBUFFER_m_703", 0x000d6afc},
	{"IME3_PROGRAMBUFFER_m_704", 0x000d6b00},
	{"IME3_PROGRAMBUFFER_m_705", 0x000d6b04},
	{"IME3_PROGRAMBUFFER_m_706", 0x000d6b08},
	{"IME3_PROGRAMBUFFER_m_707", 0x000d6b0c},
	{"IME3_PROGRAMBUFFER_m_708", 0x000d6b10},
	{"IME3_PROGRAMBUFFER_m_709", 0x000d6b14},
	{"IME3_PROGRAMBUFFER_m_710", 0x000d6b18},
	{"IME3_PROGRAMBUFFER_m_711", 0x000d6b1c},
	{"IME3_PROGRAMBUFFER_m_712", 0x000d6b20},
	{"IME3_PROGRAMBUFFER_m_713", 0x000d6b24},
	{"IME3_PROGRAMBUFFER_m_714", 0x000d6b28},
	{"IME3_PROGRAMBUFFER_m_715", 0x000d6b2c},
	{"IME3_PROGRAMBUFFER_m_716", 0x000d6b30},
	{"IME3_PROGRAMBUFFER_m_717", 0x000d6b34},
	{"IME3_PROGRAMBUFFER_m_718", 0x000d6b38},
	{"IME3_PROGRAMBUFFER_m_719", 0x000d6b3c},
	{"IME3_PROGRAMBUFFER_m_720", 0x000d6b40},
	{"IME3_PROGRAMBUFFER_m_721", 0x000d6b44},
	{"IME3_PROGRAMBUFFER_m_722", 0x000d6b48},
	{"IME3_PROGRAMBUFFER_m_723", 0x000d6b4c},
	{"IME3_PROGRAMBUFFER_m_724", 0x000d6b50},
	{"IME3_PROGRAMBUFFER_m_725", 0x000d6b54},
	{"IME3_PROGRAMBUFFER_m_726", 0x000d6b58},
	{"IME3_PROGRAMBUFFER_m_727", 0x000d6b5c},
	{"IME3_PROGRAMBUFFER_m_728", 0x000d6b60},
	{"IME3_PROGRAMBUFFER_m_729", 0x000d6b64},
	{"IME3_PROGRAMBUFFER_m_730", 0x000d6b68},
	{"IME3_PROGRAMBUFFER_m_731", 0x000d6b6c},
	{"IME3_PROGRAMBUFFER_m_732", 0x000d6b70},
	{"IME3_PROGRAMBUFFER_m_733", 0x000d6b74},
	{"IME3_PROGRAMBUFFER_m_734", 0x000d6b78},
	{"IME3_PROGRAMBUFFER_m_735", 0x000d6b7c},
	{"IME3_PROGRAMBUFFER_m_736", 0x000d6b80},
	{"IME3_PROGRAMBUFFER_m_737", 0x000d6b84},
	{"IME3_PROGRAMBUFFER_m_738", 0x000d6b88},
	{"IME3_PROGRAMBUFFER_m_739", 0x000d6b8c},
	{"IME3_PROGRAMBUFFER_m_740", 0x000d6b90},
	{"IME3_PROGRAMBUFFER_m_741", 0x000d6b94},
	{"IME3_PROGRAMBUFFER_m_742", 0x000d6b98},
	{"IME3_PROGRAMBUFFER_m_743", 0x000d6b9c},
	{"IME3_PROGRAMBUFFER_m_744", 0x000d6ba0},
	{"IME3_PROGRAMBUFFER_m_745", 0x000d6ba4},
	{"IME3_PROGRAMBUFFER_m_746", 0x000d6ba8},
	{"IME3_PROGRAMBUFFER_m_747", 0x000d6bac},
	{"IME3_PROGRAMBUFFER_m_748", 0x000d6bb0},
	{"IME3_PROGRAMBUFFER_m_749", 0x000d6bb4},
	{"IME3_PROGRAMBUFFER_m_750", 0x000d6bb8},
	{"IME3_PROGRAMBUFFER_m_751", 0x000d6bbc},
	{"IME3_PROGRAMBUFFER_m_752", 0x000d6bc0},
	{"IME3_PROGRAMBUFFER_m_753", 0x000d6bc4},
	{"IME3_PROGRAMBUFFER_m_754", 0x000d6bc8},
	{"IME3_PROGRAMBUFFER_m_755", 0x000d6bcc},
	{"IME3_PROGRAMBUFFER_m_756", 0x000d6bd0},
	{"IME3_PROGRAMBUFFER_m_757", 0x000d6bd4},
	{"IME3_PROGRAMBUFFER_m_758", 0x000d6bd8},
	{"IME3_PROGRAMBUFFER_m_759", 0x000d6bdc},
	{"IME3_PROGRAMBUFFER_m_760", 0x000d6be0},
	{"IME3_PROGRAMBUFFER_m_761", 0x000d6be4},
	{"IME3_PROGRAMBUFFER_m_762", 0x000d6be8},
	{"IME3_PROGRAMBUFFER_m_763", 0x000d6bec},
	{"IME3_PROGRAMBUFFER_m_764", 0x000d6bf0},
	{"IME3_PROGRAMBUFFER_m_765", 0x000d6bf4},
	{"IME3_PROGRAMBUFFER_m_766", 0x000d6bf8},
	{"IME3_PROGRAMBUFFER_m_767", 0x000d6bfc},
	{"IME3_PROGRAMBUFFER_m_768", 0x000d6c00},
	{"IME3_PROGRAMBUFFER_m_769", 0x000d6c04},
	{"IME3_PROGRAMBUFFER_m_770", 0x000d6c08},
	{"IME3_PROGRAMBUFFER_m_771", 0x000d6c0c},
	{"IME3_PROGRAMBUFFER_m_772", 0x000d6c10},
	{"IME3_PROGRAMBUFFER_m_773", 0x000d6c14},
	{"IME3_PROGRAMBUFFER_m_774", 0x000d6c18},
	{"IME3_PROGRAMBUFFER_m_775", 0x000d6c1c},
	{"IME3_PROGRAMBUFFER_m_776", 0x000d6c20},
	{"IME3_PROGRAMBUFFER_m_777", 0x000d6c24},
	{"IME3_PROGRAMBUFFER_m_778", 0x000d6c28},
	{"IME3_PROGRAMBUFFER_m_779", 0x000d6c2c},
	{"IME3_PROGRAMBUFFER_m_780", 0x000d6c30},
	{"IME3_PROGRAMBUFFER_m_781", 0x000d6c34},
	{"IME3_PROGRAMBUFFER_m_782", 0x000d6c38},
	{"IME3_PROGRAMBUFFER_m_783", 0x000d6c3c},
	{"IME3_PROGRAMBUFFER_m_784", 0x000d6c40},
	{"IME3_PROGRAMBUFFER_m_785", 0x000d6c44},
	{"IME3_PROGRAMBUFFER_m_786", 0x000d6c48},
	{"IME3_PROGRAMBUFFER_m_787", 0x000d6c4c},
	{"IME3_PROGRAMBUFFER_m_788", 0x000d6c50},
	{"IME3_PROGRAMBUFFER_m_789", 0x000d6c54},
	{"IME3_PROGRAMBUFFER_m_790", 0x000d6c58},
	{"IME3_PROGRAMBUFFER_m_791", 0x000d6c5c},
	{"IME3_PROGRAMBUFFER_m_792", 0x000d6c60},
	{"IME3_PROGRAMBUFFER_m_793", 0x000d6c64},
	{"IME3_PROGRAMBUFFER_m_794", 0x000d6c68},
	{"IME3_PROGRAMBUFFER_m_795", 0x000d6c6c},
	{"IME3_PROGRAMBUFFER_m_796", 0x000d6c70},
	{"IME3_PROGRAMBUFFER_m_797", 0x000d6c74},
	{"IME3_PROGRAMBUFFER_m_798", 0x000d6c78},
	{"IME3_PROGRAMBUFFER_m_799", 0x000d6c7c},
	{"IME3_PROGRAMBUFFER_m_800", 0x000d6c80},
	{"IME3_PROGRAMBUFFER_m_801", 0x000d6c84},
	{"IME3_PROGRAMBUFFER_m_802", 0x000d6c88},
	{"IME3_PROGRAMBUFFER_m_803", 0x000d6c8c},
	{"IME3_PROGRAMBUFFER_m_804", 0x000d6c90},
	{"IME3_PROGRAMBUFFER_m_805", 0x000d6c94},
	{"IME3_PROGRAMBUFFER_m_806", 0x000d6c98},
	{"IME3_PROGRAMBUFFER_m_807", 0x000d6c9c},
	{"IME3_PROGRAMBUFFER_m_808", 0x000d6ca0},
	{"IME3_PROGRAMBUFFER_m_809", 0x000d6ca4},
	{"IME3_PROGRAMBUFFER_m_810", 0x000d6ca8},
	{"IME3_PROGRAMBUFFER_m_811", 0x000d6cac},
	{"IME3_PROGRAMBUFFER_m_812", 0x000d6cb0},
	{"IME3_PROGRAMBUFFER_m_813", 0x000d6cb4},
	{"IME3_PROGRAMBUFFER_m_814", 0x000d6cb8},
	{"IME3_PROGRAMBUFFER_m_815", 0x000d6cbc},
	{"IME3_PROGRAMBUFFER_m_816", 0x000d6cc0},
	{"IME3_PROGRAMBUFFER_m_817", 0x000d6cc4},
	{"IME3_PROGRAMBUFFER_m_818", 0x000d6cc8},
	{"IME3_PROGRAMBUFFER_m_819", 0x000d6ccc},
	{"IME3_PROGRAMBUFFER_m_820", 0x000d6cd0},
	{"IME3_PROGRAMBUFFER_m_821", 0x000d6cd4},
	{"IME3_PROGRAMBUFFER_m_822", 0x000d6cd8},
	{"IME3_PROGRAMBUFFER_m_823", 0x000d6cdc},
	{"IME3_PROGRAMBUFFER_m_824", 0x000d6ce0},
	{"IME3_PROGRAMBUFFER_m_825", 0x000d6ce4},
	{"IME3_PROGRAMBUFFER_m_826", 0x000d6ce8},
	{"IME3_PROGRAMBUFFER_m_827", 0x000d6cec},
	{"IME3_PROGRAMBUFFER_m_828", 0x000d6cf0},
	{"IME3_PROGRAMBUFFER_m_829", 0x000d6cf4},
	{"IME3_PROGRAMBUFFER_m_830", 0x000d6cf8},
	{"IME3_PROGRAMBUFFER_m_831", 0x000d6cfc},
	{"IME3_PROGRAMBUFFER_m_832", 0x000d6d00},
	{"IME3_PROGRAMBUFFER_m_833", 0x000d6d04},
	{"IME3_PROGRAMBUFFER_m_834", 0x000d6d08},
	{"IME3_PROGRAMBUFFER_m_835", 0x000d6d0c},
	{"IME3_PROGRAMBUFFER_m_836", 0x000d6d10},
	{"IME3_PROGRAMBUFFER_m_837", 0x000d6d14},
	{"IME3_PROGRAMBUFFER_m_838", 0x000d6d18},
	{"IME3_PROGRAMBUFFER_m_839", 0x000d6d1c},
	{"IME3_PROGRAMBUFFER_m_840", 0x000d6d20},
	{"IME3_PROGRAMBUFFER_m_841", 0x000d6d24},
	{"IME3_PROGRAMBUFFER_m_842", 0x000d6d28},
	{"IME3_PROGRAMBUFFER_m_843", 0x000d6d2c},
	{"IME3_PROGRAMBUFFER_m_844", 0x000d6d30},
	{"IME3_PROGRAMBUFFER_m_845", 0x000d6d34},
	{"IME3_PROGRAMBUFFER_m_846", 0x000d6d38},
	{"IME3_PROGRAMBUFFER_m_847", 0x000d6d3c},
	{"IME3_PROGRAMBUFFER_m_848", 0x000d6d40},
	{"IME3_PROGRAMBUFFER_m_849", 0x000d6d44},
	{"IME3_PROGRAMBUFFER_m_850", 0x000d6d48},
	{"IME3_PROGRAMBUFFER_m_851", 0x000d6d4c},
	{"IME3_PROGRAMBUFFER_m_852", 0x000d6d50},
	{"IME3_PROGRAMBUFFER_m_853", 0x000d6d54},
	{"IME3_PROGRAMBUFFER_m_854", 0x000d6d58},
	{"IME3_PROGRAMBUFFER_m_855", 0x000d6d5c},
	{"IME3_PROGRAMBUFFER_m_856", 0x000d6d60},
	{"IME3_PROGRAMBUFFER_m_857", 0x000d6d64},
	{"IME3_PROGRAMBUFFER_m_858", 0x000d6d68},
	{"IME3_PROGRAMBUFFER_m_859", 0x000d6d6c},
	{"IME3_PROGRAMBUFFER_m_860", 0x000d6d70},
	{"IME3_PROGRAMBUFFER_m_861", 0x000d6d74},
	{"IME3_PROGRAMBUFFER_m_862", 0x000d6d78},
	{"IME3_PROGRAMBUFFER_m_863", 0x000d6d7c},
	{"IME3_PROGRAMBUFFER_m_864", 0x000d6d80},
	{"IME3_PROGRAMBUFFER_m_865", 0x000d6d84},
	{"IME3_PROGRAMBUFFER_m_866", 0x000d6d88},
	{"IME3_PROGRAMBUFFER_m_867", 0x000d6d8c},
	{"IME3_PROGRAMBUFFER_m_868", 0x000d6d90},
	{"IME3_PROGRAMBUFFER_m_869", 0x000d6d94},
	{"IME3_PROGRAMBUFFER_m_870", 0x000d6d98},
	{"IME3_PROGRAMBUFFER_m_871", 0x000d6d9c},
	{"IME3_PROGRAMBUFFER_m_872", 0x000d6da0},
	{"IME3_PROGRAMBUFFER_m_873", 0x000d6da4},
	{"IME3_PROGRAMBUFFER_m_874", 0x000d6da8},
	{"IME3_PROGRAMBUFFER_m_875", 0x000d6dac},
	{"IME3_PROGRAMBUFFER_m_876", 0x000d6db0},
	{"IME3_PROGRAMBUFFER_m_877", 0x000d6db4},
	{"IME3_PROGRAMBUFFER_m_878", 0x000d6db8},
	{"IME3_PROGRAMBUFFER_m_879", 0x000d6dbc},
	{"IME3_PROGRAMBUFFER_m_880", 0x000d6dc0},
	{"IME3_PROGRAMBUFFER_m_881", 0x000d6dc4},
	{"IME3_PROGRAMBUFFER_m_882", 0x000d6dc8},
	{"IME3_PROGRAMBUFFER_m_883", 0x000d6dcc},
	{"IME3_PROGRAMBUFFER_m_884", 0x000d6dd0},
	{"IME3_PROGRAMBUFFER_m_885", 0x000d6dd4},
	{"IME3_PROGRAMBUFFER_m_886", 0x000d6dd8},
	{"IME3_PROGRAMBUFFER_m_887", 0x000d6ddc},
	{"IME3_PROGRAMBUFFER_m_888", 0x000d6de0},
	{"IME3_PROGRAMBUFFER_m_889", 0x000d6de4},
	{"IME3_PROGRAMBUFFER_m_890", 0x000d6de8},
	{"IME3_PROGRAMBUFFER_m_891", 0x000d6dec},
	{"IME3_PROGRAMBUFFER_m_892", 0x000d6df0},
	{"IME3_PROGRAMBUFFER_m_893", 0x000d6df4},
	{"IME3_PROGRAMBUFFER_m_894", 0x000d6df8},
	{"IME3_PROGRAMBUFFER_m_895", 0x000d6dfc},
	{"IME3_PROGRAMBUFFER_m_896", 0x000d6e00},
	{"IME3_PROGRAMBUFFER_m_897", 0x000d6e04},
	{"IME3_PROGRAMBUFFER_m_898", 0x000d6e08},
	{"IME3_PROGRAMBUFFER_m_899", 0x000d6e0c},
	{"IME3_PROGRAMBUFFER_m_900", 0x000d6e10},
	{"IME3_PROGRAMBUFFER_m_901", 0x000d6e14},
	{"IME3_PROGRAMBUFFER_m_902", 0x000d6e18},
	{"IME3_PROGRAMBUFFER_m_903", 0x000d6e1c},
	{"IME3_PROGRAMBUFFER_m_904", 0x000d6e20},
	{"IME3_PROGRAMBUFFER_m_905", 0x000d6e24},
	{"IME3_PROGRAMBUFFER_m_906", 0x000d6e28},
	{"IME3_PROGRAMBUFFER_m_907", 0x000d6e2c},
	{"IME3_PROGRAMBUFFER_m_908", 0x000d6e30},
	{"IME3_PROGRAMBUFFER_m_909", 0x000d6e34},
	{"IME3_PROGRAMBUFFER_m_910", 0x000d6e38},
	{"IME3_PROGRAMBUFFER_m_911", 0x000d6e3c},
	{"IME3_PROGRAMBUFFER_m_912", 0x000d6e40},
	{"IME3_PROGRAMBUFFER_m_913", 0x000d6e44},
	{"IME3_PROGRAMBUFFER_m_914", 0x000d6e48},
	{"IME3_PROGRAMBUFFER_m_915", 0x000d6e4c},
	{"IME3_PROGRAMBUFFER_m_916", 0x000d6e50},
	{"IME3_PROGRAMBUFFER_m_917", 0x000d6e54},
	{"IME3_PROGRAMBUFFER_m_918", 0x000d6e58},
	{"IME3_PROGRAMBUFFER_m_919", 0x000d6e5c},
	{"IME3_PROGRAMBUFFER_m_920", 0x000d6e60},
	{"IME3_PROGRAMBUFFER_m_921", 0x000d6e64},
	{"IME3_PROGRAMBUFFER_m_922", 0x000d6e68},
	{"IME3_PROGRAMBUFFER_m_923", 0x000d6e6c},
	{"IME3_PROGRAMBUFFER_m_924", 0x000d6e70},
	{"IME3_PROGRAMBUFFER_m_925", 0x000d6e74},
	{"IME3_PROGRAMBUFFER_m_926", 0x000d6e78},
	{"IME3_PROGRAMBUFFER_m_927", 0x000d6e7c},
	{"IME3_PROGRAMBUFFER_m_928", 0x000d6e80},
	{"IME3_PROGRAMBUFFER_m_929", 0x000d6e84},
	{"IME3_PROGRAMBUFFER_m_930", 0x000d6e88},
	{"IME3_PROGRAMBUFFER_m_931", 0x000d6e8c},
	{"IME3_PROGRAMBUFFER_m_932", 0x000d6e90},
	{"IME3_PROGRAMBUFFER_m_933", 0x000d6e94},
	{"IME3_PROGRAMBUFFER_m_934", 0x000d6e98},
	{"IME3_PROGRAMBUFFER_m_935", 0x000d6e9c},
	{"IME3_PROGRAMBUFFER_m_936", 0x000d6ea0},
	{"IME3_PROGRAMBUFFER_m_937", 0x000d6ea4},
	{"IME3_PROGRAMBUFFER_m_938", 0x000d6ea8},
	{"IME3_PROGRAMBUFFER_m_939", 0x000d6eac},
	{"IME3_PROGRAMBUFFER_m_940", 0x000d6eb0},
	{"IME3_PROGRAMBUFFER_m_941", 0x000d6eb4},
	{"IME3_PROGRAMBUFFER_m_942", 0x000d6eb8},
	{"IME3_PROGRAMBUFFER_m_943", 0x000d6ebc},
	{"IME3_PROGRAMBUFFER_m_944", 0x000d6ec0},
	{"IME3_PROGRAMBUFFER_m_945", 0x000d6ec4},
	{"IME3_PROGRAMBUFFER_m_946", 0x000d6ec8},
	{"IME3_PROGRAMBUFFER_m_947", 0x000d6ecc},
	{"IME3_PROGRAMBUFFER_m_948", 0x000d6ed0},
	{"IME3_PROGRAMBUFFER_m_949", 0x000d6ed4},
	{"IME3_PROGRAMBUFFER_m_950", 0x000d6ed8},
	{"IME3_PROGRAMBUFFER_m_951", 0x000d6edc},
	{"IME3_PROGRAMBUFFER_m_952", 0x000d6ee0},
	{"IME3_PROGRAMBUFFER_m_953", 0x000d6ee4},
	{"IME3_PROGRAMBUFFER_m_954", 0x000d6ee8},
	{"IME3_PROGRAMBUFFER_m_955", 0x000d6eec},
	{"IME3_PROGRAMBUFFER_m_956", 0x000d6ef0},
	{"IME3_PROGRAMBUFFER_m_957", 0x000d6ef4},
	{"IME3_PROGRAMBUFFER_m_958", 0x000d6ef8},
	{"IME3_PROGRAMBUFFER_m_959", 0x000d6efc},
	{"IME3_PROGRAMBUFFER_m_960", 0x000d6f00},
	{"IME3_PROGRAMBUFFER_m_961", 0x000d6f04},
	{"IME3_PROGRAMBUFFER_m_962", 0x000d6f08},
	{"IME3_PROGRAMBUFFER_m_963", 0x000d6f0c},
	{"IME3_PROGRAMBUFFER_m_964", 0x000d6f10},
	{"IME3_PROGRAMBUFFER_m_965", 0x000d6f14},
	{"IME3_PROGRAMBUFFER_m_966", 0x000d6f18},
	{"IME3_PROGRAMBUFFER_m_967", 0x000d6f1c},
	{"IME3_PROGRAMBUFFER_m_968", 0x000d6f20},
	{"IME3_PROGRAMBUFFER_m_969", 0x000d6f24},
	{"IME3_PROGRAMBUFFER_m_970", 0x000d6f28},
	{"IME3_PROGRAMBUFFER_m_971", 0x000d6f2c},
	{"IME3_PROGRAMBUFFER_m_972", 0x000d6f30},
	{"IME3_PROGRAMBUFFER_m_973", 0x000d6f34},
	{"IME3_PROGRAMBUFFER_m_974", 0x000d6f38},
	{"IME3_PROGRAMBUFFER_m_975", 0x000d6f3c},
	{"IME3_PROGRAMBUFFER_m_976", 0x000d6f40},
	{"IME3_PROGRAMBUFFER_m_977", 0x000d6f44},
	{"IME3_PROGRAMBUFFER_m_978", 0x000d6f48},
	{"IME3_PROGRAMBUFFER_m_979", 0x000d6f4c},
	{"IME3_PROGRAMBUFFER_m_980", 0x000d6f50},
	{"IME3_PROGRAMBUFFER_m_981", 0x000d6f54},
	{"IME3_PROGRAMBUFFER_m_982", 0x000d6f58},
	{"IME3_PROGRAMBUFFER_m_983", 0x000d6f5c},
	{"IME3_PROGRAMBUFFER_m_984", 0x000d6f60},
	{"IME3_PROGRAMBUFFER_m_985", 0x000d6f64},
	{"IME3_PROGRAMBUFFER_m_986", 0x000d6f68},
	{"IME3_PROGRAMBUFFER_m_987", 0x000d6f6c},
	{"IME3_PROGRAMBUFFER_m_988", 0x000d6f70},
	{"IME3_PROGRAMBUFFER_m_989", 0x000d6f74},
	{"IME3_PROGRAMBUFFER_m_990", 0x000d6f78},
	{"IME3_PROGRAMBUFFER_m_991", 0x000d6f7c},
	{"IME3_PROGRAMBUFFER_m_992", 0x000d6f80},
	{"IME3_PROGRAMBUFFER_m_993", 0x000d6f84},
	{"IME3_PROGRAMBUFFER_m_994", 0x000d6f88},
	{"IME3_PROGRAMBUFFER_m_995", 0x000d6f8c},
	{"IME3_PROGRAMBUFFER_m_996", 0x000d6f90},
	{"IME3_PROGRAMBUFFER_m_997", 0x000d6f94},
	{"IME3_PROGRAMBUFFER_m_998", 0x000d6f98},
	{"IME3_PROGRAMBUFFER_m_999", 0x000d6f9c},
	{"IME3_PROGRAMBUFFER_m_1000", 0x000d6fa0},
	{"IME3_PROGRAMBUFFER_m_1001", 0x000d6fa4},
	{"IME3_PROGRAMBUFFER_m_1002", 0x000d6fa8},
	{"IME3_PROGRAMBUFFER_m_1003", 0x000d6fac},
	{"IME3_PROGRAMBUFFER_m_1004", 0x000d6fb0},
	{"IME3_PROGRAMBUFFER_m_1005", 0x000d6fb4},
	{"IME3_PROGRAMBUFFER_m_1006", 0x000d6fb8},
	{"IME3_PROGRAMBUFFER_m_1007", 0x000d6fbc},
	{"IME3_PROGRAMBUFFER_m_1008", 0x000d6fc0},
	{"IME3_PROGRAMBUFFER_m_1009", 0x000d6fc4},
	{"IME3_PROGRAMBUFFER_m_1010", 0x000d6fc8},
	{"IME3_PROGRAMBUFFER_m_1011", 0x000d6fcc},
	{"IME3_PROGRAMBUFFER_m_1012", 0x000d6fd0},
	{"IME3_PROGRAMBUFFER_m_1013", 0x000d6fd4},
	{"IME3_PROGRAMBUFFER_m_1014", 0x000d6fd8},
	{"IME3_PROGRAMBUFFER_m_1015", 0x000d6fdc},
	{"IME3_PROGRAMBUFFER_m_1016", 0x000d6fe0},
	{"IME3_PROGRAMBUFFER_m_1017", 0x000d6fe4},
	{"IME3_PROGRAMBUFFER_m_1018", 0x000d6fe8},
	{"IME3_PROGRAMBUFFER_m_1019", 0x000d6fec},
	{"IME3_PROGRAMBUFFER_m_1020", 0x000d6ff0},
	{"IME3_PROGRAMBUFFER_m_1021", 0x000d6ff4},
	{"IME3_PROGRAMBUFFER_m_1022", 0x000d6ff8},
	{"IME3_PROGRAMBUFFER_m_1023", 0x000d6ffc},
	{"IME3_PROGRAMBUFFER_m_1024", 0x000d7000},
	{"IME3_PROGRAMBUFFER_m_1025", 0x000d7004},
	{"IME3_PROGRAMBUFFER_m_1026", 0x000d7008},
	{"IME3_PROGRAMBUFFER_m_1027", 0x000d700c},
	{"IME3_PROGRAMBUFFER_m_1028", 0x000d7010},
	{"IME3_PROGRAMBUFFER_m_1029", 0x000d7014},
	{"IME3_PROGRAMBUFFER_m_1030", 0x000d7018},
	{"IME3_PROGRAMBUFFER_m_1031", 0x000d701c},
	{"IME3_PROGRAMBUFFER_m_1032", 0x000d7020},
	{"IME3_PROGRAMBUFFER_m_1033", 0x000d7024},
	{"IME3_PROGRAMBUFFER_m_1034", 0x000d7028},
	{"IME3_PROGRAMBUFFER_m_1035", 0x000d702c},
	{"IME3_PROGRAMBUFFER_m_1036", 0x000d7030},
	{"IME3_PROGRAMBUFFER_m_1037", 0x000d7034},
	{"IME3_PROGRAMBUFFER_m_1038", 0x000d7038},
	{"IME3_PROGRAMBUFFER_m_1039", 0x000d703c},
	{"IME3_PROGRAMBUFFER_m_1040", 0x000d7040},
	{"IME3_PROGRAMBUFFER_m_1041", 0x000d7044},
	{"IME3_PROGRAMBUFFER_m_1042", 0x000d7048},
	{"IME3_PROGRAMBUFFER_m_1043", 0x000d704c},
	{"IME3_PROGRAMBUFFER_m_1044", 0x000d7050},
	{"IME3_PROGRAMBUFFER_m_1045", 0x000d7054},
	{"IME3_PROGRAMBUFFER_m_1046", 0x000d7058},
	{"IME3_PROGRAMBUFFER_m_1047", 0x000d705c},
	{"IME3_PROGRAMBUFFER_m_1048", 0x000d7060},
	{"IME3_PROGRAMBUFFER_m_1049", 0x000d7064},
	{"IME3_PROGRAMBUFFER_m_1050", 0x000d7068},
	{"IME3_PROGRAMBUFFER_m_1051", 0x000d706c},
	{"IME3_PROGRAMBUFFER_m_1052", 0x000d7070},
	{"IME3_PROGRAMBUFFER_m_1053", 0x000d7074},
	{"IME3_PROGRAMBUFFER_m_1054", 0x000d7078},
	{"IME3_PROGRAMBUFFER_m_1055", 0x000d707c},
	{"IME3_PROGRAMBUFFER_m_1056", 0x000d7080},
	{"IME3_PROGRAMBUFFER_m_1057", 0x000d7084},
	{"IME3_PROGRAMBUFFER_m_1058", 0x000d7088},
	{"IME3_PROGRAMBUFFER_m_1059", 0x000d708c},
	{"IME3_PROGRAMBUFFER_m_1060", 0x000d7090},
	{"IME3_PROGRAMBUFFER_m_1061", 0x000d7094},
	{"IME3_PROGRAMBUFFER_m_1062", 0x000d7098},
	{"IME3_PROGRAMBUFFER_m_1063", 0x000d709c},
	{"IME3_PROGRAMBUFFER_m_1064", 0x000d70a0},
	{"IME3_PROGRAMBUFFER_m_1065", 0x000d70a4},
	{"IME3_PROGRAMBUFFER_m_1066", 0x000d70a8},
	{"IME3_PROGRAMBUFFER_m_1067", 0x000d70ac},
	{"IME3_PROGRAMBUFFER_m_1068", 0x000d70b0},
	{"IME3_PROGRAMBUFFER_m_1069", 0x000d70b4},
	{"IME3_PROGRAMBUFFER_m_1070", 0x000d70b8},
	{"IME3_PROGRAMBUFFER_m_1071", 0x000d70bc},
	{"IME3_PROGRAMBUFFER_m_1072", 0x000d70c0},
	{"IME3_PROGRAMBUFFER_m_1073", 0x000d70c4},
	{"IME3_PROGRAMBUFFER_m_1074", 0x000d70c8},
	{"IME3_PROGRAMBUFFER_m_1075", 0x000d70cc},
	{"IME3_PROGRAMBUFFER_m_1076", 0x000d70d0},
	{"IME3_PROGRAMBUFFER_m_1077", 0x000d70d4},
	{"IME3_PROGRAMBUFFER_m_1078", 0x000d70d8},
	{"IME3_PROGRAMBUFFER_m_1079", 0x000d70dc},
	{"IME3_PROGRAMBUFFER_m_1080", 0x000d70e0},
	{"IME3_PROGRAMBUFFER_m_1081", 0x000d70e4},
	{"IME3_PROGRAMBUFFER_m_1082", 0x000d70e8},
	{"IME3_PROGRAMBUFFER_m_1083", 0x000d70ec},
	{"IME3_PROGRAMBUFFER_m_1084", 0x000d70f0},
	{"IME3_PROGRAMBUFFER_m_1085", 0x000d70f4},
	{"IME3_PROGRAMBUFFER_m_1086", 0x000d70f8},
	{"IME3_PROGRAMBUFFER_m_1087", 0x000d70fc},
	{"IME3_PROGRAMBUFFER_m_1088", 0x000d7100},
	{"IME3_PROGRAMBUFFER_m_1089", 0x000d7104},
	{"IME3_PROGRAMBUFFER_m_1090", 0x000d7108},
	{"IME3_PROGRAMBUFFER_m_1091", 0x000d710c},
	{"IME3_PROGRAMBUFFER_m_1092", 0x000d7110},
	{"IME3_PROGRAMBUFFER_m_1093", 0x000d7114},
	{"IME3_PROGRAMBUFFER_m_1094", 0x000d7118},
	{"IME3_PROGRAMBUFFER_m_1095", 0x000d711c},
	{"IME3_PROGRAMBUFFER_m_1096", 0x000d7120},
	{"IME3_PROGRAMBUFFER_m_1097", 0x000d7124},
	{"IME3_PROGRAMBUFFER_m_1098", 0x000d7128},
	{"IME3_PROGRAMBUFFER_m_1099", 0x000d712c},
	{"IME3_PROGRAMBUFFER_m_1100", 0x000d7130},
	{"IME3_PROGRAMBUFFER_m_1101", 0x000d7134},
	{"IME3_PROGRAMBUFFER_m_1102", 0x000d7138},
	{"IME3_PROGRAMBUFFER_m_1103", 0x000d713c},
	{"IME3_PROGRAMBUFFER_m_1104", 0x000d7140},
	{"IME3_PROGRAMBUFFER_m_1105", 0x000d7144},
	{"IME3_PROGRAMBUFFER_m_1106", 0x000d7148},
	{"IME3_PROGRAMBUFFER_m_1107", 0x000d714c},
	{"IME3_PROGRAMBUFFER_m_1108", 0x000d7150},
	{"IME3_PROGRAMBUFFER_m_1109", 0x000d7154},
	{"IME3_PROGRAMBUFFER_m_1110", 0x000d7158},
	{"IME3_PROGRAMBUFFER_m_1111", 0x000d715c},
	{"IME3_PROGRAMBUFFER_m_1112", 0x000d7160},
	{"IME3_PROGRAMBUFFER_m_1113", 0x000d7164},
	{"IME3_PROGRAMBUFFER_m_1114", 0x000d7168},
	{"IME3_PROGRAMBUFFER_m_1115", 0x000d716c},
	{"IME3_PROGRAMBUFFER_m_1116", 0x000d7170},
	{"IME3_PROGRAMBUFFER_m_1117", 0x000d7174},
	{"IME3_PROGRAMBUFFER_m_1118", 0x000d7178},
	{"IME3_PROGRAMBUFFER_m_1119", 0x000d717c},
	{"IME3_PROGRAMBUFFER_m_1120", 0x000d7180},
	{"IME3_PROGRAMBUFFER_m_1121", 0x000d7184},
	{"IME3_PROGRAMBUFFER_m_1122", 0x000d7188},
	{"IME3_PROGRAMBUFFER_m_1123", 0x000d718c},
	{"IME3_PROGRAMBUFFER_m_1124", 0x000d7190},
	{"IME3_PROGRAMBUFFER_m_1125", 0x000d7194},
	{"IME3_PROGRAMBUFFER_m_1126", 0x000d7198},
	{"IME3_PROGRAMBUFFER_m_1127", 0x000d719c},
	{"IME3_PROGRAMBUFFER_m_1128", 0x000d71a0},
	{"IME3_PROGRAMBUFFER_m_1129", 0x000d71a4},
	{"IME3_PROGRAMBUFFER_m_1130", 0x000d71a8},
	{"IME3_PROGRAMBUFFER_m_1131", 0x000d71ac},
	{"IME3_PROGRAMBUFFER_m_1132", 0x000d71b0},
	{"IME3_PROGRAMBUFFER_m_1133", 0x000d71b4},
	{"IME3_PROGRAMBUFFER_m_1134", 0x000d71b8},
	{"IME3_PROGRAMBUFFER_m_1135", 0x000d71bc},
	{"IME3_PROGRAMBUFFER_m_1136", 0x000d71c0},
	{"IME3_PROGRAMBUFFER_m_1137", 0x000d71c4},
	{"IME3_PROGRAMBUFFER_m_1138", 0x000d71c8},
	{"IME3_PROGRAMBUFFER_m_1139", 0x000d71cc},
	{"IME3_PROGRAMBUFFER_m_1140", 0x000d71d0},
	{"IME3_PROGRAMBUFFER_m_1141", 0x000d71d4},
	{"IME3_PROGRAMBUFFER_m_1142", 0x000d71d8},
	{"IME3_PROGRAMBUFFER_m_1143", 0x000d71dc},
	{"IME3_PROGRAMBUFFER_m_1144", 0x000d71e0},
	{"IME3_PROGRAMBUFFER_m_1145", 0x000d71e4},
	{"IME3_PROGRAMBUFFER_m_1146", 0x000d71e8},
	{"IME3_PROGRAMBUFFER_m_1147", 0x000d71ec},
	{"IME3_PROGRAMBUFFER_m_1148", 0x000d71f0},
	{"IME3_PROGRAMBUFFER_m_1149", 0x000d71f4},
	{"IME3_PROGRAMBUFFER_m_1150", 0x000d71f8},
	{"IME3_PROGRAMBUFFER_m_1151", 0x000d71fc},
	{"IME3_PROGRAMBUFFER_m_1152", 0x000d7200},
	{"IME3_PROGRAMBUFFER_m_1153", 0x000d7204},
	{"IME3_PROGRAMBUFFER_m_1154", 0x000d7208},
	{"IME3_PROGRAMBUFFER_m_1155", 0x000d720c},
	{"IME3_PROGRAMBUFFER_m_1156", 0x000d7210},
	{"IME3_PROGRAMBUFFER_m_1157", 0x000d7214},
	{"IME3_PROGRAMBUFFER_m_1158", 0x000d7218},
	{"IME3_PROGRAMBUFFER_m_1159", 0x000d721c},
	{"IME3_PROGRAMBUFFER_m_1160", 0x000d7220},
	{"IME3_PROGRAMBUFFER_m_1161", 0x000d7224},
	{"IME3_PROGRAMBUFFER_m_1162", 0x000d7228},
	{"IME3_PROGRAMBUFFER_m_1163", 0x000d722c},
	{"IME3_PROGRAMBUFFER_m_1164", 0x000d7230},
	{"IME3_PROGRAMBUFFER_m_1165", 0x000d7234},
	{"IME3_PROGRAMBUFFER_m_1166", 0x000d7238},
	{"IME3_PROGRAMBUFFER_m_1167", 0x000d723c},
	{"IME3_PROGRAMBUFFER_m_1168", 0x000d7240},
	{"IME3_PROGRAMBUFFER_m_1169", 0x000d7244},
	{"IME3_PROGRAMBUFFER_m_1170", 0x000d7248},
	{"IME3_PROGRAMBUFFER_m_1171", 0x000d724c},
	{"IME3_PROGRAMBUFFER_m_1172", 0x000d7250},
	{"IME3_PROGRAMBUFFER_m_1173", 0x000d7254},
	{"IME3_PROGRAMBUFFER_m_1174", 0x000d7258},
	{"IME3_PROGRAMBUFFER_m_1175", 0x000d725c},
	{"IME3_PROGRAMBUFFER_m_1176", 0x000d7260},
	{"IME3_PROGRAMBUFFER_m_1177", 0x000d7264},
	{"IME3_PROGRAMBUFFER_m_1178", 0x000d7268},
	{"IME3_PROGRAMBUFFER_m_1179", 0x000d726c},
	{"IME3_PROGRAMBUFFER_m_1180", 0x000d7270},
	{"IME3_PROGRAMBUFFER_m_1181", 0x000d7274},
	{"IME3_PROGRAMBUFFER_m_1182", 0x000d7278},
	{"IME3_PROGRAMBUFFER_m_1183", 0x000d727c},
	{"IME3_PROGRAMBUFFER_m_1184", 0x000d7280},
	{"IME3_PROGRAMBUFFER_m_1185", 0x000d7284},
	{"IME3_PROGRAMBUFFER_m_1186", 0x000d7288},
	{"IME3_PROGRAMBUFFER_m_1187", 0x000d728c},
	{"IME3_PROGRAMBUFFER_m_1188", 0x000d7290},
	{"IME3_PROGRAMBUFFER_m_1189", 0x000d7294},
	{"IME3_PROGRAMBUFFER_m_1190", 0x000d7298},
	{"IME3_PROGRAMBUFFER_m_1191", 0x000d729c},
	{"IME3_PROGRAMBUFFER_m_1192", 0x000d72a0},
	{"IME3_PROGRAMBUFFER_m_1193", 0x000d72a4},
	{"IME3_PROGRAMBUFFER_m_1194", 0x000d72a8},
	{"IME3_PROGRAMBUFFER_m_1195", 0x000d72ac},
	{"IME3_PROGRAMBUFFER_m_1196", 0x000d72b0},
	{"IME3_PROGRAMBUFFER_m_1197", 0x000d72b4},
	{"IME3_PROGRAMBUFFER_m_1198", 0x000d72b8},
	{"IME3_PROGRAMBUFFER_m_1199", 0x000d72bc},
	{"IME3_PROGRAMBUFFER_m_1200", 0x000d72c0},
	{"IME3_PROGRAMBUFFER_m_1201", 0x000d72c4},
	{"IME3_PROGRAMBUFFER_m_1202", 0x000d72c8},
	{"IME3_PROGRAMBUFFER_m_1203", 0x000d72cc},
	{"IME3_PROGRAMBUFFER_m_1204", 0x000d72d0},
	{"IME3_PROGRAMBUFFER_m_1205", 0x000d72d4},
	{"IME3_PROGRAMBUFFER_m_1206", 0x000d72d8},
	{"IME3_PROGRAMBUFFER_m_1207", 0x000d72dc},
	{"IME3_PROGRAMBUFFER_m_1208", 0x000d72e0},
	{"IME3_PROGRAMBUFFER_m_1209", 0x000d72e4},
	{"IME3_PROGRAMBUFFER_m_1210", 0x000d72e8},
	{"IME3_PROGRAMBUFFER_m_1211", 0x000d72ec},
	{"IME3_PROGRAMBUFFER_m_1212", 0x000d72f0},
	{"IME3_PROGRAMBUFFER_m_1213", 0x000d72f4},
	{"IME3_PROGRAMBUFFER_m_1214", 0x000d72f8},
	{"IME3_PROGRAMBUFFER_m_1215", 0x000d72fc},
	{"IME3_PROGRAMBUFFER_m_1216", 0x000d7300},
	{"IME3_PROGRAMBUFFER_m_1217", 0x000d7304},
	{"IME3_PROGRAMBUFFER_m_1218", 0x000d7308},
	{"IME3_PROGRAMBUFFER_m_1219", 0x000d730c},
	{"IME3_PROGRAMBUFFER_m_1220", 0x000d7310},
	{"IME3_PROGRAMBUFFER_m_1221", 0x000d7314},
	{"IME3_PROGRAMBUFFER_m_1222", 0x000d7318},
	{"IME3_PROGRAMBUFFER_m_1223", 0x000d731c},
	{"IME3_PROGRAMBUFFER_m_1224", 0x000d7320},
	{"IME3_PROGRAMBUFFER_m_1225", 0x000d7324},
	{"IME3_PROGRAMBUFFER_m_1226", 0x000d7328},
	{"IME3_PROGRAMBUFFER_m_1227", 0x000d732c},
	{"IME3_PROGRAMBUFFER_m_1228", 0x000d7330},
	{"IME3_PROGRAMBUFFER_m_1229", 0x000d7334},
	{"IME3_PROGRAMBUFFER_m_1230", 0x000d7338},
	{"IME3_PROGRAMBUFFER_m_1231", 0x000d733c},
	{"IME3_PROGRAMBUFFER_m_1232", 0x000d7340},
	{"IME3_PROGRAMBUFFER_m_1233", 0x000d7344},
	{"IME3_PROGRAMBUFFER_m_1234", 0x000d7348},
	{"IME3_PROGRAMBUFFER_m_1235", 0x000d734c},
	{"IME3_PROGRAMBUFFER_m_1236", 0x000d7350},
	{"IME3_PROGRAMBUFFER_m_1237", 0x000d7354},
	{"IME3_PROGRAMBUFFER_m_1238", 0x000d7358},
	{"IME3_PROGRAMBUFFER_m_1239", 0x000d735c},
	{"IME3_PROGRAMBUFFER_m_1240", 0x000d7360},
	{"IME3_PROGRAMBUFFER_m_1241", 0x000d7364},
	{"IME3_PROGRAMBUFFER_m_1242", 0x000d7368},
	{"IME3_PROGRAMBUFFER_m_1243", 0x000d736c},
	{"IME3_PROGRAMBUFFER_m_1244", 0x000d7370},
	{"IME3_PROGRAMBUFFER_m_1245", 0x000d7374},
	{"IME3_PROGRAMBUFFER_m_1246", 0x000d7378},
	{"IME3_PROGRAMBUFFER_m_1247", 0x000d737c},
	{"IME3_PROGRAMBUFFER_m_1248", 0x000d7380},
	{"IME3_PROGRAMBUFFER_m_1249", 0x000d7384},
	{"IME3_PROGRAMBUFFER_m_1250", 0x000d7388},
	{"IME3_PROGRAMBUFFER_m_1251", 0x000d738c},
	{"IME3_PROGRAMBUFFER_m_1252", 0x000d7390},
	{"IME3_PROGRAMBUFFER_m_1253", 0x000d7394},
	{"IME3_PROGRAMBUFFER_m_1254", 0x000d7398},
	{"IME3_PROGRAMBUFFER_m_1255", 0x000d739c},
	{"IME3_PROGRAMBUFFER_m_1256", 0x000d73a0},
	{"IME3_PROGRAMBUFFER_m_1257", 0x000d73a4},
	{"IME3_PROGRAMBUFFER_m_1258", 0x000d73a8},
	{"IME3_PROGRAMBUFFER_m_1259", 0x000d73ac},
	{"IME3_PROGRAMBUFFER_m_1260", 0x000d73b0},
	{"IME3_PROGRAMBUFFER_m_1261", 0x000d73b4},
	{"IME3_PROGRAMBUFFER_m_1262", 0x000d73b8},
	{"IME3_PROGRAMBUFFER_m_1263", 0x000d73bc},
	{"IME3_PROGRAMBUFFER_m_1264", 0x000d73c0},
	{"IME3_PROGRAMBUFFER_m_1265", 0x000d73c4},
	{"IME3_PROGRAMBUFFER_m_1266", 0x000d73c8},
	{"IME3_PROGRAMBUFFER_m_1267", 0x000d73cc},
	{"IME3_PROGRAMBUFFER_m_1268", 0x000d73d0},
	{"IME3_PROGRAMBUFFER_m_1269", 0x000d73d4},
	{"IME3_PROGRAMBUFFER_m_1270", 0x000d73d8},
	{"IME3_PROGRAMBUFFER_m_1271", 0x000d73dc},
	{"IME3_PROGRAMBUFFER_m_1272", 0x000d73e0},
	{"IME3_PROGRAMBUFFER_m_1273", 0x000d73e4},
	{"IME3_PROGRAMBUFFER_m_1274", 0x000d73e8},
	{"IME3_PROGRAMBUFFER_m_1275", 0x000d73ec},
	{"IME3_PROGRAMBUFFER_m_1276", 0x000d73f0},
	{"IME3_PROGRAMBUFFER_m_1277", 0x000d73f4},
	{"IME3_PROGRAMBUFFER_m_1278", 0x000d73f8},
	{"IME3_PROGRAMBUFFER_m_1279", 0x000d73fc},
	{"IME3_PROGRAMBUFFER_m_1280", 0x000d7400},
	{"IME3_PROGRAMBUFFER_m_1281", 0x000d7404},
	{"IME3_PROGRAMBUFFER_m_1282", 0x000d7408},
	{"IME3_PROGRAMBUFFER_m_1283", 0x000d740c},
	{"IME3_PROGRAMBUFFER_m_1284", 0x000d7410},
	{"IME3_PROGRAMBUFFER_m_1285", 0x000d7414},
	{"IME3_PROGRAMBUFFER_m_1286", 0x000d7418},
	{"IME3_PROGRAMBUFFER_m_1287", 0x000d741c},
	{"IME3_PROGRAMBUFFER_m_1288", 0x000d7420},
	{"IME3_PROGRAMBUFFER_m_1289", 0x000d7424},
	{"IME3_PROGRAMBUFFER_m_1290", 0x000d7428},
	{"IME3_PROGRAMBUFFER_m_1291", 0x000d742c},
	{"IME3_PROGRAMBUFFER_m_1292", 0x000d7430},
	{"IME3_PROGRAMBUFFER_m_1293", 0x000d7434},
	{"IME3_PROGRAMBUFFER_m_1294", 0x000d7438},
	{"IME3_PROGRAMBUFFER_m_1295", 0x000d743c},
	{"IME3_PROGRAMBUFFER_m_1296", 0x000d7440},
	{"IME3_PROGRAMBUFFER_m_1297", 0x000d7444},
	{"IME3_PROGRAMBUFFER_m_1298", 0x000d7448},
	{"IME3_PROGRAMBUFFER_m_1299", 0x000d744c},
	{"IME3_PROGRAMBUFFER_m_1300", 0x000d7450},
	{"IME3_PROGRAMBUFFER_m_1301", 0x000d7454},
	{"IME3_PROGRAMBUFFER_m_1302", 0x000d7458},
	{"IME3_PROGRAMBUFFER_m_1303", 0x000d745c},
	{"IME3_PROGRAMBUFFER_m_1304", 0x000d7460},
	{"IME3_PROGRAMBUFFER_m_1305", 0x000d7464},
	{"IME3_PROGRAMBUFFER_m_1306", 0x000d7468},
	{"IME3_PROGRAMBUFFER_m_1307", 0x000d746c},
	{"IME3_PROGRAMBUFFER_m_1308", 0x000d7470},
	{"IME3_PROGRAMBUFFER_m_1309", 0x000d7474},
	{"IME3_PROGRAMBUFFER_m_1310", 0x000d7478},
	{"IME3_PROGRAMBUFFER_m_1311", 0x000d747c},
	{"IME3_PROGRAMBUFFER_m_1312", 0x000d7480},
	{"IME3_PROGRAMBUFFER_m_1313", 0x000d7484},
	{"IME3_PROGRAMBUFFER_m_1314", 0x000d7488},
	{"IME3_PROGRAMBUFFER_m_1315", 0x000d748c},
	{"IME3_PROGRAMBUFFER_m_1316", 0x000d7490},
	{"IME3_PROGRAMBUFFER_m_1317", 0x000d7494},
	{"IME3_PROGRAMBUFFER_m_1318", 0x000d7498},
	{"IME3_PROGRAMBUFFER_m_1319", 0x000d749c},
	{"IME3_PROGRAMBUFFER_m_1320", 0x000d74a0},
	{"IME3_PROGRAMBUFFER_m_1321", 0x000d74a4},
	{"IME3_PROGRAMBUFFER_m_1322", 0x000d74a8},
	{"IME3_PROGRAMBUFFER_m_1323", 0x000d74ac},
	{"IME3_PROGRAMBUFFER_m_1324", 0x000d74b0},
	{"IME3_PROGRAMBUFFER_m_1325", 0x000d74b4},
	{"IME3_PROGRAMBUFFER_m_1326", 0x000d74b8},
	{"IME3_PROGRAMBUFFER_m_1327", 0x000d74bc},
	{"IME3_PROGRAMBUFFER_m_1328", 0x000d74c0},
	{"IME3_PROGRAMBUFFER_m_1329", 0x000d74c4},
	{"IME3_PROGRAMBUFFER_m_1330", 0x000d74c8},
	{"IME3_PROGRAMBUFFER_m_1331", 0x000d74cc},
	{"IME3_PROGRAMBUFFER_m_1332", 0x000d74d0},
	{"IME3_PROGRAMBUFFER_m_1333", 0x000d74d4},
	{"IME3_PROGRAMBUFFER_m_1334", 0x000d74d8},
	{"IME3_PROGRAMBUFFER_m_1335", 0x000d74dc},
	{"IME3_PROGRAMBUFFER_m_1336", 0x000d74e0},
	{"IME3_PROGRAMBUFFER_m_1337", 0x000d74e4},
	{"IME3_PROGRAMBUFFER_m_1338", 0x000d74e8},
	{"IME3_PROGRAMBUFFER_m_1339", 0x000d74ec},
	{"IME3_PROGRAMBUFFER_m_1340", 0x000d74f0},
	{"IME3_PROGRAMBUFFER_m_1341", 0x000d74f4},
	{"IME3_PROGRAMBUFFER_m_1342", 0x000d74f8},
	{"IME3_PROGRAMBUFFER_m_1343", 0x000d74fc},
	{"IME3_PROGRAMBUFFER_m_1344", 0x000d7500},
	{"IME3_PROGRAMBUFFER_m_1345", 0x000d7504},
	{"IME3_PROGRAMBUFFER_m_1346", 0x000d7508},
	{"IME3_PROGRAMBUFFER_m_1347", 0x000d750c},
	{"IME3_PROGRAMBUFFER_m_1348", 0x000d7510},
	{"IME3_PROGRAMBUFFER_m_1349", 0x000d7514},
	{"IME3_PROGRAMBUFFER_m_1350", 0x000d7518},
	{"IME3_PROGRAMBUFFER_m_1351", 0x000d751c},
	{"IME3_PROGRAMBUFFER_m_1352", 0x000d7520},
	{"IME3_PROGRAMBUFFER_m_1353", 0x000d7524},
	{"IME3_PROGRAMBUFFER_m_1354", 0x000d7528},
	{"IME3_PROGRAMBUFFER_m_1355", 0x000d752c},
	{"IME3_PROGRAMBUFFER_m_1356", 0x000d7530},
	{"IME3_PROGRAMBUFFER_m_1357", 0x000d7534},
	{"IME3_PROGRAMBUFFER_m_1358", 0x000d7538},
	{"IME3_PROGRAMBUFFER_m_1359", 0x000d753c},
	{"IME3_PROGRAMBUFFER_m_1360", 0x000d7540},
	{"IME3_PROGRAMBUFFER_m_1361", 0x000d7544},
	{"IME3_PROGRAMBUFFER_m_1362", 0x000d7548},
	{"IME3_PROGRAMBUFFER_m_1363", 0x000d754c},
	{"IME3_PROGRAMBUFFER_m_1364", 0x000d7550},
	{"IME3_PROGRAMBUFFER_m_1365", 0x000d7554},
	{"IME3_PROGRAMBUFFER_m_1366", 0x000d7558},
	{"IME3_PROGRAMBUFFER_m_1367", 0x000d755c},
	{"IME3_PROGRAMBUFFER_m_1368", 0x000d7560},
	{"IME3_PROGRAMBUFFER_m_1369", 0x000d7564},
	{"IME3_PROGRAMBUFFER_m_1370", 0x000d7568},
	{"IME3_PROGRAMBUFFER_m_1371", 0x000d756c},
	{"IME3_PROGRAMBUFFER_m_1372", 0x000d7570},
	{"IME3_PROGRAMBUFFER_m_1373", 0x000d7574},
	{"IME3_PROGRAMBUFFER_m_1374", 0x000d7578},
	{"IME3_PROGRAMBUFFER_m_1375", 0x000d757c},
	{"IME3_PROGRAMBUFFER_m_1376", 0x000d7580},
	{"IME3_PROGRAMBUFFER_m_1377", 0x000d7584},
	{"IME3_PROGRAMBUFFER_m_1378", 0x000d7588},
	{"IME3_PROGRAMBUFFER_m_1379", 0x000d758c},
	{"IME3_PROGRAMBUFFER_m_1380", 0x000d7590},
	{"IME3_PROGRAMBUFFER_m_1381", 0x000d7594},
	{"IME3_PROGRAMBUFFER_m_1382", 0x000d7598},
	{"IME3_PROGRAMBUFFER_m_1383", 0x000d759c},
	{"IME3_PROGRAMBUFFER_m_1384", 0x000d75a0},
	{"IME3_PROGRAMBUFFER_m_1385", 0x000d75a4},
	{"IME3_PROGRAMBUFFER_m_1386", 0x000d75a8},
	{"IME3_PROGRAMBUFFER_m_1387", 0x000d75ac},
	{"IME3_PROGRAMBUFFER_m_1388", 0x000d75b0},
	{"IME3_PROGRAMBUFFER_m_1389", 0x000d75b4},
	{"IME3_PROGRAMBUFFER_m_1390", 0x000d75b8},
	{"IME3_PROGRAMBUFFER_m_1391", 0x000d75bc},
	{"IME3_PROGRAMBUFFER_m_1392", 0x000d75c0},
	{"IME3_PROGRAMBUFFER_m_1393", 0x000d75c4},
	{"IME3_PROGRAMBUFFER_m_1394", 0x000d75c8},
	{"IME3_PROGRAMBUFFER_m_1395", 0x000d75cc},
	{"IME3_PROGRAMBUFFER_m_1396", 0x000d75d0},
	{"IME3_PROGRAMBUFFER_m_1397", 0x000d75d4},
	{"IME3_PROGRAMBUFFER_m_1398", 0x000d75d8},
	{"IME3_PROGRAMBUFFER_m_1399", 0x000d75dc},
	{"IME3_PROGRAMBUFFER_m_1400", 0x000d75e0},
	{"IME3_PROGRAMBUFFER_m_1401", 0x000d75e4},
	{"IME3_PROGRAMBUFFER_m_1402", 0x000d75e8},
	{"IME3_PROGRAMBUFFER_m_1403", 0x000d75ec},
	{"IME3_PROGRAMBUFFER_m_1404", 0x000d75f0},
	{"IME3_PROGRAMBUFFER_m_1405", 0x000d75f4},
	{"IME3_PROGRAMBUFFER_m_1406", 0x000d75f8},
	{"IME3_PROGRAMBUFFER_m_1407", 0x000d75fc},
	{"IME3_PROGRAMBUFFER_m_1408", 0x000d7600},
	{"IME3_PROGRAMBUFFER_m_1409", 0x000d7604},
	{"IME3_PROGRAMBUFFER_m_1410", 0x000d7608},
	{"IME3_PROGRAMBUFFER_m_1411", 0x000d760c},
	{"IME3_PROGRAMBUFFER_m_1412", 0x000d7610},
	{"IME3_PROGRAMBUFFER_m_1413", 0x000d7614},
	{"IME3_PROGRAMBUFFER_m_1414", 0x000d7618},
	{"IME3_PROGRAMBUFFER_m_1415", 0x000d761c},
	{"IME3_PROGRAMBUFFER_m_1416", 0x000d7620},
	{"IME3_PROGRAMBUFFER_m_1417", 0x000d7624},
	{"IME3_PROGRAMBUFFER_m_1418", 0x000d7628},
	{"IME3_PROGRAMBUFFER_m_1419", 0x000d762c},
	{"IME3_PROGRAMBUFFER_m_1420", 0x000d7630},
	{"IME3_PROGRAMBUFFER_m_1421", 0x000d7634},
	{"IME3_PROGRAMBUFFER_m_1422", 0x000d7638},
	{"IME3_PROGRAMBUFFER_m_1423", 0x000d763c},
	{"IME3_PROGRAMBUFFER_m_1424", 0x000d7640},
	{"IME3_PROGRAMBUFFER_m_1425", 0x000d7644},
	{"IME3_PROGRAMBUFFER_m_1426", 0x000d7648},
	{"IME3_PROGRAMBUFFER_m_1427", 0x000d764c},
	{"IME3_PROGRAMBUFFER_m_1428", 0x000d7650},
	{"IME3_PROGRAMBUFFER_m_1429", 0x000d7654},
	{"IME3_PROGRAMBUFFER_m_1430", 0x000d7658},
	{"IME3_PROGRAMBUFFER_m_1431", 0x000d765c},
	{"IME3_PROGRAMBUFFER_m_1432", 0x000d7660},
	{"IME3_PROGRAMBUFFER_m_1433", 0x000d7664},
	{"IME3_PROGRAMBUFFER_m_1434", 0x000d7668},
	{"IME3_PROGRAMBUFFER_m_1435", 0x000d766c},
	{"IME3_PROGRAMBUFFER_m_1436", 0x000d7670},
	{"IME3_PROGRAMBUFFER_m_1437", 0x000d7674},
	{"IME3_PROGRAMBUFFER_m_1438", 0x000d7678},
	{"IME3_PROGRAMBUFFER_m_1439", 0x000d767c},
	{"IME3_PROGRAMBUFFER_m_1440", 0x000d7680},
	{"IME3_PROGRAMBUFFER_m_1441", 0x000d7684},
	{"IME3_PROGRAMBUFFER_m_1442", 0x000d7688},
	{"IME3_PROGRAMBUFFER_m_1443", 0x000d768c},
	{"IME3_PROGRAMBUFFER_m_1444", 0x000d7690},
	{"IME3_PROGRAMBUFFER_m_1445", 0x000d7694},
	{"IME3_PROGRAMBUFFER_m_1446", 0x000d7698},
	{"IME3_PROGRAMBUFFER_m_1447", 0x000d769c},
	{"IME3_PROGRAMBUFFER_m_1448", 0x000d76a0},
	{"IME3_PROGRAMBUFFER_m_1449", 0x000d76a4},
	{"IME3_PROGRAMBUFFER_m_1450", 0x000d76a8},
	{"IME3_PROGRAMBUFFER_m_1451", 0x000d76ac},
	{"IME3_PROGRAMBUFFER_m_1452", 0x000d76b0},
	{"IME3_PROGRAMBUFFER_m_1453", 0x000d76b4},
	{"IME3_PROGRAMBUFFER_m_1454", 0x000d76b8},
	{"IME3_PROGRAMBUFFER_m_1455", 0x000d76bc},
	{"IME3_PROGRAMBUFFER_m_1456", 0x000d76c0},
	{"IME3_PROGRAMBUFFER_m_1457", 0x000d76c4},
	{"IME3_PROGRAMBUFFER_m_1458", 0x000d76c8},
	{"IME3_PROGRAMBUFFER_m_1459", 0x000d76cc},
	{"IME3_PROGRAMBUFFER_m_1460", 0x000d76d0},
	{"IME3_PROGRAMBUFFER_m_1461", 0x000d76d4},
	{"IME3_PROGRAMBUFFER_m_1462", 0x000d76d8},
	{"IME3_PROGRAMBUFFER_m_1463", 0x000d76dc},
	{"IME3_PROGRAMBUFFER_m_1464", 0x000d76e0},
	{"IME3_PROGRAMBUFFER_m_1465", 0x000d76e4},
	{"IME3_PROGRAMBUFFER_m_1466", 0x000d76e8},
	{"IME3_PROGRAMBUFFER_m_1467", 0x000d76ec},
	{"IME3_PROGRAMBUFFER_m_1468", 0x000d76f0},
	{"IME3_PROGRAMBUFFER_m_1469", 0x000d76f4},
	{"IME3_PROGRAMBUFFER_m_1470", 0x000d76f8},
	{"IME3_PROGRAMBUFFER_m_1471", 0x000d76fc},
	{"IME3_PROGRAMBUFFER_m_1472", 0x000d7700},
	{"IME3_PROGRAMBUFFER_m_1473", 0x000d7704},
	{"IME3_PROGRAMBUFFER_m_1474", 0x000d7708},
	{"IME3_PROGRAMBUFFER_m_1475", 0x000d770c},
	{"IME3_PROGRAMBUFFER_m_1476", 0x000d7710},
	{"IME3_PROGRAMBUFFER_m_1477", 0x000d7714},
	{"IME3_PROGRAMBUFFER_m_1478", 0x000d7718},
	{"IME3_PROGRAMBUFFER_m_1479", 0x000d771c},
	{"IME3_PROGRAMBUFFER_m_1480", 0x000d7720},
	{"IME3_PROGRAMBUFFER_m_1481", 0x000d7724},
	{"IME3_PROGRAMBUFFER_m_1482", 0x000d7728},
	{"IME3_PROGRAMBUFFER_m_1483", 0x000d772c},
	{"IME3_PROGRAMBUFFER_m_1484", 0x000d7730},
	{"IME3_PROGRAMBUFFER_m_1485", 0x000d7734},
	{"IME3_PROGRAMBUFFER_m_1486", 0x000d7738},
	{"IME3_PROGRAMBUFFER_m_1487", 0x000d773c},
	{"IME3_PROGRAMBUFFER_m_1488", 0x000d7740},
	{"IME3_PROGRAMBUFFER_m_1489", 0x000d7744},
	{"IME3_PROGRAMBUFFER_m_1490", 0x000d7748},
	{"IME3_PROGRAMBUFFER_m_1491", 0x000d774c},
	{"IME3_PROGRAMBUFFER_m_1492", 0x000d7750},
	{"IME3_PROGRAMBUFFER_m_1493", 0x000d7754},
	{"IME3_PROGRAMBUFFER_m_1494", 0x000d7758},
	{"IME3_PROGRAMBUFFER_m_1495", 0x000d775c},
	{"IME3_PROGRAMBUFFER_m_1496", 0x000d7760},
	{"IME3_PROGRAMBUFFER_m_1497", 0x000d7764},
	{"IME3_PROGRAMBUFFER_m_1498", 0x000d7768},
	{"IME3_PROGRAMBUFFER_m_1499", 0x000d776c},
	{"IME3_PROGRAMBUFFER_m_1500", 0x000d7770},
	{"IME3_PROGRAMBUFFER_m_1501", 0x000d7774},
	{"IME3_PROGRAMBUFFER_m_1502", 0x000d7778},
	{"IME3_PROGRAMBUFFER_m_1503", 0x000d777c},
	{"IME3_PROGRAMBUFFER_m_1504", 0x000d7780},
	{"IME3_PROGRAMBUFFER_m_1505", 0x000d7784},
	{"IME3_PROGRAMBUFFER_m_1506", 0x000d7788},
	{"IME3_PROGRAMBUFFER_m_1507", 0x000d778c},
	{"IME3_PROGRAMBUFFER_m_1508", 0x000d7790},
	{"IME3_PROGRAMBUFFER_m_1509", 0x000d7794},
	{"IME3_PROGRAMBUFFER_m_1510", 0x000d7798},
	{"IME3_PROGRAMBUFFER_m_1511", 0x000d779c},
	{"IME3_PROGRAMBUFFER_m_1512", 0x000d77a0},
	{"IME3_PROGRAMBUFFER_m_1513", 0x000d77a4},
	{"IME3_PROGRAMBUFFER_m_1514", 0x000d77a8},
	{"IME3_PROGRAMBUFFER_m_1515", 0x000d77ac},
	{"IME3_PROGRAMBUFFER_m_1516", 0x000d77b0},
	{"IME3_PROGRAMBUFFER_m_1517", 0x000d77b4},
	{"IME3_PROGRAMBUFFER_m_1518", 0x000d77b8},
	{"IME3_PROGRAMBUFFER_m_1519", 0x000d77bc},
	{"IME3_PROGRAMBUFFER_m_1520", 0x000d77c0},
	{"IME3_PROGRAMBUFFER_m_1521", 0x000d77c4},
	{"IME3_PROGRAMBUFFER_m_1522", 0x000d77c8},
	{"IME3_PROGRAMBUFFER_m_1523", 0x000d77cc},
	{"IME3_PROGRAMBUFFER_m_1524", 0x000d77d0},
	{"IME3_PROGRAMBUFFER_m_1525", 0x000d77d4},
	{"IME3_PROGRAMBUFFER_m_1526", 0x000d77d8},
	{"IME3_PROGRAMBUFFER_m_1527", 0x000d77dc},
	{"IME3_PROGRAMBUFFER_m_1528", 0x000d77e0},
	{"IME3_PROGRAMBUFFER_m_1529", 0x000d77e4},
	{"IME3_PROGRAMBUFFER_m_1530", 0x000d77e8},
	{"IME3_PROGRAMBUFFER_m_1531", 0x000d77ec},
	{"IME3_PROGRAMBUFFER_m_1532", 0x000d77f0},
	{"IME3_PROGRAMBUFFER_m_1533", 0x000d77f4},
	{"IME3_PROGRAMBUFFER_m_1534", 0x000d77f8},
	{"IME3_PROGRAMBUFFER_m_1535", 0x000d77fc},
	{"IME3_PROGRAMBUFFER_m_1536", 0x000d7800},
	{"IME3_PROGRAMBUFFER_m_1537", 0x000d7804},
	{"IME3_PROGRAMBUFFER_m_1538", 0x000d7808},
	{"IME3_PROGRAMBUFFER_m_1539", 0x000d780c},
	{"IME3_PROGRAMBUFFER_m_1540", 0x000d7810},
	{"IME3_PROGRAMBUFFER_m_1541", 0x000d7814},
	{"IME3_PROGRAMBUFFER_m_1542", 0x000d7818},
	{"IME3_PROGRAMBUFFER_m_1543", 0x000d781c},
	{"IME3_PROGRAMBUFFER_m_1544", 0x000d7820},
	{"IME3_PROGRAMBUFFER_m_1545", 0x000d7824},
	{"IME3_PROGRAMBUFFER_m_1546", 0x000d7828},
	{"IME3_PROGRAMBUFFER_m_1547", 0x000d782c},
	{"IME3_PROGRAMBUFFER_m_1548", 0x000d7830},
	{"IME3_PROGRAMBUFFER_m_1549", 0x000d7834},
	{"IME3_PROGRAMBUFFER_m_1550", 0x000d7838},
	{"IME3_PROGRAMBUFFER_m_1551", 0x000d783c},
	{"IME3_PROGRAMBUFFER_m_1552", 0x000d7840},
	{"IME3_PROGRAMBUFFER_m_1553", 0x000d7844},
	{"IME3_PROGRAMBUFFER_m_1554", 0x000d7848},
	{"IME3_PROGRAMBUFFER_m_1555", 0x000d784c},
	{"IME3_PROGRAMBUFFER_m_1556", 0x000d7850},
	{"IME3_PROGRAMBUFFER_m_1557", 0x000d7854},
	{"IME3_PROGRAMBUFFER_m_1558", 0x000d7858},
	{"IME3_PROGRAMBUFFER_m_1559", 0x000d785c},
	{"IME3_PROGRAMBUFFER_m_1560", 0x000d7860},
	{"IME3_PROGRAMBUFFER_m_1561", 0x000d7864},
	{"IME3_PROGRAMBUFFER_m_1562", 0x000d7868},
	{"IME3_PROGRAMBUFFER_m_1563", 0x000d786c},
	{"IME3_PROGRAMBUFFER_m_1564", 0x000d7870},
	{"IME3_PROGRAMBUFFER_m_1565", 0x000d7874},
	{"IME3_PROGRAMBUFFER_m_1566", 0x000d7878},
	{"IME3_PROGRAMBUFFER_m_1567", 0x000d787c},
	{"IME3_PROGRAMBUFFER_m_1568", 0x000d7880},
	{"IME3_PROGRAMBUFFER_m_1569", 0x000d7884},
	{"IME3_PROGRAMBUFFER_m_1570", 0x000d7888},
	{"IME3_PROGRAMBUFFER_m_1571", 0x000d788c},
	{"IME3_PROGRAMBUFFER_m_1572", 0x000d7890},
	{"IME3_PROGRAMBUFFER_m_1573", 0x000d7894},
	{"IME3_PROGRAMBUFFER_m_1574", 0x000d7898},
	{"IME3_PROGRAMBUFFER_m_1575", 0x000d789c},
	{"IME3_PROGRAMBUFFER_m_1576", 0x000d78a0},
	{"IME3_PROGRAMBUFFER_m_1577", 0x000d78a4},
	{"IME3_PROGRAMBUFFER_m_1578", 0x000d78a8},
	{"IME3_PROGRAMBUFFER_m_1579", 0x000d78ac},
	{"IME3_PROGRAMBUFFER_m_1580", 0x000d78b0},
	{"IME3_PROGRAMBUFFER_m_1581", 0x000d78b4},
	{"IME3_PROGRAMBUFFER_m_1582", 0x000d78b8},
	{"IME3_PROGRAMBUFFER_m_1583", 0x000d78bc},
	{"IME3_PROGRAMBUFFER_m_1584", 0x000d78c0},
	{"IME3_PROGRAMBUFFER_m_1585", 0x000d78c4},
	{"IME3_PROGRAMBUFFER_m_1586", 0x000d78c8},
	{"IME3_PROGRAMBUFFER_m_1587", 0x000d78cc},
	{"IME3_PROGRAMBUFFER_m_1588", 0x000d78d0},
	{"IME3_PROGRAMBUFFER_m_1589", 0x000d78d4},
	{"IME3_PROGRAMBUFFER_m_1590", 0x000d78d8},
	{"IME3_PROGRAMBUFFER_m_1591", 0x000d78dc},
	{"IME3_PROGRAMBUFFER_m_1592", 0x000d78e0},
	{"IME3_PROGRAMBUFFER_m_1593", 0x000d78e4},
	{"IME3_PROGRAMBUFFER_m_1594", 0x000d78e8},
	{"IME3_PROGRAMBUFFER_m_1595", 0x000d78ec},
	{"IME3_PROGRAMBUFFER_m_1596", 0x000d78f0},
	{"IME3_PROGRAMBUFFER_m_1597", 0x000d78f4},
	{"IME3_PROGRAMBUFFER_m_1598", 0x000d78f8},
	{"IME3_PROGRAMBUFFER_m_1599", 0x000d78fc},
	{"IME3_PROGRAMBUFFER_m_1600", 0x000d7900},
	{"IME3_PROGRAMBUFFER_m_1601", 0x000d7904},
	{"IME3_PROGRAMBUFFER_m_1602", 0x000d7908},
	{"IME3_PROGRAMBUFFER_m_1603", 0x000d790c},
	{"IME3_PROGRAMBUFFER_m_1604", 0x000d7910},
	{"IME3_PROGRAMBUFFER_m_1605", 0x000d7914},
	{"IME3_PROGRAMBUFFER_m_1606", 0x000d7918},
	{"IME3_PROGRAMBUFFER_m_1607", 0x000d791c},
	{"IME3_PROGRAMBUFFER_m_1608", 0x000d7920},
	{"IME3_PROGRAMBUFFER_m_1609", 0x000d7924},
	{"IME3_PROGRAMBUFFER_m_1610", 0x000d7928},
	{"IME3_PROGRAMBUFFER_m_1611", 0x000d792c},
	{"IME3_PROGRAMBUFFER_m_1612", 0x000d7930},
	{"IME3_PROGRAMBUFFER_m_1613", 0x000d7934},
	{"IME3_PROGRAMBUFFER_m_1614", 0x000d7938},
	{"IME3_PROGRAMBUFFER_m_1615", 0x000d793c},
	{"IME3_PROGRAMBUFFER_m_1616", 0x000d7940},
	{"IME3_PROGRAMBUFFER_m_1617", 0x000d7944},
	{"IME3_PROGRAMBUFFER_m_1618", 0x000d7948},
	{"IME3_PROGRAMBUFFER_m_1619", 0x000d794c},
	{"IME3_PROGRAMBUFFER_m_1620", 0x000d7950},
	{"IME3_PROGRAMBUFFER_m_1621", 0x000d7954},
	{"IME3_PROGRAMBUFFER_m_1622", 0x000d7958},
	{"IME3_PROGRAMBUFFER_m_1623", 0x000d795c},
	{"IME3_PROGRAMBUFFER_m_1624", 0x000d7960},
	{"IME3_PROGRAMBUFFER_m_1625", 0x000d7964},
	{"IME3_PROGRAMBUFFER_m_1626", 0x000d7968},
	{"IME3_PROGRAMBUFFER_m_1627", 0x000d796c},
	{"IME3_PROGRAMBUFFER_m_1628", 0x000d7970},
	{"IME3_PROGRAMBUFFER_m_1629", 0x000d7974},
	{"IME3_PROGRAMBUFFER_m_1630", 0x000d7978},
	{"IME3_PROGRAMBUFFER_m_1631", 0x000d797c},
	{"IME3_PROGRAMBUFFER_m_1632", 0x000d7980},
	{"IME3_PROGRAMBUFFER_m_1633", 0x000d7984},
	{"IME3_PROGRAMBUFFER_m_1634", 0x000d7988},
	{"IME3_PROGRAMBUFFER_m_1635", 0x000d798c},
	{"IME3_PROGRAMBUFFER_m_1636", 0x000d7990},
	{"IME3_PROGRAMBUFFER_m_1637", 0x000d7994},
	{"IME3_PROGRAMBUFFER_m_1638", 0x000d7998},
	{"IME3_PROGRAMBUFFER_m_1639", 0x000d799c},
	{"IME3_PROGRAMBUFFER_m_1640", 0x000d79a0},
	{"IME3_PROGRAMBUFFER_m_1641", 0x000d79a4},
	{"IME3_PROGRAMBUFFER_m_1642", 0x000d79a8},
	{"IME3_PROGRAMBUFFER_m_1643", 0x000d79ac},
	{"IME3_PROGRAMBUFFER_m_1644", 0x000d79b0},
	{"IME3_PROGRAMBUFFER_m_1645", 0x000d79b4},
	{"IME3_PROGRAMBUFFER_m_1646", 0x000d79b8},
	{"IME3_PROGRAMBUFFER_m_1647", 0x000d79bc},
	{"IME3_PROGRAMBUFFER_m_1648", 0x000d79c0},
	{"IME3_PROGRAMBUFFER_m_1649", 0x000d79c4},
	{"IME3_PROGRAMBUFFER_m_1650", 0x000d79c8},
	{"IME3_PROGRAMBUFFER_m_1651", 0x000d79cc},
	{"IME3_PROGRAMBUFFER_m_1652", 0x000d79d0},
	{"IME3_PROGRAMBUFFER_m_1653", 0x000d79d4},
	{"IME3_PROGRAMBUFFER_m_1654", 0x000d79d8},
	{"IME3_PROGRAMBUFFER_m_1655", 0x000d79dc},
	{"IME3_PROGRAMBUFFER_m_1656", 0x000d79e0},
	{"IME3_PROGRAMBUFFER_m_1657", 0x000d79e4},
	{"IME3_PROGRAMBUFFER_m_1658", 0x000d79e8},
	{"IME3_PROGRAMBUFFER_m_1659", 0x000d79ec},
	{"IME3_PROGRAMBUFFER_m_1660", 0x000d79f0},
	{"IME3_PROGRAMBUFFER_m_1661", 0x000d79f4},
	{"IME3_PROGRAMBUFFER_m_1662", 0x000d79f8},
	{"IME3_PROGRAMBUFFER_m_1663", 0x000d79fc},
	{"IME3_PROGRAMBUFFER_m_1664", 0x000d7a00},
	{"IME3_PROGRAMBUFFER_m_1665", 0x000d7a04},
	{"IME3_PROGRAMBUFFER_m_1666", 0x000d7a08},
	{"IME3_PROGRAMBUFFER_m_1667", 0x000d7a0c},
	{"IME3_PROGRAMBUFFER_m_1668", 0x000d7a10},
	{"IME3_PROGRAMBUFFER_m_1669", 0x000d7a14},
	{"IME3_PROGRAMBUFFER_m_1670", 0x000d7a18},
	{"IME3_PROGRAMBUFFER_m_1671", 0x000d7a1c},
	{"IME3_PROGRAMBUFFER_m_1672", 0x000d7a20},
	{"IME3_PROGRAMBUFFER_m_1673", 0x000d7a24},
	{"IME3_PROGRAMBUFFER_m_1674", 0x000d7a28},
	{"IME3_PROGRAMBUFFER_m_1675", 0x000d7a2c},
	{"IME3_PROGRAMBUFFER_m_1676", 0x000d7a30},
	{"IME3_PROGRAMBUFFER_m_1677", 0x000d7a34},
	{"IME3_PROGRAMBUFFER_m_1678", 0x000d7a38},
	{"IME3_PROGRAMBUFFER_m_1679", 0x000d7a3c},
	{"IME3_PROGRAMBUFFER_m_1680", 0x000d7a40},
	{"IME3_PROGRAMBUFFER_m_1681", 0x000d7a44},
	{"IME3_PROGRAMBUFFER_m_1682", 0x000d7a48},
	{"IME3_PROGRAMBUFFER_m_1683", 0x000d7a4c},
	{"IME3_PROGRAMBUFFER_m_1684", 0x000d7a50},
	{"IME3_PROGRAMBUFFER_m_1685", 0x000d7a54},
	{"IME3_PROGRAMBUFFER_m_1686", 0x000d7a58},
	{"IME3_PROGRAMBUFFER_m_1687", 0x000d7a5c},
	{"IME3_PROGRAMBUFFER_m_1688", 0x000d7a60},
	{"IME3_PROGRAMBUFFER_m_1689", 0x000d7a64},
	{"IME3_PROGRAMBUFFER_m_1690", 0x000d7a68},
	{"IME3_PROGRAMBUFFER_m_1691", 0x000d7a6c},
	{"IME3_PROGRAMBUFFER_m_1692", 0x000d7a70},
	{"IME3_PROGRAMBUFFER_m_1693", 0x000d7a74},
	{"IME3_PROGRAMBUFFER_m_1694", 0x000d7a78},
	{"IME3_PROGRAMBUFFER_m_1695", 0x000d7a7c},
	{"IME3_PROGRAMBUFFER_m_1696", 0x000d7a80},
	{"IME3_PROGRAMBUFFER_m_1697", 0x000d7a84},
	{"IME3_PROGRAMBUFFER_m_1698", 0x000d7a88},
	{"IME3_PROGRAMBUFFER_m_1699", 0x000d7a8c},
	{"IME3_PROGRAMBUFFER_m_1700", 0x000d7a90},
	{"IME3_PROGRAMBUFFER_m_1701", 0x000d7a94},
	{"IME3_PROGRAMBUFFER_m_1702", 0x000d7a98},
	{"IME3_PROGRAMBUFFER_m_1703", 0x000d7a9c},
	{"IME3_PROGRAMBUFFER_m_1704", 0x000d7aa0},
	{"IME3_PROGRAMBUFFER_m_1705", 0x000d7aa4},
	{"IME3_PROGRAMBUFFER_m_1706", 0x000d7aa8},
	{"IME3_PROGRAMBUFFER_m_1707", 0x000d7aac},
	{"IME3_PROGRAMBUFFER_m_1708", 0x000d7ab0},
	{"IME3_PROGRAMBUFFER_m_1709", 0x000d7ab4},
	{"IME3_PROGRAMBUFFER_m_1710", 0x000d7ab8},
	{"IME3_PROGRAMBUFFER_m_1711", 0x000d7abc},
	{"IME3_PROGRAMBUFFER_m_1712", 0x000d7ac0},
	{"IME3_PROGRAMBUFFER_m_1713", 0x000d7ac4},
	{"IME3_PROGRAMBUFFER_m_1714", 0x000d7ac8},
	{"IME3_PROGRAMBUFFER_m_1715", 0x000d7acc},
	{"IME3_PROGRAMBUFFER_m_1716", 0x000d7ad0},
	{"IME3_PROGRAMBUFFER_m_1717", 0x000d7ad4},
	{"IME3_PROGRAMBUFFER_m_1718", 0x000d7ad8},
	{"IME3_PROGRAMBUFFER_m_1719", 0x000d7adc},
	{"IME3_PROGRAMBUFFER_m_1720", 0x000d7ae0},
	{"IME3_PROGRAMBUFFER_m_1721", 0x000d7ae4},
	{"IME3_PROGRAMBUFFER_m_1722", 0x000d7ae8},
	{"IME3_PROGRAMBUFFER_m_1723", 0x000d7aec},
	{"IME3_PROGRAMBUFFER_m_1724", 0x000d7af0},
	{"IME3_PROGRAMBUFFER_m_1725", 0x000d7af4},
	{"IME3_PROGRAMBUFFER_m_1726", 0x000d7af8},
	{"IME3_PROGRAMBUFFER_m_1727", 0x000d7afc},
	{"IME3_PROGRAMBUFFER_m_1728", 0x000d7b00},
	{"IME3_PROGRAMBUFFER_m_1729", 0x000d7b04},
	{"IME3_PROGRAMBUFFER_m_1730", 0x000d7b08},
	{"IME3_PROGRAMBUFFER_m_1731", 0x000d7b0c},
	{"IME3_PROGRAMBUFFER_m_1732", 0x000d7b10},
	{"IME3_PROGRAMBUFFER_m_1733", 0x000d7b14},
	{"IME3_PROGRAMBUFFER_m_1734", 0x000d7b18},
	{"IME3_PROGRAMBUFFER_m_1735", 0x000d7b1c},
	{"IME3_PROGRAMBUFFER_m_1736", 0x000d7b20},
	{"IME3_PROGRAMBUFFER_m_1737", 0x000d7b24},
	{"IME3_PROGRAMBUFFER_m_1738", 0x000d7b28},
	{"IME3_PROGRAMBUFFER_m_1739", 0x000d7b2c},
	{"IME3_PROGRAMBUFFER_m_1740", 0x000d7b30},
	{"IME3_PROGRAMBUFFER_m_1741", 0x000d7b34},
	{"IME3_PROGRAMBUFFER_m_1742", 0x000d7b38},
	{"IME3_PROGRAMBUFFER_m_1743", 0x000d7b3c},
	{"IME3_PROGRAMBUFFER_m_1744", 0x000d7b40},
	{"IME3_PROGRAMBUFFER_m_1745", 0x000d7b44},
	{"IME3_PROGRAMBUFFER_m_1746", 0x000d7b48},
	{"IME3_PROGRAMBUFFER_m_1747", 0x000d7b4c},
	{"IME3_PROGRAMBUFFER_m_1748", 0x000d7b50},
	{"IME3_PROGRAMBUFFER_m_1749", 0x000d7b54},
	{"IME3_PROGRAMBUFFER_m_1750", 0x000d7b58},
	{"IME3_PROGRAMBUFFER_m_1751", 0x000d7b5c},
	{"IME3_PROGRAMBUFFER_m_1752", 0x000d7b60},
	{"IME3_PROGRAMBUFFER_m_1753", 0x000d7b64},
	{"IME3_PROGRAMBUFFER_m_1754", 0x000d7b68},
	{"IME3_PROGRAMBUFFER_m_1755", 0x000d7b6c},
	{"IME3_PROGRAMBUFFER_m_1756", 0x000d7b70},
	{"IME3_PROGRAMBUFFER_m_1757", 0x000d7b74},
	{"IME3_PROGRAMBUFFER_m_1758", 0x000d7b78},
	{"IME3_PROGRAMBUFFER_m_1759", 0x000d7b7c},
	{"IME3_PROGRAMBUFFER_m_1760", 0x000d7b80},
	{"IME3_PROGRAMBUFFER_m_1761", 0x000d7b84},
	{"IME3_PROGRAMBUFFER_m_1762", 0x000d7b88},
	{"IME3_PROGRAMBUFFER_m_1763", 0x000d7b8c},
	{"IME3_PROGRAMBUFFER_m_1764", 0x000d7b90},
	{"IME3_PROGRAMBUFFER_m_1765", 0x000d7b94},
	{"IME3_PROGRAMBUFFER_m_1766", 0x000d7b98},
	{"IME3_PROGRAMBUFFER_m_1767", 0x000d7b9c},
	{"IME3_PROGRAMBUFFER_m_1768", 0x000d7ba0},
	{"IME3_PROGRAMBUFFER_m_1769", 0x000d7ba4},
	{"IME3_PROGRAMBUFFER_m_1770", 0x000d7ba8},
	{"IME3_PROGRAMBUFFER_m_1771", 0x000d7bac},
	{"IME3_PROGRAMBUFFER_m_1772", 0x000d7bb0},
	{"IME3_PROGRAMBUFFER_m_1773", 0x000d7bb4},
	{"IME3_PROGRAMBUFFER_m_1774", 0x000d7bb8},
	{"IME3_PROGRAMBUFFER_m_1775", 0x000d7bbc},
	{"IME3_PROGRAMBUFFER_m_1776", 0x000d7bc0},
	{"IME3_PROGRAMBUFFER_m_1777", 0x000d7bc4},
	{"IME3_PROGRAMBUFFER_m_1778", 0x000d7bc8},
	{"IME3_PROGRAMBUFFER_m_1779", 0x000d7bcc},
	{"IME3_PROGRAMBUFFER_m_1780", 0x000d7bd0},
	{"IME3_PROGRAMBUFFER_m_1781", 0x000d7bd4},
	{"IME3_PROGRAMBUFFER_m_1782", 0x000d7bd8},
	{"IME3_PROGRAMBUFFER_m_1783", 0x000d7bdc},
	{"IME3_PROGRAMBUFFER_m_1784", 0x000d7be0},
	{"IME3_PROGRAMBUFFER_m_1785", 0x000d7be4},
	{"IME3_PROGRAMBUFFER_m_1786", 0x000d7be8},
	{"IME3_PROGRAMBUFFER_m_1787", 0x000d7bec},
	{"IME3_PROGRAMBUFFER_m_1788", 0x000d7bf0},
	{"IME3_PROGRAMBUFFER_m_1789", 0x000d7bf4},
	{"IME3_PROGRAMBUFFER_m_1790", 0x000d7bf8},
	{"IME3_PROGRAMBUFFER_m_1791", 0x000d7bfc},
	{"IME3_PROGRAMBUFFER_m_1792", 0x000d7c00},
	{"IME3_PROGRAMBUFFER_m_1793", 0x000d7c04},
	{"IME3_PROGRAMBUFFER_m_1794", 0x000d7c08},
	{"IME3_PROGRAMBUFFER_m_1795", 0x000d7c0c},
	{"IME3_PROGRAMBUFFER_m_1796", 0x000d7c10},
	{"IME3_PROGRAMBUFFER_m_1797", 0x000d7c14},
	{"IME3_PROGRAMBUFFER_m_1798", 0x000d7c18},
	{"IME3_PROGRAMBUFFER_m_1799", 0x000d7c1c},
	{"IME3_PROGRAMBUFFER_m_1800", 0x000d7c20},
	{"IME3_PROGRAMBUFFER_m_1801", 0x000d7c24},
	{"IME3_PROGRAMBUFFER_m_1802", 0x000d7c28},
	{"IME3_PROGRAMBUFFER_m_1803", 0x000d7c2c},
	{"IME3_PROGRAMBUFFER_m_1804", 0x000d7c30},
	{"IME3_PROGRAMBUFFER_m_1805", 0x000d7c34},
	{"IME3_PROGRAMBUFFER_m_1806", 0x000d7c38},
	{"IME3_PROGRAMBUFFER_m_1807", 0x000d7c3c},
	{"IME3_PROGRAMBUFFER_m_1808", 0x000d7c40},
	{"IME3_PROGRAMBUFFER_m_1809", 0x000d7c44},
	{"IME3_PROGRAMBUFFER_m_1810", 0x000d7c48},
	{"IME3_PROGRAMBUFFER_m_1811", 0x000d7c4c},
	{"IME3_PROGRAMBUFFER_m_1812", 0x000d7c50},
	{"IME3_PROGRAMBUFFER_m_1813", 0x000d7c54},
	{"IME3_PROGRAMBUFFER_m_1814", 0x000d7c58},
	{"IME3_PROGRAMBUFFER_m_1815", 0x000d7c5c},
	{"IME3_PROGRAMBUFFER_m_1816", 0x000d7c60},
	{"IME3_PROGRAMBUFFER_m_1817", 0x000d7c64},
	{"IME3_PROGRAMBUFFER_m_1818", 0x000d7c68},
	{"IME3_PROGRAMBUFFER_m_1819", 0x000d7c6c},
	{"IME3_PROGRAMBUFFER_m_1820", 0x000d7c70},
	{"IME3_PROGRAMBUFFER_m_1821", 0x000d7c74},
	{"IME3_PROGRAMBUFFER_m_1822", 0x000d7c78},
	{"IME3_PROGRAMBUFFER_m_1823", 0x000d7c7c},
	{"IME3_PROGRAMBUFFER_m_1824", 0x000d7c80},
	{"IME3_PROGRAMBUFFER_m_1825", 0x000d7c84},
	{"IME3_PROGRAMBUFFER_m_1826", 0x000d7c88},
	{"IME3_PROGRAMBUFFER_m_1827", 0x000d7c8c},
	{"IME3_PROGRAMBUFFER_m_1828", 0x000d7c90},
	{"IME3_PROGRAMBUFFER_m_1829", 0x000d7c94},
	{"IME3_PROGRAMBUFFER_m_1830", 0x000d7c98},
	{"IME3_PROGRAMBUFFER_m_1831", 0x000d7c9c},
	{"IME3_PROGRAMBUFFER_m_1832", 0x000d7ca0},
	{"IME3_PROGRAMBUFFER_m_1833", 0x000d7ca4},
	{"IME3_PROGRAMBUFFER_m_1834", 0x000d7ca8},
	{"IME3_PROGRAMBUFFER_m_1835", 0x000d7cac},
	{"IME3_PROGRAMBUFFER_m_1836", 0x000d7cb0},
	{"IME3_PROGRAMBUFFER_m_1837", 0x000d7cb4},
	{"IME3_PROGRAMBUFFER_m_1838", 0x000d7cb8},
	{"IME3_PROGRAMBUFFER_m_1839", 0x000d7cbc},
	{"IME3_PROGRAMBUFFER_m_1840", 0x000d7cc0},
	{"IME3_PROGRAMBUFFER_m_1841", 0x000d7cc4},
	{"IME3_PROGRAMBUFFER_m_1842", 0x000d7cc8},
	{"IME3_PROGRAMBUFFER_m_1843", 0x000d7ccc},
	{"IME3_PROGRAMBUFFER_m_1844", 0x000d7cd0},
	{"IME3_PROGRAMBUFFER_m_1845", 0x000d7cd4},
	{"IME3_PROGRAMBUFFER_m_1846", 0x000d7cd8},
	{"IME3_PROGRAMBUFFER_m_1847", 0x000d7cdc},
	{"IME3_PROGRAMBUFFER_m_1848", 0x000d7ce0},
	{"IME3_PROGRAMBUFFER_m_1849", 0x000d7ce4},
	{"IME3_PROGRAMBUFFER_m_1850", 0x000d7ce8},
	{"IME3_PROGRAMBUFFER_m_1851", 0x000d7cec},
	{"IME3_PROGRAMBUFFER_m_1852", 0x000d7cf0},
	{"IME3_PROGRAMBUFFER_m_1853", 0x000d7cf4},
	{"IME3_PROGRAMBUFFER_m_1854", 0x000d7cf8},
	{"IME3_PROGRAMBUFFER_m_1855", 0x000d7cfc},
	{"IME3_PROGRAMBUFFER_m_1856", 0x000d7d00},
	{"IME3_PROGRAMBUFFER_m_1857", 0x000d7d04},
	{"IME3_PROGRAMBUFFER_m_1858", 0x000d7d08},
	{"IME3_PROGRAMBUFFER_m_1859", 0x000d7d0c},
	{"IME3_PROGRAMBUFFER_m_1860", 0x000d7d10},
	{"IME3_PROGRAMBUFFER_m_1861", 0x000d7d14},
	{"IME3_PROGRAMBUFFER_m_1862", 0x000d7d18},
	{"IME3_PROGRAMBUFFER_m_1863", 0x000d7d1c},
	{"IME3_PROGRAMBUFFER_m_1864", 0x000d7d20},
	{"IME3_PROGRAMBUFFER_m_1865", 0x000d7d24},
	{"IME3_PROGRAMBUFFER_m_1866", 0x000d7d28},
	{"IME3_PROGRAMBUFFER_m_1867", 0x000d7d2c},
	{"IME3_PROGRAMBUFFER_m_1868", 0x000d7d30},
	{"IME3_PROGRAMBUFFER_m_1869", 0x000d7d34},
	{"IME3_PROGRAMBUFFER_m_1870", 0x000d7d38},
	{"IME3_PROGRAMBUFFER_m_1871", 0x000d7d3c},
	{"IME3_PROGRAMBUFFER_m_1872", 0x000d7d40},
	{"IME3_PROGRAMBUFFER_m_1873", 0x000d7d44},
	{"IME3_PROGRAMBUFFER_m_1874", 0x000d7d48},
	{"IME3_PROGRAMBUFFER_m_1875", 0x000d7d4c},
	{"IME3_PROGRAMBUFFER_m_1876", 0x000d7d50},
	{"IME3_PROGRAMBUFFER_m_1877", 0x000d7d54},
	{"IME3_PROGRAMBUFFER_m_1878", 0x000d7d58},
	{"IME3_PROGRAMBUFFER_m_1879", 0x000d7d5c},
	{"IME3_PROGRAMBUFFER_m_1880", 0x000d7d60},
	{"IME3_PROGRAMBUFFER_m_1881", 0x000d7d64},
	{"IME3_PROGRAMBUFFER_m_1882", 0x000d7d68},
	{"IME3_PROGRAMBUFFER_m_1883", 0x000d7d6c},
	{"IME3_PROGRAMBUFFER_m_1884", 0x000d7d70},
	{"IME3_PROGRAMBUFFER_m_1885", 0x000d7d74},
	{"IME3_PROGRAMBUFFER_m_1886", 0x000d7d78},
	{"IME3_PROGRAMBUFFER_m_1887", 0x000d7d7c},
	{"IME3_PROGRAMBUFFER_m_1888", 0x000d7d80},
	{"IME3_PROGRAMBUFFER_m_1889", 0x000d7d84},
	{"IME3_PROGRAMBUFFER_m_1890", 0x000d7d88},
	{"IME3_PROGRAMBUFFER_m_1891", 0x000d7d8c},
	{"IME3_PROGRAMBUFFER_m_1892", 0x000d7d90},
	{"IME3_PROGRAMBUFFER_m_1893", 0x000d7d94},
	{"IME3_PROGRAMBUFFER_m_1894", 0x000d7d98},
	{"IME3_PROGRAMBUFFER_m_1895", 0x000d7d9c},
	{"IME3_PROGRAMBUFFER_m_1896", 0x000d7da0},
	{"IME3_PROGRAMBUFFER_m_1897", 0x000d7da4},
	{"IME3_PROGRAMBUFFER_m_1898", 0x000d7da8},
	{"IME3_PROGRAMBUFFER_m_1899", 0x000d7dac},
	{"IME3_PROGRAMBUFFER_m_1900", 0x000d7db0},
	{"IME3_PROGRAMBUFFER_m_1901", 0x000d7db4},
	{"IME3_PROGRAMBUFFER_m_1902", 0x000d7db8},
	{"IME3_PROGRAMBUFFER_m_1903", 0x000d7dbc},
	{"IME3_PROGRAMBUFFER_m_1904", 0x000d7dc0},
	{"IME3_PROGRAMBUFFER_m_1905", 0x000d7dc4},
	{"IME3_PROGRAMBUFFER_m_1906", 0x000d7dc8},
	{"IME3_PROGRAMBUFFER_m_1907", 0x000d7dcc},
	{"IME3_PROGRAMBUFFER_m_1908", 0x000d7dd0},
	{"IME3_PROGRAMBUFFER_m_1909", 0x000d7dd4},
	{"IME3_PROGRAMBUFFER_m_1910", 0x000d7dd8},
	{"IME3_PROGRAMBUFFER_m_1911", 0x000d7ddc},
	{"IME3_PROGRAMBUFFER_m_1912", 0x000d7de0},
	{"IME3_PROGRAMBUFFER_m_1913", 0x000d7de4},
	{"IME3_PROGRAMBUFFER_m_1914", 0x000d7de8},
	{"IME3_PROGRAMBUFFER_m_1915", 0x000d7dec},
	{"IME3_PROGRAMBUFFER_m_1916", 0x000d7df0},
	{"IME3_PROGRAMBUFFER_m_1917", 0x000d7df4},
	{"IME3_PROGRAMBUFFER_m_1918", 0x000d7df8},
	{"IME3_PROGRAMBUFFER_m_1919", 0x000d7dfc},
	{"IME3_PROGRAMBUFFER_m_1920", 0x000d7e00},
	{"IME3_PROGRAMBUFFER_m_1921", 0x000d7e04},
	{"IME3_PROGRAMBUFFER_m_1922", 0x000d7e08},
	{"IME3_PROGRAMBUFFER_m_1923", 0x000d7e0c},
	{"IME3_PROGRAMBUFFER_m_1924", 0x000d7e10},
	{"IME3_PROGRAMBUFFER_m_1925", 0x000d7e14},
	{"IME3_PROGRAMBUFFER_m_1926", 0x000d7e18},
	{"IME3_PROGRAMBUFFER_m_1927", 0x000d7e1c},
	{"IME3_PROGRAMBUFFER_m_1928", 0x000d7e20},
	{"IME3_PROGRAMBUFFER_m_1929", 0x000d7e24},
	{"IME3_PROGRAMBUFFER_m_1930", 0x000d7e28},
	{"IME3_PROGRAMBUFFER_m_1931", 0x000d7e2c},
	{"IME3_PROGRAMBUFFER_m_1932", 0x000d7e30},
	{"IME3_PROGRAMBUFFER_m_1933", 0x000d7e34},
	{"IME3_PROGRAMBUFFER_m_1934", 0x000d7e38},
	{"IME3_PROGRAMBUFFER_m_1935", 0x000d7e3c},
	{"IME3_PROGRAMBUFFER_m_1936", 0x000d7e40},
	{"IME3_PROGRAMBUFFER_m_1937", 0x000d7e44},
	{"IME3_PROGRAMBUFFER_m_1938", 0x000d7e48},
	{"IME3_PROGRAMBUFFER_m_1939", 0x000d7e4c},
	{"IME3_PROGRAMBUFFER_m_1940", 0x000d7e50},
	{"IME3_PROGRAMBUFFER_m_1941", 0x000d7e54},
	{"IME3_PROGRAMBUFFER_m_1942", 0x000d7e58},
	{"IME3_PROGRAMBUFFER_m_1943", 0x000d7e5c},
	{"IME3_PROGRAMBUFFER_m_1944", 0x000d7e60},
	{"IME3_PROGRAMBUFFER_m_1945", 0x000d7e64},
	{"IME3_PROGRAMBUFFER_m_1946", 0x000d7e68},
	{"IME3_PROGRAMBUFFER_m_1947", 0x000d7e6c},
	{"IME3_PROGRAMBUFFER_m_1948", 0x000d7e70},
	{"IME3_PROGRAMBUFFER_m_1949", 0x000d7e74},
	{"IME3_PROGRAMBUFFER_m_1950", 0x000d7e78},
	{"IME3_PROGRAMBUFFER_m_1951", 0x000d7e7c},
	{"IME3_PROGRAMBUFFER_m_1952", 0x000d7e80},
	{"IME3_PROGRAMBUFFER_m_1953", 0x000d7e84},
	{"IME3_PROGRAMBUFFER_m_1954", 0x000d7e88},
	{"IME3_PROGRAMBUFFER_m_1955", 0x000d7e8c},
	{"IME3_PROGRAMBUFFER_m_1956", 0x000d7e90},
	{"IME3_PROGRAMBUFFER_m_1957", 0x000d7e94},
	{"IME3_PROGRAMBUFFER_m_1958", 0x000d7e98},
	{"IME3_PROGRAMBUFFER_m_1959", 0x000d7e9c},
	{"IME3_PROGRAMBUFFER_m_1960", 0x000d7ea0},
	{"IME3_PROGRAMBUFFER_m_1961", 0x000d7ea4},
	{"IME3_PROGRAMBUFFER_m_1962", 0x000d7ea8},
	{"IME3_PROGRAMBUFFER_m_1963", 0x000d7eac},
	{"IME3_PROGRAMBUFFER_m_1964", 0x000d7eb0},
	{"IME3_PROGRAMBUFFER_m_1965", 0x000d7eb4},
	{"IME3_PROGRAMBUFFER_m_1966", 0x000d7eb8},
	{"IME3_PROGRAMBUFFER_m_1967", 0x000d7ebc},
	{"IME3_PROGRAMBUFFER_m_1968", 0x000d7ec0},
	{"IME3_PROGRAMBUFFER_m_1969", 0x000d7ec4},
	{"IME3_PROGRAMBUFFER_m_1970", 0x000d7ec8},
	{"IME3_PROGRAMBUFFER_m_1971", 0x000d7ecc},
	{"IME3_PROGRAMBUFFER_m_1972", 0x000d7ed0},
	{"IME3_PROGRAMBUFFER_m_1973", 0x000d7ed4},
	{"IME3_PROGRAMBUFFER_m_1974", 0x000d7ed8},
	{"IME3_PROGRAMBUFFER_m_1975", 0x000d7edc},
	{"IME3_PROGRAMBUFFER_m_1976", 0x000d7ee0},
	{"IME3_PROGRAMBUFFER_m_1977", 0x000d7ee4},
	{"IME3_PROGRAMBUFFER_m_1978", 0x000d7ee8},
	{"IME3_PROGRAMBUFFER_m_1979", 0x000d7eec},
	{"IME3_PROGRAMBUFFER_m_1980", 0x000d7ef0},
	{"IME3_PROGRAMBUFFER_m_1981", 0x000d7ef4},
	{"IME3_PROGRAMBUFFER_m_1982", 0x000d7ef8},
	{"IME3_PROGRAMBUFFER_m_1983", 0x000d7efc},
	{"IME3_PROGRAMBUFFER_m_1984", 0x000d7f00},
	{"IME3_PROGRAMBUFFER_m_1985", 0x000d7f04},
	{"IME3_PROGRAMBUFFER_m_1986", 0x000d7f08},
	{"IME3_PROGRAMBUFFER_m_1987", 0x000d7f0c},
	{"IME3_PROGRAMBUFFER_m_1988", 0x000d7f10},
	{"IME3_PROGRAMBUFFER_m_1989", 0x000d7f14},
	{"IME3_PROGRAMBUFFER_m_1990", 0x000d7f18},
	{"IME3_PROGRAMBUFFER_m_1991", 0x000d7f1c},
	{"IME3_PROGRAMBUFFER_m_1992", 0x000d7f20},
	{"IME3_PROGRAMBUFFER_m_1993", 0x000d7f24},
	{"IME3_PROGRAMBUFFER_m_1994", 0x000d7f28},
	{"IME3_PROGRAMBUFFER_m_1995", 0x000d7f2c},
	{"IME3_PROGRAMBUFFER_m_1996", 0x000d7f30},
	{"IME3_PROGRAMBUFFER_m_1997", 0x000d7f34},
	{"IME3_PROGRAMBUFFER_m_1998", 0x000d7f38},
	{"IME3_PROGRAMBUFFER_m_1999", 0x000d7f3c},
	{"IME3_PROGRAMBUFFER_m_2000", 0x000d7f40},
	{"IME3_PROGRAMBUFFER_m_2001", 0x000d7f44},
	{"IME3_PROGRAMBUFFER_m_2002", 0x000d7f48},
	{"IME3_PROGRAMBUFFER_m_2003", 0x000d7f4c},
	{"IME3_PROGRAMBUFFER_m_2004", 0x000d7f50},
	{"IME3_PROGRAMBUFFER_m_2005", 0x000d7f54},
	{"IME3_PROGRAMBUFFER_m_2006", 0x000d7f58},
	{"IME3_PROGRAMBUFFER_m_2007", 0x000d7f5c},
	{"IME3_PROGRAMBUFFER_m_2008", 0x000d7f60},
	{"IME3_PROGRAMBUFFER_m_2009", 0x000d7f64},
	{"IME3_PROGRAMBUFFER_m_2010", 0x000d7f68},
	{"IME3_PROGRAMBUFFER_m_2011", 0x000d7f6c},
	{"IME3_PROGRAMBUFFER_m_2012", 0x000d7f70},
	{"IME3_PROGRAMBUFFER_m_2013", 0x000d7f74},
	{"IME3_PROGRAMBUFFER_m_2014", 0x000d7f78},
	{"IME3_PROGRAMBUFFER_m_2015", 0x000d7f7c},
	{"IME3_PROGRAMBUFFER_m_2016", 0x000d7f80},
	{"IME3_PROGRAMBUFFER_m_2017", 0x000d7f84},
	{"IME3_PROGRAMBUFFER_m_2018", 0x000d7f88},
	{"IME3_PROGRAMBUFFER_m_2019", 0x000d7f8c},
	{"IME3_PROGRAMBUFFER_m_2020", 0x000d7f90},
	{"IME3_PROGRAMBUFFER_m_2021", 0x000d7f94},
	{"IME3_PROGRAMBUFFER_m_2022", 0x000d7f98},
	{"IME3_PROGRAMBUFFER_m_2023", 0x000d7f9c},
	{"IME3_PROGRAMBUFFER_m_2024", 0x000d7fa0},
	{"IME3_PROGRAMBUFFER_m_2025", 0x000d7fa4},
	{"IME3_PROGRAMBUFFER_m_2026", 0x000d7fa8},
	{"IME3_PROGRAMBUFFER_m_2027", 0x000d7fac},
	{"IME3_PROGRAMBUFFER_m_2028", 0x000d7fb0},
	{"IME3_PROGRAMBUFFER_m_2029", 0x000d7fb4},
	{"IME3_PROGRAMBUFFER_m_2030", 0x000d7fb8},
	{"IME3_PROGRAMBUFFER_m_2031", 0x000d7fbc},
	{"IME3_PROGRAMBUFFER_m_2032", 0x000d7fc0},
	{"IME3_PROGRAMBUFFER_m_2033", 0x000d7fc4},
	{"IME3_PROGRAMBUFFER_m_2034", 0x000d7fc8},
	{"IME3_PROGRAMBUFFER_m_2035", 0x000d7fcc},
	{"IME3_PROGRAMBUFFER_m_2036", 0x000d7fd0},
	{"IME3_PROGRAMBUFFER_m_2037", 0x000d7fd4},
	{"IME3_PROGRAMBUFFER_m_2038", 0x000d7fd8},
	{"IME3_PROGRAMBUFFER_m_2039", 0x000d7fdc},
	{"IME3_PROGRAMBUFFER_m_2040", 0x000d7fe0},
	{"IME3_PROGRAMBUFFER_m_2041", 0x000d7fe4},
	{"IME3_PROGRAMBUFFER_m_2042", 0x000d7fe8},
	{"IME3_PROGRAMBUFFER_m_2043", 0x000d7fec},
	{"IME3_PROGRAMBUFFER_m_2044", 0x000d7ff0},
	{"IME3_PROGRAMBUFFER_m_2045", 0x000d7ff4},
	{"IME3_PROGRAMBUFFER_m_2046", 0x000d7ff8},
	{"IME3_PROGRAMBUFFER_m_2047", 0x000d7ffc},
};
void omap4_regdump_ime3_icont_channel_63(void) {
	pr_info("ime3_icont_channel_63:\n");
	regdump(regdata_ime3_icont_channel_63, ARRAY_SIZE(regdata_ime3_icont_channel_63));
}

const struct reginfo regdata_ime3_dsp[] = {
	{"IME3_REVISION", 0x01e54000},
	{"IME3_SYSCONFIG", 0x01e54010},
	{"IME3_IRQSTATUS_RAW", 0x01e54024},
	{"IME3_IRQSTATUS", 0x01e54028},
	{"IME3_IRQENABLE_SET", 0x01e5402c},
	{"IME3_IRQENABLE_CLR", 0x01e54030},
	{"IME3_MVCT0_3", 0x01e54400},
	{"IME3_MVCT4_7", 0x01e54404},
	{"IME3_MVCT8_11", 0x01e54408},
	{"IME3_MVCT12_14", 0x01e5440c},
	{"IME3_VEC_VAR_HOR_LO", 0x01e54410},
	{"IME3_VEC_VAR_HOR_HI", 0x01e54414},
	{"IME3_VEC_VAR_VER_LO", 0x01e54418},
	{"IME3_VEC_VAR_VER_HI", 0x01e5441c},
	{"IME3_VECABSMEANHOR", 0x01e54420},
	{"IME3_VECABSMEANVER", 0x01e54424},
	{"IME3_CIRCULAR_BUFFER_DESC0", 0x01e54428},
	{"IME3_CIRCULAR_BUFFER_DESC1", 0x01e5442c},
	{"IME3_CPUSTATUSREG", 0x01e54430},
	{"IME3_CYCLECOUNT", 0x01e54434},
	{"IME3_CONDITIONREGISTER", 0x01e54440},
	{"IME3_MINERRORTHRESHOLD", 0x01e5444c},
	{"IME3_CIRCULAR_BUFFER_CURRENT_POSITION0", 0x01e54450},
	{"IME3_CIRCULAR_BUFFER_CURRENT_POSITION1", 0x01e54454},
	{"IME3_VALID_AREA0_TOP_LEFT_COORDINATES", 0x01e54458},
	{"IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES", 0x01e5445c},
	{"IME3_VALID_AREA1_TOP_LEFT_COORDINATES", 0x01e54460},
	{"IME3_VECMEANHOR", 0x01e54468},
	{"IME3_VECMEANVER", 0x01e5446c},
	{"IME3_INTERPOLATION_REFERENCE", 0x01e54470},
	{"IME3_CIRCULAR_BUFFER_SLIDING_POSITION0", 0x01e54474},
	{"IME3_CIRCULAR_BUFFER_SLIDING_POSITION1", 0x01e54478},
	{"IME3_COMMANDREG", 0x01e55ffc},
};
void omap4_regdump_ime3_dsp(void) {
	pr_info("ime3_dsp:\n");
	regdump(regdata_ime3_dsp, ARRAY_SIZE(regdata_ime3_dsp));
	omap4_regdump_ime3_dsp_channel_0();
	omap4_regdump_ime3_dsp_channel_1();
	omap4_regdump_ime3_dsp_channel_2();
	omap4_regdump_ime3_dsp_channel_3();
	omap4_regdump_ime3_dsp_channel_4();
	omap4_regdump_ime3_dsp_channel_5();
	omap4_regdump_ime3_dsp_channel_6();
	omap4_regdump_ime3_dsp_channel_7();
	omap4_regdump_ime3_dsp_channel_8();
	omap4_regdump_ime3_dsp_channel_9();
	omap4_regdump_ime3_dsp_channel_10();
	omap4_regdump_ime3_dsp_channel_11();
	omap4_regdump_ime3_dsp_channel_12();
	omap4_regdump_ime3_dsp_channel_13();
	omap4_regdump_ime3_dsp_channel_14();
	omap4_regdump_ime3_dsp_channel_15();
	omap4_regdump_ime3_dsp_channel_16();
	omap4_regdump_ime3_dsp_channel_17();
	omap4_regdump_ime3_dsp_channel_18();
	omap4_regdump_ime3_dsp_channel_19();
	omap4_regdump_ime3_dsp_channel_20();
	omap4_regdump_ime3_dsp_channel_21();
	omap4_regdump_ime3_dsp_channel_22();
	omap4_regdump_ime3_dsp_channel_23();
	omap4_regdump_ime3_dsp_channel_24();
	omap4_regdump_ime3_dsp_channel_25();
	omap4_regdump_ime3_dsp_channel_26();
	omap4_regdump_ime3_dsp_channel_27();
	omap4_regdump_ime3_dsp_channel_28();
	omap4_regdump_ime3_dsp_channel_29();
	omap4_regdump_ime3_dsp_channel_30();
	omap4_regdump_ime3_dsp_channel_31();
	omap4_regdump_ime3_dsp_channel_32();
	omap4_regdump_ime3_dsp_channel_33();
	omap4_regdump_ime3_dsp_channel_34();
	omap4_regdump_ime3_dsp_channel_35();
	omap4_regdump_ime3_dsp_channel_36();
	omap4_regdump_ime3_dsp_channel_37();
	omap4_regdump_ime3_dsp_channel_38();
	omap4_regdump_ime3_dsp_channel_39();
	omap4_regdump_ime3_dsp_channel_40();
	omap4_regdump_ime3_dsp_channel_41();
	omap4_regdump_ime3_dsp_channel_42();
	omap4_regdump_ime3_dsp_channel_43();
	omap4_regdump_ime3_dsp_channel_44();
	omap4_regdump_ime3_dsp_channel_45();
	omap4_regdump_ime3_dsp_channel_46();
	omap4_regdump_ime3_dsp_channel_47();
	omap4_regdump_ime3_dsp_channel_48();
	omap4_regdump_ime3_dsp_channel_49();
	omap4_regdump_ime3_dsp_channel_50();
	omap4_regdump_ime3_dsp_channel_51();
	omap4_regdump_ime3_dsp_channel_52();
	omap4_regdump_ime3_dsp_channel_53();
	omap4_regdump_ime3_dsp_channel_54();
	omap4_regdump_ime3_dsp_channel_55();
	omap4_regdump_ime3_dsp_channel_56();
	omap4_regdump_ime3_dsp_channel_57();
	omap4_regdump_ime3_dsp_channel_58();
	omap4_regdump_ime3_dsp_channel_59();
	omap4_regdump_ime3_dsp_channel_60();
	omap4_regdump_ime3_dsp_channel_61();
	omap4_regdump_ime3_dsp_channel_62();
	omap4_regdump_ime3_dsp_channel_63();
}

const struct reginfo regdata_ime3_dsp_channel_0[] = {
	{"IME3_BMTABLELSB0_j_0", 0x01e54300},
	{"IME3_BMTABLELSB1_j_0", 0x01e54380},
	{"IME3_BMTABLEMSB0_j_0", 0x01e54304},
	{"IME3_BMTABLEMSB1_j_0", 0x01e54384},
	{"IME3_CURRENTBLOCK_l_0", 0x01e54100},
	{"IME3_ERRTABLELSB_i_0", 0x01e54200},
	{"IME3_ERRTABLEMSB_i_0", 0x01e54204},
	{"IME3_INTERPOL_PARAMETER_STACK_k_0", 0x01e54040},
	{"IME3_PARAMETERSTACK_i_0", 0x01e54080},
	{"IME3_PROGRAMBUFFER_m_0", 0x01e56000},
};
void omap4_regdump_ime3_dsp_channel_0(void) {
	pr_info("ime3_dsp_channel_0:\n");
	regdump(regdata_ime3_dsp_channel_0, ARRAY_SIZE(regdata_ime3_dsp_channel_0));
}

const struct reginfo regdata_ime3_dsp_channel_1[] = {
	{"IME3_BMTABLELSB0_j_1", 0x01e54308},
	{"IME3_BMTABLELSB1_j_1", 0x01e54388},
	{"IME3_BMTABLEMSB0_j_1", 0x01e5430c},
	{"IME3_BMTABLEMSB1_j_1", 0x01e5438c},
	{"IME3_CURRENTBLOCK_l_1", 0x01e54104},
	{"IME3_ERRTABLELSB_i_1", 0x01e54208},
	{"IME3_ERRTABLEMSB_i_1", 0x01e5420c},
	{"IME3_INTERPOL_PARAMETER_STACK_k_1", 0x01e54044},
	{"IME3_PARAMETERSTACK_i_1", 0x01e54084},
	{"IME3_PROGRAMBUFFER_m_1", 0x01e56004},
};
void omap4_regdump_ime3_dsp_channel_1(void) {
	pr_info("ime3_dsp_channel_1:\n");
	regdump(regdata_ime3_dsp_channel_1, ARRAY_SIZE(regdata_ime3_dsp_channel_1));
}

const struct reginfo regdata_ime3_dsp_channel_2[] = {
	{"IME3_BMTABLELSB0_j_2", 0x01e54310},
	{"IME3_BMTABLELSB1_j_2", 0x01e54390},
	{"IME3_BMTABLEMSB0_j_2", 0x01e54314},
	{"IME3_BMTABLEMSB1_j_2", 0x01e54394},
	{"IME3_CURRENTBLOCK_l_2", 0x01e54108},
	{"IME3_ERRTABLELSB_i_2", 0x01e54210},
	{"IME3_ERRTABLEMSB_i_2", 0x01e54214},
	{"IME3_INTERPOL_PARAMETER_STACK_k_2", 0x01e54048},
	{"IME3_PARAMETERSTACK_i_2", 0x01e54088},
	{"IME3_PROGRAMBUFFER_m_2", 0x01e56008},
};
void omap4_regdump_ime3_dsp_channel_2(void) {
	pr_info("ime3_dsp_channel_2:\n");
	regdump(regdata_ime3_dsp_channel_2, ARRAY_SIZE(regdata_ime3_dsp_channel_2));
}

const struct reginfo regdata_ime3_dsp_channel_3[] = {
	{"IME3_BMTABLELSB0_j_3", 0x01e54318},
	{"IME3_BMTABLELSB1_j_3", 0x01e54398},
	{"IME3_BMTABLEMSB0_j_3", 0x01e5431c},
	{"IME3_BMTABLEMSB1_j_3", 0x01e5439c},
	{"IME3_CURRENTBLOCK_l_3", 0x01e5410c},
	{"IME3_ERRTABLELSB_i_3", 0x01e54218},
	{"IME3_ERRTABLEMSB_i_3", 0x01e5421c},
	{"IME3_INTERPOL_PARAMETER_STACK_k_3", 0x01e5404c},
	{"IME3_PARAMETERSTACK_i_3", 0x01e5408c},
	{"IME3_PROGRAMBUFFER_m_3", 0x01e5600c},
};
void omap4_regdump_ime3_dsp_channel_3(void) {
	pr_info("ime3_dsp_channel_3:\n");
	regdump(regdata_ime3_dsp_channel_3, ARRAY_SIZE(regdata_ime3_dsp_channel_3));
}

const struct reginfo regdata_ime3_dsp_channel_4[] = {
	{"IME3_BMTABLELSB0_j_4", 0x01e54320},
	{"IME3_BMTABLELSB1_j_4", 0x01e543a0},
	{"IME3_BMTABLEMSB0_j_4", 0x01e54324},
	{"IME3_BMTABLEMSB1_j_4", 0x01e543a4},
	{"IME3_CURRENTBLOCK_l_4", 0x01e54110},
	{"IME3_ERRTABLELSB_i_4", 0x01e54220},
	{"IME3_ERRTABLEMSB_i_4", 0x01e54224},
	{"IME3_PARAMETERSTACK_i_4", 0x01e54090},
	{"IME3_PROGRAMBUFFER_m_4", 0x01e56010},
};
void omap4_regdump_ime3_dsp_channel_4(void) {
	pr_info("ime3_dsp_channel_4:\n");
	regdump(regdata_ime3_dsp_channel_4, ARRAY_SIZE(regdata_ime3_dsp_channel_4));
}

const struct reginfo regdata_ime3_dsp_channel_5[] = {
	{"IME3_BMTABLELSB0_j_5", 0x01e54328},
	{"IME3_BMTABLELSB1_j_5", 0x01e543a8},
	{"IME3_BMTABLEMSB0_j_5", 0x01e5432c},
	{"IME3_BMTABLEMSB1_j_5", 0x01e543ac},
	{"IME3_CURRENTBLOCK_l_5", 0x01e54114},
	{"IME3_ERRTABLELSB_i_5", 0x01e54228},
	{"IME3_ERRTABLEMSB_i_5", 0x01e5422c},
	{"IME3_PARAMETERSTACK_i_5", 0x01e54094},
	{"IME3_PROGRAMBUFFER_m_5", 0x01e56014},
};
void omap4_regdump_ime3_dsp_channel_5(void) {
	pr_info("ime3_dsp_channel_5:\n");
	regdump(regdata_ime3_dsp_channel_5, ARRAY_SIZE(regdata_ime3_dsp_channel_5));
}

const struct reginfo regdata_ime3_dsp_channel_6[] = {
	{"IME3_BMTABLELSB0_j_6", 0x01e54330},
	{"IME3_BMTABLELSB1_j_6", 0x01e543b0},
	{"IME3_BMTABLEMSB0_j_6", 0x01e54334},
	{"IME3_BMTABLEMSB1_j_6", 0x01e543b4},
	{"IME3_CURRENTBLOCK_l_6", 0x01e54118},
	{"IME3_ERRTABLELSB_i_6", 0x01e54230},
	{"IME3_ERRTABLEMSB_i_6", 0x01e54234},
	{"IME3_PARAMETERSTACK_i_6", 0x01e54098},
	{"IME3_PROGRAMBUFFER_m_6", 0x01e56018},
};
void omap4_regdump_ime3_dsp_channel_6(void) {
	pr_info("ime3_dsp_channel_6:\n");
	regdump(regdata_ime3_dsp_channel_6, ARRAY_SIZE(regdata_ime3_dsp_channel_6));
}

const struct reginfo regdata_ime3_dsp_channel_7[] = {
	{"IME3_BMTABLELSB0_j_7", 0x01e54338},
	{"IME3_BMTABLELSB1_j_7", 0x01e543b8},
	{"IME3_BMTABLEMSB0_j_7", 0x01e5433c},
	{"IME3_BMTABLEMSB1_j_7", 0x01e543bc},
	{"IME3_CURRENTBLOCK_l_7", 0x01e5411c},
	{"IME3_ERRTABLELSB_i_7", 0x01e54238},
	{"IME3_ERRTABLEMSB_i_7", 0x01e5423c},
	{"IME3_PARAMETERSTACK_i_7", 0x01e5409c},
	{"IME3_PROGRAMBUFFER_m_7", 0x01e5601c},
};
void omap4_regdump_ime3_dsp_channel_7(void) {
	pr_info("ime3_dsp_channel_7:\n");
	regdump(regdata_ime3_dsp_channel_7, ARRAY_SIZE(regdata_ime3_dsp_channel_7));
}

const struct reginfo regdata_ime3_dsp_channel_8[] = {
	{"IME3_BMTABLELSB0_j_8", 0x01e54340},
	{"IME3_BMTABLELSB1_j_8", 0x01e543c0},
	{"IME3_BMTABLEMSB0_j_8", 0x01e54344},
	{"IME3_BMTABLEMSB1_j_8", 0x01e543c4},
	{"IME3_CURRENTBLOCK_l_8", 0x01e54120},
	{"IME3_ERRTABLELSB_i_8", 0x01e54240},
	{"IME3_ERRTABLEMSB_i_8", 0x01e54244},
	{"IME3_PARAMETERSTACK_i_8", 0x01e540a0},
	{"IME3_PROGRAMBUFFER_m_8", 0x01e56020},
};
void omap4_regdump_ime3_dsp_channel_8(void) {
	pr_info("ime3_dsp_channel_8:\n");
	regdump(regdata_ime3_dsp_channel_8, ARRAY_SIZE(regdata_ime3_dsp_channel_8));
}

const struct reginfo regdata_ime3_dsp_channel_9[] = {
	{"IME3_BMTABLELSB0_j_9", 0x01e54348},
	{"IME3_BMTABLELSB1_j_9", 0x01e543c8},
	{"IME3_BMTABLEMSB0_j_9", 0x01e5434c},
	{"IME3_BMTABLEMSB1_j_9", 0x01e543cc},
	{"IME3_CURRENTBLOCK_l_9", 0x01e54124},
	{"IME3_ERRTABLELSB_i_9", 0x01e54248},
	{"IME3_ERRTABLEMSB_i_9", 0x01e5424c},
	{"IME3_PARAMETERSTACK_i_9", 0x01e540a4},
	{"IME3_PROGRAMBUFFER_m_9", 0x01e56024},
};
void omap4_regdump_ime3_dsp_channel_9(void) {
	pr_info("ime3_dsp_channel_9:\n");
	regdump(regdata_ime3_dsp_channel_9, ARRAY_SIZE(regdata_ime3_dsp_channel_9));
}

const struct reginfo regdata_ime3_dsp_channel_10[] = {
	{"IME3_BMTABLELSB0_j_10", 0x01e54350},
	{"IME3_BMTABLELSB1_j_10", 0x01e543d0},
	{"IME3_BMTABLEMSB0_j_10", 0x01e54354},
	{"IME3_BMTABLEMSB1_j_10", 0x01e543d4},
	{"IME3_CURRENTBLOCK_l_10", 0x01e54128},
	{"IME3_ERRTABLELSB_i_10", 0x01e54250},
	{"IME3_ERRTABLEMSB_i_10", 0x01e54254},
	{"IME3_PARAMETERSTACK_i_10", 0x01e540a8},
	{"IME3_PROGRAMBUFFER_m_10", 0x01e56028},
};
void omap4_regdump_ime3_dsp_channel_10(void) {
	pr_info("ime3_dsp_channel_10:\n");
	regdump(regdata_ime3_dsp_channel_10, ARRAY_SIZE(regdata_ime3_dsp_channel_10));
}

const struct reginfo regdata_ime3_dsp_channel_11[] = {
	{"IME3_BMTABLELSB0_j_11", 0x01e54358},
	{"IME3_BMTABLELSB1_j_11", 0x01e543d8},
	{"IME3_BMTABLEMSB0_j_11", 0x01e5435c},
	{"IME3_BMTABLEMSB1_j_11", 0x01e543dc},
	{"IME3_CURRENTBLOCK_l_11", 0x01e5412c},
	{"IME3_ERRTABLELSB_i_11", 0x01e54258},
	{"IME3_ERRTABLEMSB_i_11", 0x01e5425c},
	{"IME3_PARAMETERSTACK_i_11", 0x01e540ac},
	{"IME3_PROGRAMBUFFER_m_11", 0x01e5602c},
};
void omap4_regdump_ime3_dsp_channel_11(void) {
	pr_info("ime3_dsp_channel_11:\n");
	regdump(regdata_ime3_dsp_channel_11, ARRAY_SIZE(regdata_ime3_dsp_channel_11));
}

const struct reginfo regdata_ime3_dsp_channel_12[] = {
	{"IME3_BMTABLELSB0_j_12", 0x01e54360},
	{"IME3_BMTABLELSB1_j_12", 0x01e543e0},
	{"IME3_BMTABLEMSB0_j_12", 0x01e54364},
	{"IME3_BMTABLEMSB1_j_12", 0x01e543e4},
	{"IME3_CURRENTBLOCK_l_12", 0x01e54130},
	{"IME3_ERRTABLELSB_i_12", 0x01e54260},
	{"IME3_ERRTABLEMSB_i_12", 0x01e54264},
	{"IME3_PARAMETERSTACK_i_12", 0x01e540b0},
	{"IME3_PROGRAMBUFFER_m_12", 0x01e56030},
};
void omap4_regdump_ime3_dsp_channel_12(void) {
	pr_info("ime3_dsp_channel_12:\n");
	regdump(regdata_ime3_dsp_channel_12, ARRAY_SIZE(regdata_ime3_dsp_channel_12));
}

const struct reginfo regdata_ime3_dsp_channel_13[] = {
	{"IME3_BMTABLELSB0_j_13", 0x01e54368},
	{"IME3_BMTABLELSB1_j_13", 0x01e543e8},
	{"IME3_BMTABLEMSB0_j_13", 0x01e5436c},
	{"IME3_BMTABLEMSB1_j_13", 0x01e543ec},
	{"IME3_CURRENTBLOCK_l_13", 0x01e54134},
	{"IME3_ERRTABLELSB_i_13", 0x01e54268},
	{"IME3_ERRTABLEMSB_i_13", 0x01e5426c},
	{"IME3_PARAMETERSTACK_i_13", 0x01e540b4},
	{"IME3_PROGRAMBUFFER_m_13", 0x01e56034},
};
void omap4_regdump_ime3_dsp_channel_13(void) {
	pr_info("ime3_dsp_channel_13:\n");
	regdump(regdata_ime3_dsp_channel_13, ARRAY_SIZE(regdata_ime3_dsp_channel_13));
}

const struct reginfo regdata_ime3_dsp_channel_14[] = {
	{"IME3_BMTABLELSB0_j_14", 0x01e54370},
	{"IME3_BMTABLELSB1_j_14", 0x01e543f0},
	{"IME3_BMTABLEMSB0_j_14", 0x01e54374},
	{"IME3_BMTABLEMSB1_j_14", 0x01e543f4},
	{"IME3_CURRENTBLOCK_l_14", 0x01e54138},
	{"IME3_ERRTABLELSB_i_14", 0x01e54270},
	{"IME3_ERRTABLEMSB_i_14", 0x01e54274},
	{"IME3_PARAMETERSTACK_i_14", 0x01e540b8},
	{"IME3_PROGRAMBUFFER_m_14", 0x01e56038},
};
void omap4_regdump_ime3_dsp_channel_14(void) {
	pr_info("ime3_dsp_channel_14:\n");
	regdump(regdata_ime3_dsp_channel_14, ARRAY_SIZE(regdata_ime3_dsp_channel_14));
}

const struct reginfo regdata_ime3_dsp_channel_15[] = {
	{"IME3_BMTABLELSB0_j_15", 0x01e54378},
	{"IME3_BMTABLELSB1_j_15", 0x01e543f8},
	{"IME3_BMTABLEMSB0_j_15", 0x01e5437c},
	{"IME3_BMTABLEMSB1_j_15", 0x01e543fc},
	{"IME3_CURRENTBLOCK_l_15", 0x01e5413c},
	{"IME3_ERRTABLELSB_i_15", 0x01e54278},
	{"IME3_ERRTABLEMSB_i_15", 0x01e5427c},
	{"IME3_PARAMETERSTACK_i_15", 0x01e540bc},
	{"IME3_PROGRAMBUFFER_m_15", 0x01e5603c},
};
void omap4_regdump_ime3_dsp_channel_15(void) {
	pr_info("ime3_dsp_channel_15:\n");
	regdump(regdata_ime3_dsp_channel_15, ARRAY_SIZE(regdata_ime3_dsp_channel_15));
}

const struct reginfo regdata_ime3_dsp_channel_16[] = {
	{"IME3_CURRENTBLOCK_l_16", 0x01e54140},
	{"IME3_ERRTABLELSB_i_16", 0x01e54280},
	{"IME3_ERRTABLEMSB_i_16", 0x01e54284},
	{"IME3_PARAMETERSTACK_i_16", 0x01e540c0},
	{"IME3_PROGRAMBUFFER_m_16", 0x01e56040},
};
void omap4_regdump_ime3_dsp_channel_16(void) {
	pr_info("ime3_dsp_channel_16:\n");
	regdump(regdata_ime3_dsp_channel_16, ARRAY_SIZE(regdata_ime3_dsp_channel_16));
}

const struct reginfo regdata_ime3_dsp_channel_17[] = {
	{"IME3_CURRENTBLOCK_l_17", 0x01e54144},
	{"IME3_ERRTABLELSB_i_17", 0x01e54288},
	{"IME3_ERRTABLEMSB_i_17", 0x01e5428c},
	{"IME3_PARAMETERSTACK_i_17", 0x01e540c4},
	{"IME3_PROGRAMBUFFER_m_17", 0x01e56044},
};
void omap4_regdump_ime3_dsp_channel_17(void) {
	pr_info("ime3_dsp_channel_17:\n");
	regdump(regdata_ime3_dsp_channel_17, ARRAY_SIZE(regdata_ime3_dsp_channel_17));
}

const struct reginfo regdata_ime3_dsp_channel_18[] = {
	{"IME3_CURRENTBLOCK_l_18", 0x01e54148},
	{"IME3_ERRTABLELSB_i_18", 0x01e54290},
	{"IME3_ERRTABLEMSB_i_18", 0x01e54294},
	{"IME3_PARAMETERSTACK_i_18", 0x01e540c8},
	{"IME3_PROGRAMBUFFER_m_18", 0x01e56048},
};
void omap4_regdump_ime3_dsp_channel_18(void) {
	pr_info("ime3_dsp_channel_18:\n");
	regdump(regdata_ime3_dsp_channel_18, ARRAY_SIZE(regdata_ime3_dsp_channel_18));
}

const struct reginfo regdata_ime3_dsp_channel_19[] = {
	{"IME3_CURRENTBLOCK_l_19", 0x01e5414c},
	{"IME3_ERRTABLELSB_i_19", 0x01e54298},
	{"IME3_ERRTABLEMSB_i_19", 0x01e5429c},
	{"IME3_PARAMETERSTACK_i_19", 0x01e540cc},
	{"IME3_PROGRAMBUFFER_m_19", 0x01e5604c},
};
void omap4_regdump_ime3_dsp_channel_19(void) {
	pr_info("ime3_dsp_channel_19:\n");
	regdump(regdata_ime3_dsp_channel_19, ARRAY_SIZE(regdata_ime3_dsp_channel_19));
}

const struct reginfo regdata_ime3_dsp_channel_20[] = {
	{"IME3_CURRENTBLOCK_l_20", 0x01e54150},
	{"IME3_ERRTABLELSB_i_20", 0x01e542a0},
	{"IME3_ERRTABLEMSB_i_20", 0x01e542a4},
	{"IME3_PARAMETERSTACK_i_20", 0x01e540d0},
	{"IME3_PROGRAMBUFFER_m_20", 0x01e56050},
};
void omap4_regdump_ime3_dsp_channel_20(void) {
	pr_info("ime3_dsp_channel_20:\n");
	regdump(regdata_ime3_dsp_channel_20, ARRAY_SIZE(regdata_ime3_dsp_channel_20));
}

const struct reginfo regdata_ime3_dsp_channel_21[] = {
	{"IME3_CURRENTBLOCK_l_21", 0x01e54154},
	{"IME3_ERRTABLELSB_i_21", 0x01e542a8},
	{"IME3_ERRTABLEMSB_i_21", 0x01e542ac},
	{"IME3_PARAMETERSTACK_i_21", 0x01e540d4},
	{"IME3_PROGRAMBUFFER_m_21", 0x01e56054},
};
void omap4_regdump_ime3_dsp_channel_21(void) {
	pr_info("ime3_dsp_channel_21:\n");
	regdump(regdata_ime3_dsp_channel_21, ARRAY_SIZE(regdata_ime3_dsp_channel_21));
}

const struct reginfo regdata_ime3_dsp_channel_22[] = {
	{"IME3_CURRENTBLOCK_l_22", 0x01e54158},
	{"IME3_ERRTABLELSB_i_22", 0x01e542b0},
	{"IME3_ERRTABLEMSB_i_22", 0x01e542b4},
	{"IME3_PARAMETERSTACK_i_22", 0x01e540d8},
	{"IME3_PROGRAMBUFFER_m_22", 0x01e56058},
};
void omap4_regdump_ime3_dsp_channel_22(void) {
	pr_info("ime3_dsp_channel_22:\n");
	regdump(regdata_ime3_dsp_channel_22, ARRAY_SIZE(regdata_ime3_dsp_channel_22));
}

const struct reginfo regdata_ime3_dsp_channel_23[] = {
	{"IME3_CURRENTBLOCK_l_23", 0x01e5415c},
	{"IME3_ERRTABLELSB_i_23", 0x01e542b8},
	{"IME3_ERRTABLEMSB_i_23", 0x01e542bc},
	{"IME3_PARAMETERSTACK_i_23", 0x01e540dc},
	{"IME3_PROGRAMBUFFER_m_23", 0x01e5605c},
};
void omap4_regdump_ime3_dsp_channel_23(void) {
	pr_info("ime3_dsp_channel_23:\n");
	regdump(regdata_ime3_dsp_channel_23, ARRAY_SIZE(regdata_ime3_dsp_channel_23));
}

const struct reginfo regdata_ime3_dsp_channel_24[] = {
	{"IME3_CURRENTBLOCK_l_24", 0x01e54160},
	{"IME3_ERRTABLELSB_i_24", 0x01e542c0},
	{"IME3_ERRTABLEMSB_i_24", 0x01e542c4},
	{"IME3_PARAMETERSTACK_i_24", 0x01e540e0},
	{"IME3_PROGRAMBUFFER_m_24", 0x01e56060},
};
void omap4_regdump_ime3_dsp_channel_24(void) {
	pr_info("ime3_dsp_channel_24:\n");
	regdump(regdata_ime3_dsp_channel_24, ARRAY_SIZE(regdata_ime3_dsp_channel_24));
}

const struct reginfo regdata_ime3_dsp_channel_25[] = {
	{"IME3_CURRENTBLOCK_l_25", 0x01e54164},
	{"IME3_ERRTABLELSB_i_25", 0x01e542c8},
	{"IME3_ERRTABLEMSB_i_25", 0x01e542cc},
	{"IME3_PARAMETERSTACK_i_25", 0x01e540e4},
	{"IME3_PROGRAMBUFFER_m_25", 0x01e56064},
};
void omap4_regdump_ime3_dsp_channel_25(void) {
	pr_info("ime3_dsp_channel_25:\n");
	regdump(regdata_ime3_dsp_channel_25, ARRAY_SIZE(regdata_ime3_dsp_channel_25));
}

const struct reginfo regdata_ime3_dsp_channel_26[] = {
	{"IME3_CURRENTBLOCK_l_26", 0x01e54168},
	{"IME3_ERRTABLELSB_i_26", 0x01e542d0},
	{"IME3_ERRTABLEMSB_i_26", 0x01e542d4},
	{"IME3_PARAMETERSTACK_i_26", 0x01e540e8},
	{"IME3_PROGRAMBUFFER_m_26", 0x01e56068},
};
void omap4_regdump_ime3_dsp_channel_26(void) {
	pr_info("ime3_dsp_channel_26:\n");
	regdump(regdata_ime3_dsp_channel_26, ARRAY_SIZE(regdata_ime3_dsp_channel_26));
}

const struct reginfo regdata_ime3_dsp_channel_27[] = {
	{"IME3_CURRENTBLOCK_l_27", 0x01e5416c},
	{"IME3_ERRTABLELSB_i_27", 0x01e542d8},
	{"IME3_ERRTABLEMSB_i_27", 0x01e542dc},
	{"IME3_PARAMETERSTACK_i_27", 0x01e540ec},
	{"IME3_PROGRAMBUFFER_m_27", 0x01e5606c},
};
void omap4_regdump_ime3_dsp_channel_27(void) {
	pr_info("ime3_dsp_channel_27:\n");
	regdump(regdata_ime3_dsp_channel_27, ARRAY_SIZE(regdata_ime3_dsp_channel_27));
}

const struct reginfo regdata_ime3_dsp_channel_28[] = {
	{"IME3_CURRENTBLOCK_l_28", 0x01e54170},
	{"IME3_ERRTABLELSB_i_28", 0x01e542e0},
	{"IME3_ERRTABLEMSB_i_28", 0x01e542e4},
	{"IME3_PARAMETERSTACK_i_28", 0x01e540f0},
	{"IME3_PROGRAMBUFFER_m_28", 0x01e56070},
};
void omap4_regdump_ime3_dsp_channel_28(void) {
	pr_info("ime3_dsp_channel_28:\n");
	regdump(regdata_ime3_dsp_channel_28, ARRAY_SIZE(regdata_ime3_dsp_channel_28));
}

const struct reginfo regdata_ime3_dsp_channel_29[] = {
	{"IME3_CURRENTBLOCK_l_29", 0x01e54174},
	{"IME3_ERRTABLELSB_i_29", 0x01e542e8},
	{"IME3_ERRTABLEMSB_i_29", 0x01e542ec},
	{"IME3_PARAMETERSTACK_i_29", 0x01e540f4},
	{"IME3_PROGRAMBUFFER_m_29", 0x01e56074},
};
void omap4_regdump_ime3_dsp_channel_29(void) {
	pr_info("ime3_dsp_channel_29:\n");
	regdump(regdata_ime3_dsp_channel_29, ARRAY_SIZE(regdata_ime3_dsp_channel_29));
}

const struct reginfo regdata_ime3_dsp_channel_30[] = {
	{"IME3_CURRENTBLOCK_l_30", 0x01e54178},
	{"IME3_ERRTABLELSB_i_30", 0x01e542f0},
	{"IME3_ERRTABLEMSB_i_30", 0x01e542f4},
	{"IME3_PARAMETERSTACK_i_30", 0x01e540f8},
	{"IME3_PROGRAMBUFFER_m_30", 0x01e56078},
};
void omap4_regdump_ime3_dsp_channel_30(void) {
	pr_info("ime3_dsp_channel_30:\n");
	regdump(regdata_ime3_dsp_channel_30, ARRAY_SIZE(regdata_ime3_dsp_channel_30));
}

const struct reginfo regdata_ime3_dsp_channel_31[] = {
	{"IME3_CURRENTBLOCK_l_31", 0x01e5417c},
	{"IME3_ERRTABLELSB_i_31", 0x01e542f8},
	{"IME3_ERRTABLEMSB_i_31", 0x01e542fc},
	{"IME3_PARAMETERSTACK_i_31", 0x01e540fc},
	{"IME3_PROGRAMBUFFER_m_31", 0x01e5607c},
};
void omap4_regdump_ime3_dsp_channel_31(void) {
	pr_info("ime3_dsp_channel_31:\n");
	regdump(regdata_ime3_dsp_channel_31, ARRAY_SIZE(regdata_ime3_dsp_channel_31));
}

const struct reginfo regdata_ime3_dsp_channel_32[] = {
	{"IME3_CURRENTBLOCK_l_32", 0x01e54180},
	{"IME3_PROGRAMBUFFER_m_32", 0x01e56080},
};
void omap4_regdump_ime3_dsp_channel_32(void) {
	pr_info("ime3_dsp_channel_32:\n");
	regdump(regdata_ime3_dsp_channel_32, ARRAY_SIZE(regdata_ime3_dsp_channel_32));
}

const struct reginfo regdata_ime3_dsp_channel_33[] = {
	{"IME3_CURRENTBLOCK_l_33", 0x01e54184},
	{"IME3_PROGRAMBUFFER_m_33", 0x01e56084},
};
void omap4_regdump_ime3_dsp_channel_33(void) {
	pr_info("ime3_dsp_channel_33:\n");
	regdump(regdata_ime3_dsp_channel_33, ARRAY_SIZE(regdata_ime3_dsp_channel_33));
}

const struct reginfo regdata_ime3_dsp_channel_34[] = {
	{"IME3_CURRENTBLOCK_l_34", 0x01e54188},
	{"IME3_PROGRAMBUFFER_m_34", 0x01e56088},
};
void omap4_regdump_ime3_dsp_channel_34(void) {
	pr_info("ime3_dsp_channel_34:\n");
	regdump(regdata_ime3_dsp_channel_34, ARRAY_SIZE(regdata_ime3_dsp_channel_34));
}

const struct reginfo regdata_ime3_dsp_channel_35[] = {
	{"IME3_CURRENTBLOCK_l_35", 0x01e5418c},
	{"IME3_PROGRAMBUFFER_m_35", 0x01e5608c},
};
void omap4_regdump_ime3_dsp_channel_35(void) {
	pr_info("ime3_dsp_channel_35:\n");
	regdump(regdata_ime3_dsp_channel_35, ARRAY_SIZE(regdata_ime3_dsp_channel_35));
}

const struct reginfo regdata_ime3_dsp_channel_36[] = {
	{"IME3_CURRENTBLOCK_l_36", 0x01e54190},
	{"IME3_PROGRAMBUFFER_m_36", 0x01e56090},
};
void omap4_regdump_ime3_dsp_channel_36(void) {
	pr_info("ime3_dsp_channel_36:\n");
	regdump(regdata_ime3_dsp_channel_36, ARRAY_SIZE(regdata_ime3_dsp_channel_36));
}

const struct reginfo regdata_ime3_dsp_channel_37[] = {
	{"IME3_CURRENTBLOCK_l_37", 0x01e54194},
	{"IME3_PROGRAMBUFFER_m_37", 0x01e56094},
};
void omap4_regdump_ime3_dsp_channel_37(void) {
	pr_info("ime3_dsp_channel_37:\n");
	regdump(regdata_ime3_dsp_channel_37, ARRAY_SIZE(regdata_ime3_dsp_channel_37));
}

const struct reginfo regdata_ime3_dsp_channel_38[] = {
	{"IME3_CURRENTBLOCK_l_38", 0x01e54198},
	{"IME3_PROGRAMBUFFER_m_38", 0x01e56098},
};
void omap4_regdump_ime3_dsp_channel_38(void) {
	pr_info("ime3_dsp_channel_38:\n");
	regdump(regdata_ime3_dsp_channel_38, ARRAY_SIZE(regdata_ime3_dsp_channel_38));
}

const struct reginfo regdata_ime3_dsp_channel_39[] = {
	{"IME3_CURRENTBLOCK_l_39", 0x01e5419c},
	{"IME3_PROGRAMBUFFER_m_39", 0x01e5609c},
};
void omap4_regdump_ime3_dsp_channel_39(void) {
	pr_info("ime3_dsp_channel_39:\n");
	regdump(regdata_ime3_dsp_channel_39, ARRAY_SIZE(regdata_ime3_dsp_channel_39));
}

const struct reginfo regdata_ime3_dsp_channel_40[] = {
	{"IME3_CURRENTBLOCK_l_40", 0x01e541a0},
	{"IME3_PROGRAMBUFFER_m_40", 0x01e560a0},
};
void omap4_regdump_ime3_dsp_channel_40(void) {
	pr_info("ime3_dsp_channel_40:\n");
	regdump(regdata_ime3_dsp_channel_40, ARRAY_SIZE(regdata_ime3_dsp_channel_40));
}

const struct reginfo regdata_ime3_dsp_channel_41[] = {
	{"IME3_CURRENTBLOCK_l_41", 0x01e541a4},
	{"IME3_PROGRAMBUFFER_m_41", 0x01e560a4},
};
void omap4_regdump_ime3_dsp_channel_41(void) {
	pr_info("ime3_dsp_channel_41:\n");
	regdump(regdata_ime3_dsp_channel_41, ARRAY_SIZE(regdata_ime3_dsp_channel_41));
}

const struct reginfo regdata_ime3_dsp_channel_42[] = {
	{"IME3_CURRENTBLOCK_l_42", 0x01e541a8},
	{"IME3_PROGRAMBUFFER_m_42", 0x01e560a8},
};
void omap4_regdump_ime3_dsp_channel_42(void) {
	pr_info("ime3_dsp_channel_42:\n");
	regdump(regdata_ime3_dsp_channel_42, ARRAY_SIZE(regdata_ime3_dsp_channel_42));
}

const struct reginfo regdata_ime3_dsp_channel_43[] = {
	{"IME3_CURRENTBLOCK_l_43", 0x01e541ac},
	{"IME3_PROGRAMBUFFER_m_43", 0x01e560ac},
};
void omap4_regdump_ime3_dsp_channel_43(void) {
	pr_info("ime3_dsp_channel_43:\n");
	regdump(regdata_ime3_dsp_channel_43, ARRAY_SIZE(regdata_ime3_dsp_channel_43));
}

const struct reginfo regdata_ime3_dsp_channel_44[] = {
	{"IME3_CURRENTBLOCK_l_44", 0x01e541b0},
	{"IME3_PROGRAMBUFFER_m_44", 0x01e560b0},
};
void omap4_regdump_ime3_dsp_channel_44(void) {
	pr_info("ime3_dsp_channel_44:\n");
	regdump(regdata_ime3_dsp_channel_44, ARRAY_SIZE(regdata_ime3_dsp_channel_44));
}

const struct reginfo regdata_ime3_dsp_channel_45[] = {
	{"IME3_CURRENTBLOCK_l_45", 0x01e541b4},
	{"IME3_PROGRAMBUFFER_m_45", 0x01e560b4},
};
void omap4_regdump_ime3_dsp_channel_45(void) {
	pr_info("ime3_dsp_channel_45:\n");
	regdump(regdata_ime3_dsp_channel_45, ARRAY_SIZE(regdata_ime3_dsp_channel_45));
}

const struct reginfo regdata_ime3_dsp_channel_46[] = {
	{"IME3_CURRENTBLOCK_l_46", 0x01e541b8},
	{"IME3_PROGRAMBUFFER_m_46", 0x01e560b8},
};
void omap4_regdump_ime3_dsp_channel_46(void) {
	pr_info("ime3_dsp_channel_46:\n");
	regdump(regdata_ime3_dsp_channel_46, ARRAY_SIZE(regdata_ime3_dsp_channel_46));
}

const struct reginfo regdata_ime3_dsp_channel_47[] = {
	{"IME3_CURRENTBLOCK_l_47", 0x01e541bc},
	{"IME3_PROGRAMBUFFER_m_47", 0x01e560bc},
};
void omap4_regdump_ime3_dsp_channel_47(void) {
	pr_info("ime3_dsp_channel_47:\n");
	regdump(regdata_ime3_dsp_channel_47, ARRAY_SIZE(regdata_ime3_dsp_channel_47));
}

const struct reginfo regdata_ime3_dsp_channel_48[] = {
	{"IME3_CURRENTBLOCK_l_48", 0x01e541c0},
	{"IME3_PROGRAMBUFFER_m_48", 0x01e560c0},
};
void omap4_regdump_ime3_dsp_channel_48(void) {
	pr_info("ime3_dsp_channel_48:\n");
	regdump(regdata_ime3_dsp_channel_48, ARRAY_SIZE(regdata_ime3_dsp_channel_48));
}

const struct reginfo regdata_ime3_dsp_channel_49[] = {
	{"IME3_CURRENTBLOCK_l_49", 0x01e541c4},
	{"IME3_PROGRAMBUFFER_m_49", 0x01e560c4},
};
void omap4_regdump_ime3_dsp_channel_49(void) {
	pr_info("ime3_dsp_channel_49:\n");
	regdump(regdata_ime3_dsp_channel_49, ARRAY_SIZE(regdata_ime3_dsp_channel_49));
}

const struct reginfo regdata_ime3_dsp_channel_50[] = {
	{"IME3_CURRENTBLOCK_l_50", 0x01e541c8},
	{"IME3_PROGRAMBUFFER_m_50", 0x01e560c8},
};
void omap4_regdump_ime3_dsp_channel_50(void) {
	pr_info("ime3_dsp_channel_50:\n");
	regdump(regdata_ime3_dsp_channel_50, ARRAY_SIZE(regdata_ime3_dsp_channel_50));
}

const struct reginfo regdata_ime3_dsp_channel_51[] = {
	{"IME3_CURRENTBLOCK_l_51", 0x01e541cc},
	{"IME3_PROGRAMBUFFER_m_51", 0x01e560cc},
};
void omap4_regdump_ime3_dsp_channel_51(void) {
	pr_info("ime3_dsp_channel_51:\n");
	regdump(regdata_ime3_dsp_channel_51, ARRAY_SIZE(regdata_ime3_dsp_channel_51));
}

const struct reginfo regdata_ime3_dsp_channel_52[] = {
	{"IME3_CURRENTBLOCK_l_52", 0x01e541d0},
	{"IME3_PROGRAMBUFFER_m_52", 0x01e560d0},
};
void omap4_regdump_ime3_dsp_channel_52(void) {
	pr_info("ime3_dsp_channel_52:\n");
	regdump(regdata_ime3_dsp_channel_52, ARRAY_SIZE(regdata_ime3_dsp_channel_52));
}

const struct reginfo regdata_ime3_dsp_channel_53[] = {
	{"IME3_CURRENTBLOCK_l_53", 0x01e541d4},
	{"IME3_PROGRAMBUFFER_m_53", 0x01e560d4},
};
void omap4_regdump_ime3_dsp_channel_53(void) {
	pr_info("ime3_dsp_channel_53:\n");
	regdump(regdata_ime3_dsp_channel_53, ARRAY_SIZE(regdata_ime3_dsp_channel_53));
}

const struct reginfo regdata_ime3_dsp_channel_54[] = {
	{"IME3_CURRENTBLOCK_l_54", 0x01e541d8},
	{"IME3_PROGRAMBUFFER_m_54", 0x01e560d8},
};
void omap4_regdump_ime3_dsp_channel_54(void) {
	pr_info("ime3_dsp_channel_54:\n");
	regdump(regdata_ime3_dsp_channel_54, ARRAY_SIZE(regdata_ime3_dsp_channel_54));
}

const struct reginfo regdata_ime3_dsp_channel_55[] = {
	{"IME3_CURRENTBLOCK_l_55", 0x01e541dc},
	{"IME3_PROGRAMBUFFER_m_55", 0x01e560dc},
};
void omap4_regdump_ime3_dsp_channel_55(void) {
	pr_info("ime3_dsp_channel_55:\n");
	regdump(regdata_ime3_dsp_channel_55, ARRAY_SIZE(regdata_ime3_dsp_channel_55));
}

const struct reginfo regdata_ime3_dsp_channel_56[] = {
	{"IME3_CURRENTBLOCK_l_56", 0x01e541e0},
	{"IME3_PROGRAMBUFFER_m_56", 0x01e560e0},
};
void omap4_regdump_ime3_dsp_channel_56(void) {
	pr_info("ime3_dsp_channel_56:\n");
	regdump(regdata_ime3_dsp_channel_56, ARRAY_SIZE(regdata_ime3_dsp_channel_56));
}

const struct reginfo regdata_ime3_dsp_channel_57[] = {
	{"IME3_CURRENTBLOCK_l_57", 0x01e541e4},
	{"IME3_PROGRAMBUFFER_m_57", 0x01e560e4},
};
void omap4_regdump_ime3_dsp_channel_57(void) {
	pr_info("ime3_dsp_channel_57:\n");
	regdump(regdata_ime3_dsp_channel_57, ARRAY_SIZE(regdata_ime3_dsp_channel_57));
}

const struct reginfo regdata_ime3_dsp_channel_58[] = {
	{"IME3_CURRENTBLOCK_l_58", 0x01e541e8},
	{"IME3_PROGRAMBUFFER_m_58", 0x01e560e8},
};
void omap4_regdump_ime3_dsp_channel_58(void) {
	pr_info("ime3_dsp_channel_58:\n");
	regdump(regdata_ime3_dsp_channel_58, ARRAY_SIZE(regdata_ime3_dsp_channel_58));
}

const struct reginfo regdata_ime3_dsp_channel_59[] = {
	{"IME3_CURRENTBLOCK_l_59", 0x01e541ec},
	{"IME3_PROGRAMBUFFER_m_59", 0x01e560ec},
};
void omap4_regdump_ime3_dsp_channel_59(void) {
	pr_info("ime3_dsp_channel_59:\n");
	regdump(regdata_ime3_dsp_channel_59, ARRAY_SIZE(regdata_ime3_dsp_channel_59));
}

const struct reginfo regdata_ime3_dsp_channel_60[] = {
	{"IME3_CURRENTBLOCK_l_60", 0x01e541f0},
	{"IME3_PROGRAMBUFFER_m_60", 0x01e560f0},
};
void omap4_regdump_ime3_dsp_channel_60(void) {
	pr_info("ime3_dsp_channel_60:\n");
	regdump(regdata_ime3_dsp_channel_60, ARRAY_SIZE(regdata_ime3_dsp_channel_60));
}

const struct reginfo regdata_ime3_dsp_channel_61[] = {
	{"IME3_CURRENTBLOCK_l_61", 0x01e541f4},
	{"IME3_PROGRAMBUFFER_m_61", 0x01e560f4},
};
void omap4_regdump_ime3_dsp_channel_61(void) {
	pr_info("ime3_dsp_channel_61:\n");
	regdump(regdata_ime3_dsp_channel_61, ARRAY_SIZE(regdata_ime3_dsp_channel_61));
}

const struct reginfo regdata_ime3_dsp_channel_62[] = {
	{"IME3_CURRENTBLOCK_l_62", 0x01e541f8},
	{"IME3_PROGRAMBUFFER_m_62", 0x01e560f8},
};
void omap4_regdump_ime3_dsp_channel_62(void) {
	pr_info("ime3_dsp_channel_62:\n");
	regdump(regdata_ime3_dsp_channel_62, ARRAY_SIZE(regdata_ime3_dsp_channel_62));
}

const struct reginfo regdata_ime3_dsp_channel_63[] = {
	{"IME3_CURRENTBLOCK_l_63", 0x01e541fc},
	{"IME3_PROGRAMBUFFER_m_63", 0x01e560fc},
	{"IME3_PROGRAMBUFFER_m_64", 0x01e56100},
	{"IME3_PROGRAMBUFFER_m_65", 0x01e56104},
	{"IME3_PROGRAMBUFFER_m_66", 0x01e56108},
	{"IME3_PROGRAMBUFFER_m_67", 0x01e5610c},
	{"IME3_PROGRAMBUFFER_m_68", 0x01e56110},
	{"IME3_PROGRAMBUFFER_m_69", 0x01e56114},
	{"IME3_PROGRAMBUFFER_m_70", 0x01e56118},
	{"IME3_PROGRAMBUFFER_m_71", 0x01e5611c},
	{"IME3_PROGRAMBUFFER_m_72", 0x01e56120},
	{"IME3_PROGRAMBUFFER_m_73", 0x01e56124},
	{"IME3_PROGRAMBUFFER_m_74", 0x01e56128},
	{"IME3_PROGRAMBUFFER_m_75", 0x01e5612c},
	{"IME3_PROGRAMBUFFER_m_76", 0x01e56130},
	{"IME3_PROGRAMBUFFER_m_77", 0x01e56134},
	{"IME3_PROGRAMBUFFER_m_78", 0x01e56138},
	{"IME3_PROGRAMBUFFER_m_79", 0x01e5613c},
	{"IME3_PROGRAMBUFFER_m_80", 0x01e56140},
	{"IME3_PROGRAMBUFFER_m_81", 0x01e56144},
	{"IME3_PROGRAMBUFFER_m_82", 0x01e56148},
	{"IME3_PROGRAMBUFFER_m_83", 0x01e5614c},
	{"IME3_PROGRAMBUFFER_m_84", 0x01e56150},
	{"IME3_PROGRAMBUFFER_m_85", 0x01e56154},
	{"IME3_PROGRAMBUFFER_m_86", 0x01e56158},
	{"IME3_PROGRAMBUFFER_m_87", 0x01e5615c},
	{"IME3_PROGRAMBUFFER_m_88", 0x01e56160},
	{"IME3_PROGRAMBUFFER_m_89", 0x01e56164},
	{"IME3_PROGRAMBUFFER_m_90", 0x01e56168},
	{"IME3_PROGRAMBUFFER_m_91", 0x01e5616c},
	{"IME3_PROGRAMBUFFER_m_92", 0x01e56170},
	{"IME3_PROGRAMBUFFER_m_93", 0x01e56174},
	{"IME3_PROGRAMBUFFER_m_94", 0x01e56178},
	{"IME3_PROGRAMBUFFER_m_95", 0x01e5617c},
	{"IME3_PROGRAMBUFFER_m_96", 0x01e56180},
	{"IME3_PROGRAMBUFFER_m_97", 0x01e56184},
	{"IME3_PROGRAMBUFFER_m_98", 0x01e56188},
	{"IME3_PROGRAMBUFFER_m_99", 0x01e5618c},
	{"IME3_PROGRAMBUFFER_m_100", 0x01e56190},
	{"IME3_PROGRAMBUFFER_m_101", 0x01e56194},
	{"IME3_PROGRAMBUFFER_m_102", 0x01e56198},
	{"IME3_PROGRAMBUFFER_m_103", 0x01e5619c},
	{"IME3_PROGRAMBUFFER_m_104", 0x01e561a0},
	{"IME3_PROGRAMBUFFER_m_105", 0x01e561a4},
	{"IME3_PROGRAMBUFFER_m_106", 0x01e561a8},
	{"IME3_PROGRAMBUFFER_m_107", 0x01e561ac},
	{"IME3_PROGRAMBUFFER_m_108", 0x01e561b0},
	{"IME3_PROGRAMBUFFER_m_109", 0x01e561b4},
	{"IME3_PROGRAMBUFFER_m_110", 0x01e561b8},
	{"IME3_PROGRAMBUFFER_m_111", 0x01e561bc},
	{"IME3_PROGRAMBUFFER_m_112", 0x01e561c0},
	{"IME3_PROGRAMBUFFER_m_113", 0x01e561c4},
	{"IME3_PROGRAMBUFFER_m_114", 0x01e561c8},
	{"IME3_PROGRAMBUFFER_m_115", 0x01e561cc},
	{"IME3_PROGRAMBUFFER_m_116", 0x01e561d0},
	{"IME3_PROGRAMBUFFER_m_117", 0x01e561d4},
	{"IME3_PROGRAMBUFFER_m_118", 0x01e561d8},
	{"IME3_PROGRAMBUFFER_m_119", 0x01e561dc},
	{"IME3_PROGRAMBUFFER_m_120", 0x01e561e0},
	{"IME3_PROGRAMBUFFER_m_121", 0x01e561e4},
	{"IME3_PROGRAMBUFFER_m_122", 0x01e561e8},
	{"IME3_PROGRAMBUFFER_m_123", 0x01e561ec},
	{"IME3_PROGRAMBUFFER_m_124", 0x01e561f0},
	{"IME3_PROGRAMBUFFER_m_125", 0x01e561f4},
	{"IME3_PROGRAMBUFFER_m_126", 0x01e561f8},
	{"IME3_PROGRAMBUFFER_m_127", 0x01e561fc},
	{"IME3_PROGRAMBUFFER_m_128", 0x01e56200},
	{"IME3_PROGRAMBUFFER_m_129", 0x01e56204},
	{"IME3_PROGRAMBUFFER_m_130", 0x01e56208},
	{"IME3_PROGRAMBUFFER_m_131", 0x01e5620c},
	{"IME3_PROGRAMBUFFER_m_132", 0x01e56210},
	{"IME3_PROGRAMBUFFER_m_133", 0x01e56214},
	{"IME3_PROGRAMBUFFER_m_134", 0x01e56218},
	{"IME3_PROGRAMBUFFER_m_135", 0x01e5621c},
	{"IME3_PROGRAMBUFFER_m_136", 0x01e56220},
	{"IME3_PROGRAMBUFFER_m_137", 0x01e56224},
	{"IME3_PROGRAMBUFFER_m_138", 0x01e56228},
	{"IME3_PROGRAMBUFFER_m_139", 0x01e5622c},
	{"IME3_PROGRAMBUFFER_m_140", 0x01e56230},
	{"IME3_PROGRAMBUFFER_m_141", 0x01e56234},
	{"IME3_PROGRAMBUFFER_m_142", 0x01e56238},
	{"IME3_PROGRAMBUFFER_m_143", 0x01e5623c},
	{"IME3_PROGRAMBUFFER_m_144", 0x01e56240},
	{"IME3_PROGRAMBUFFER_m_145", 0x01e56244},
	{"IME3_PROGRAMBUFFER_m_146", 0x01e56248},
	{"IME3_PROGRAMBUFFER_m_147", 0x01e5624c},
	{"IME3_PROGRAMBUFFER_m_148", 0x01e56250},
	{"IME3_PROGRAMBUFFER_m_149", 0x01e56254},
	{"IME3_PROGRAMBUFFER_m_150", 0x01e56258},
	{"IME3_PROGRAMBUFFER_m_151", 0x01e5625c},
	{"IME3_PROGRAMBUFFER_m_152", 0x01e56260},
	{"IME3_PROGRAMBUFFER_m_153", 0x01e56264},
	{"IME3_PROGRAMBUFFER_m_154", 0x01e56268},
	{"IME3_PROGRAMBUFFER_m_155", 0x01e5626c},
	{"IME3_PROGRAMBUFFER_m_156", 0x01e56270},
	{"IME3_PROGRAMBUFFER_m_157", 0x01e56274},
	{"IME3_PROGRAMBUFFER_m_158", 0x01e56278},
	{"IME3_PROGRAMBUFFER_m_159", 0x01e5627c},
	{"IME3_PROGRAMBUFFER_m_160", 0x01e56280},
	{"IME3_PROGRAMBUFFER_m_161", 0x01e56284},
	{"IME3_PROGRAMBUFFER_m_162", 0x01e56288},
	{"IME3_PROGRAMBUFFER_m_163", 0x01e5628c},
	{"IME3_PROGRAMBUFFER_m_164", 0x01e56290},
	{"IME3_PROGRAMBUFFER_m_165", 0x01e56294},
	{"IME3_PROGRAMBUFFER_m_166", 0x01e56298},
	{"IME3_PROGRAMBUFFER_m_167", 0x01e5629c},
	{"IME3_PROGRAMBUFFER_m_168", 0x01e562a0},
	{"IME3_PROGRAMBUFFER_m_169", 0x01e562a4},
	{"IME3_PROGRAMBUFFER_m_170", 0x01e562a8},
	{"IME3_PROGRAMBUFFER_m_171", 0x01e562ac},
	{"IME3_PROGRAMBUFFER_m_172", 0x01e562b0},
	{"IME3_PROGRAMBUFFER_m_173", 0x01e562b4},
	{"IME3_PROGRAMBUFFER_m_174", 0x01e562b8},
	{"IME3_PROGRAMBUFFER_m_175", 0x01e562bc},
	{"IME3_PROGRAMBUFFER_m_176", 0x01e562c0},
	{"IME3_PROGRAMBUFFER_m_177", 0x01e562c4},
	{"IME3_PROGRAMBUFFER_m_178", 0x01e562c8},
	{"IME3_PROGRAMBUFFER_m_179", 0x01e562cc},
	{"IME3_PROGRAMBUFFER_m_180", 0x01e562d0},
	{"IME3_PROGRAMBUFFER_m_181", 0x01e562d4},
	{"IME3_PROGRAMBUFFER_m_182", 0x01e562d8},
	{"IME3_PROGRAMBUFFER_m_183", 0x01e562dc},
	{"IME3_PROGRAMBUFFER_m_184", 0x01e562e0},
	{"IME3_PROGRAMBUFFER_m_185", 0x01e562e4},
	{"IME3_PROGRAMBUFFER_m_186", 0x01e562e8},
	{"IME3_PROGRAMBUFFER_m_187", 0x01e562ec},
	{"IME3_PROGRAMBUFFER_m_188", 0x01e562f0},
	{"IME3_PROGRAMBUFFER_m_189", 0x01e562f4},
	{"IME3_PROGRAMBUFFER_m_190", 0x01e562f8},
	{"IME3_PROGRAMBUFFER_m_191", 0x01e562fc},
	{"IME3_PROGRAMBUFFER_m_192", 0x01e56300},
	{"IME3_PROGRAMBUFFER_m_193", 0x01e56304},
	{"IME3_PROGRAMBUFFER_m_194", 0x01e56308},
	{"IME3_PROGRAMBUFFER_m_195", 0x01e5630c},
	{"IME3_PROGRAMBUFFER_m_196", 0x01e56310},
	{"IME3_PROGRAMBUFFER_m_197", 0x01e56314},
	{"IME3_PROGRAMBUFFER_m_198", 0x01e56318},
	{"IME3_PROGRAMBUFFER_m_199", 0x01e5631c},
	{"IME3_PROGRAMBUFFER_m_200", 0x01e56320},
	{"IME3_PROGRAMBUFFER_m_201", 0x01e56324},
	{"IME3_PROGRAMBUFFER_m_202", 0x01e56328},
	{"IME3_PROGRAMBUFFER_m_203", 0x01e5632c},
	{"IME3_PROGRAMBUFFER_m_204", 0x01e56330},
	{"IME3_PROGRAMBUFFER_m_205", 0x01e56334},
	{"IME3_PROGRAMBUFFER_m_206", 0x01e56338},
	{"IME3_PROGRAMBUFFER_m_207", 0x01e5633c},
	{"IME3_PROGRAMBUFFER_m_208", 0x01e56340},
	{"IME3_PROGRAMBUFFER_m_209", 0x01e56344},
	{"IME3_PROGRAMBUFFER_m_210", 0x01e56348},
	{"IME3_PROGRAMBUFFER_m_211", 0x01e5634c},
	{"IME3_PROGRAMBUFFER_m_212", 0x01e56350},
	{"IME3_PROGRAMBUFFER_m_213", 0x01e56354},
	{"IME3_PROGRAMBUFFER_m_214", 0x01e56358},
	{"IME3_PROGRAMBUFFER_m_215", 0x01e5635c},
	{"IME3_PROGRAMBUFFER_m_216", 0x01e56360},
	{"IME3_PROGRAMBUFFER_m_217", 0x01e56364},
	{"IME3_PROGRAMBUFFER_m_218", 0x01e56368},
	{"IME3_PROGRAMBUFFER_m_219", 0x01e5636c},
	{"IME3_PROGRAMBUFFER_m_220", 0x01e56370},
	{"IME3_PROGRAMBUFFER_m_221", 0x01e56374},
	{"IME3_PROGRAMBUFFER_m_222", 0x01e56378},
	{"IME3_PROGRAMBUFFER_m_223", 0x01e5637c},
	{"IME3_PROGRAMBUFFER_m_224", 0x01e56380},
	{"IME3_PROGRAMBUFFER_m_225", 0x01e56384},
	{"IME3_PROGRAMBUFFER_m_226", 0x01e56388},
	{"IME3_PROGRAMBUFFER_m_227", 0x01e5638c},
	{"IME3_PROGRAMBUFFER_m_228", 0x01e56390},
	{"IME3_PROGRAMBUFFER_m_229", 0x01e56394},
	{"IME3_PROGRAMBUFFER_m_230", 0x01e56398},
	{"IME3_PROGRAMBUFFER_m_231", 0x01e5639c},
	{"IME3_PROGRAMBUFFER_m_232", 0x01e563a0},
	{"IME3_PROGRAMBUFFER_m_233", 0x01e563a4},
	{"IME3_PROGRAMBUFFER_m_234", 0x01e563a8},
	{"IME3_PROGRAMBUFFER_m_235", 0x01e563ac},
	{"IME3_PROGRAMBUFFER_m_236", 0x01e563b0},
	{"IME3_PROGRAMBUFFER_m_237", 0x01e563b4},
	{"IME3_PROGRAMBUFFER_m_238", 0x01e563b8},
	{"IME3_PROGRAMBUFFER_m_239", 0x01e563bc},
	{"IME3_PROGRAMBUFFER_m_240", 0x01e563c0},
	{"IME3_PROGRAMBUFFER_m_241", 0x01e563c4},
	{"IME3_PROGRAMBUFFER_m_242", 0x01e563c8},
	{"IME3_PROGRAMBUFFER_m_243", 0x01e563cc},
	{"IME3_PROGRAMBUFFER_m_244", 0x01e563d0},
	{"IME3_PROGRAMBUFFER_m_245", 0x01e563d4},
	{"IME3_PROGRAMBUFFER_m_246", 0x01e563d8},
	{"IME3_PROGRAMBUFFER_m_247", 0x01e563dc},
	{"IME3_PROGRAMBUFFER_m_248", 0x01e563e0},
	{"IME3_PROGRAMBUFFER_m_249", 0x01e563e4},
	{"IME3_PROGRAMBUFFER_m_250", 0x01e563e8},
	{"IME3_PROGRAMBUFFER_m_251", 0x01e563ec},
	{"IME3_PROGRAMBUFFER_m_252", 0x01e563f0},
	{"IME3_PROGRAMBUFFER_m_253", 0x01e563f4},
	{"IME3_PROGRAMBUFFER_m_254", 0x01e563f8},
	{"IME3_PROGRAMBUFFER_m_255", 0x01e563fc},
	{"IME3_PROGRAMBUFFER_m_256", 0x01e56400},
	{"IME3_PROGRAMBUFFER_m_257", 0x01e56404},
	{"IME3_PROGRAMBUFFER_m_258", 0x01e56408},
	{"IME3_PROGRAMBUFFER_m_259", 0x01e5640c},
	{"IME3_PROGRAMBUFFER_m_260", 0x01e56410},
	{"IME3_PROGRAMBUFFER_m_261", 0x01e56414},
	{"IME3_PROGRAMBUFFER_m_262", 0x01e56418},
	{"IME3_PROGRAMBUFFER_m_263", 0x01e5641c},
	{"IME3_PROGRAMBUFFER_m_264", 0x01e56420},
	{"IME3_PROGRAMBUFFER_m_265", 0x01e56424},
	{"IME3_PROGRAMBUFFER_m_266", 0x01e56428},
	{"IME3_PROGRAMBUFFER_m_267", 0x01e5642c},
	{"IME3_PROGRAMBUFFER_m_268", 0x01e56430},
	{"IME3_PROGRAMBUFFER_m_269", 0x01e56434},
	{"IME3_PROGRAMBUFFER_m_270", 0x01e56438},
	{"IME3_PROGRAMBUFFER_m_271", 0x01e5643c},
	{"IME3_PROGRAMBUFFER_m_272", 0x01e56440},
	{"IME3_PROGRAMBUFFER_m_273", 0x01e56444},
	{"IME3_PROGRAMBUFFER_m_274", 0x01e56448},
	{"IME3_PROGRAMBUFFER_m_275", 0x01e5644c},
	{"IME3_PROGRAMBUFFER_m_276", 0x01e56450},
	{"IME3_PROGRAMBUFFER_m_277", 0x01e56454},
	{"IME3_PROGRAMBUFFER_m_278", 0x01e56458},
	{"IME3_PROGRAMBUFFER_m_279", 0x01e5645c},
	{"IME3_PROGRAMBUFFER_m_280", 0x01e56460},
	{"IME3_PROGRAMBUFFER_m_281", 0x01e56464},
	{"IME3_PROGRAMBUFFER_m_282", 0x01e56468},
	{"IME3_PROGRAMBUFFER_m_283", 0x01e5646c},
	{"IME3_PROGRAMBUFFER_m_284", 0x01e56470},
	{"IME3_PROGRAMBUFFER_m_285", 0x01e56474},
	{"IME3_PROGRAMBUFFER_m_286", 0x01e56478},
	{"IME3_PROGRAMBUFFER_m_287", 0x01e5647c},
	{"IME3_PROGRAMBUFFER_m_288", 0x01e56480},
	{"IME3_PROGRAMBUFFER_m_289", 0x01e56484},
	{"IME3_PROGRAMBUFFER_m_290", 0x01e56488},
	{"IME3_PROGRAMBUFFER_m_291", 0x01e5648c},
	{"IME3_PROGRAMBUFFER_m_292", 0x01e56490},
	{"IME3_PROGRAMBUFFER_m_293", 0x01e56494},
	{"IME3_PROGRAMBUFFER_m_294", 0x01e56498},
	{"IME3_PROGRAMBUFFER_m_295", 0x01e5649c},
	{"IME3_PROGRAMBUFFER_m_296", 0x01e564a0},
	{"IME3_PROGRAMBUFFER_m_297", 0x01e564a4},
	{"IME3_PROGRAMBUFFER_m_298", 0x01e564a8},
	{"IME3_PROGRAMBUFFER_m_299", 0x01e564ac},
	{"IME3_PROGRAMBUFFER_m_300", 0x01e564b0},
	{"IME3_PROGRAMBUFFER_m_301", 0x01e564b4},
	{"IME3_PROGRAMBUFFER_m_302", 0x01e564b8},
	{"IME3_PROGRAMBUFFER_m_303", 0x01e564bc},
	{"IME3_PROGRAMBUFFER_m_304", 0x01e564c0},
	{"IME3_PROGRAMBUFFER_m_305", 0x01e564c4},
	{"IME3_PROGRAMBUFFER_m_306", 0x01e564c8},
	{"IME3_PROGRAMBUFFER_m_307", 0x01e564cc},
	{"IME3_PROGRAMBUFFER_m_308", 0x01e564d0},
	{"IME3_PROGRAMBUFFER_m_309", 0x01e564d4},
	{"IME3_PROGRAMBUFFER_m_310", 0x01e564d8},
	{"IME3_PROGRAMBUFFER_m_311", 0x01e564dc},
	{"IME3_PROGRAMBUFFER_m_312", 0x01e564e0},
	{"IME3_PROGRAMBUFFER_m_313", 0x01e564e4},
	{"IME3_PROGRAMBUFFER_m_314", 0x01e564e8},
	{"IME3_PROGRAMBUFFER_m_315", 0x01e564ec},
	{"IME3_PROGRAMBUFFER_m_316", 0x01e564f0},
	{"IME3_PROGRAMBUFFER_m_317", 0x01e564f4},
	{"IME3_PROGRAMBUFFER_m_318", 0x01e564f8},
	{"IME3_PROGRAMBUFFER_m_319", 0x01e564fc},
	{"IME3_PROGRAMBUFFER_m_320", 0x01e56500},
	{"IME3_PROGRAMBUFFER_m_321", 0x01e56504},
	{"IME3_PROGRAMBUFFER_m_322", 0x01e56508},
	{"IME3_PROGRAMBUFFER_m_323", 0x01e5650c},
	{"IME3_PROGRAMBUFFER_m_324", 0x01e56510},
	{"IME3_PROGRAMBUFFER_m_325", 0x01e56514},
	{"IME3_PROGRAMBUFFER_m_326", 0x01e56518},
	{"IME3_PROGRAMBUFFER_m_327", 0x01e5651c},
	{"IME3_PROGRAMBUFFER_m_328", 0x01e56520},
	{"IME3_PROGRAMBUFFER_m_329", 0x01e56524},
	{"IME3_PROGRAMBUFFER_m_330", 0x01e56528},
	{"IME3_PROGRAMBUFFER_m_331", 0x01e5652c},
	{"IME3_PROGRAMBUFFER_m_332", 0x01e56530},
	{"IME3_PROGRAMBUFFER_m_333", 0x01e56534},
	{"IME3_PROGRAMBUFFER_m_334", 0x01e56538},
	{"IME3_PROGRAMBUFFER_m_335", 0x01e5653c},
	{"IME3_PROGRAMBUFFER_m_336", 0x01e56540},
	{"IME3_PROGRAMBUFFER_m_337", 0x01e56544},
	{"IME3_PROGRAMBUFFER_m_338", 0x01e56548},
	{"IME3_PROGRAMBUFFER_m_339", 0x01e5654c},
	{"IME3_PROGRAMBUFFER_m_340", 0x01e56550},
	{"IME3_PROGRAMBUFFER_m_341", 0x01e56554},
	{"IME3_PROGRAMBUFFER_m_342", 0x01e56558},
	{"IME3_PROGRAMBUFFER_m_343", 0x01e5655c},
	{"IME3_PROGRAMBUFFER_m_344", 0x01e56560},
	{"IME3_PROGRAMBUFFER_m_345", 0x01e56564},
	{"IME3_PROGRAMBUFFER_m_346", 0x01e56568},
	{"IME3_PROGRAMBUFFER_m_347", 0x01e5656c},
	{"IME3_PROGRAMBUFFER_m_348", 0x01e56570},
	{"IME3_PROGRAMBUFFER_m_349", 0x01e56574},
	{"IME3_PROGRAMBUFFER_m_350", 0x01e56578},
	{"IME3_PROGRAMBUFFER_m_351", 0x01e5657c},
	{"IME3_PROGRAMBUFFER_m_352", 0x01e56580},
	{"IME3_PROGRAMBUFFER_m_353", 0x01e56584},
	{"IME3_PROGRAMBUFFER_m_354", 0x01e56588},
	{"IME3_PROGRAMBUFFER_m_355", 0x01e5658c},
	{"IME3_PROGRAMBUFFER_m_356", 0x01e56590},
	{"IME3_PROGRAMBUFFER_m_357", 0x01e56594},
	{"IME3_PROGRAMBUFFER_m_358", 0x01e56598},
	{"IME3_PROGRAMBUFFER_m_359", 0x01e5659c},
	{"IME3_PROGRAMBUFFER_m_360", 0x01e565a0},
	{"IME3_PROGRAMBUFFER_m_361", 0x01e565a4},
	{"IME3_PROGRAMBUFFER_m_362", 0x01e565a8},
	{"IME3_PROGRAMBUFFER_m_363", 0x01e565ac},
	{"IME3_PROGRAMBUFFER_m_364", 0x01e565b0},
	{"IME3_PROGRAMBUFFER_m_365", 0x01e565b4},
	{"IME3_PROGRAMBUFFER_m_366", 0x01e565b8},
	{"IME3_PROGRAMBUFFER_m_367", 0x01e565bc},
	{"IME3_PROGRAMBUFFER_m_368", 0x01e565c0},
	{"IME3_PROGRAMBUFFER_m_369", 0x01e565c4},
	{"IME3_PROGRAMBUFFER_m_370", 0x01e565c8},
	{"IME3_PROGRAMBUFFER_m_371", 0x01e565cc},
	{"IME3_PROGRAMBUFFER_m_372", 0x01e565d0},
	{"IME3_PROGRAMBUFFER_m_373", 0x01e565d4},
	{"IME3_PROGRAMBUFFER_m_374", 0x01e565d8},
	{"IME3_PROGRAMBUFFER_m_375", 0x01e565dc},
	{"IME3_PROGRAMBUFFER_m_376", 0x01e565e0},
	{"IME3_PROGRAMBUFFER_m_377", 0x01e565e4},
	{"IME3_PROGRAMBUFFER_m_378", 0x01e565e8},
	{"IME3_PROGRAMBUFFER_m_379", 0x01e565ec},
	{"IME3_PROGRAMBUFFER_m_380", 0x01e565f0},
	{"IME3_PROGRAMBUFFER_m_381", 0x01e565f4},
	{"IME3_PROGRAMBUFFER_m_382", 0x01e565f8},
	{"IME3_PROGRAMBUFFER_m_383", 0x01e565fc},
	{"IME3_PROGRAMBUFFER_m_384", 0x01e56600},
	{"IME3_PROGRAMBUFFER_m_385", 0x01e56604},
	{"IME3_PROGRAMBUFFER_m_386", 0x01e56608},
	{"IME3_PROGRAMBUFFER_m_387", 0x01e5660c},
	{"IME3_PROGRAMBUFFER_m_388", 0x01e56610},
	{"IME3_PROGRAMBUFFER_m_389", 0x01e56614},
	{"IME3_PROGRAMBUFFER_m_390", 0x01e56618},
	{"IME3_PROGRAMBUFFER_m_391", 0x01e5661c},
	{"IME3_PROGRAMBUFFER_m_392", 0x01e56620},
	{"IME3_PROGRAMBUFFER_m_393", 0x01e56624},
	{"IME3_PROGRAMBUFFER_m_394", 0x01e56628},
	{"IME3_PROGRAMBUFFER_m_395", 0x01e5662c},
	{"IME3_PROGRAMBUFFER_m_396", 0x01e56630},
	{"IME3_PROGRAMBUFFER_m_397", 0x01e56634},
	{"IME3_PROGRAMBUFFER_m_398", 0x01e56638},
	{"IME3_PROGRAMBUFFER_m_399", 0x01e5663c},
	{"IME3_PROGRAMBUFFER_m_400", 0x01e56640},
	{"IME3_PROGRAMBUFFER_m_401", 0x01e56644},
	{"IME3_PROGRAMBUFFER_m_402", 0x01e56648},
	{"IME3_PROGRAMBUFFER_m_403", 0x01e5664c},
	{"IME3_PROGRAMBUFFER_m_404", 0x01e56650},
	{"IME3_PROGRAMBUFFER_m_405", 0x01e56654},
	{"IME3_PROGRAMBUFFER_m_406", 0x01e56658},
	{"IME3_PROGRAMBUFFER_m_407", 0x01e5665c},
	{"IME3_PROGRAMBUFFER_m_408", 0x01e56660},
	{"IME3_PROGRAMBUFFER_m_409", 0x01e56664},
	{"IME3_PROGRAMBUFFER_m_410", 0x01e56668},
	{"IME3_PROGRAMBUFFER_m_411", 0x01e5666c},
	{"IME3_PROGRAMBUFFER_m_412", 0x01e56670},
	{"IME3_PROGRAMBUFFER_m_413", 0x01e56674},
	{"IME3_PROGRAMBUFFER_m_414", 0x01e56678},
	{"IME3_PROGRAMBUFFER_m_415", 0x01e5667c},
	{"IME3_PROGRAMBUFFER_m_416", 0x01e56680},
	{"IME3_PROGRAMBUFFER_m_417", 0x01e56684},
	{"IME3_PROGRAMBUFFER_m_418", 0x01e56688},
	{"IME3_PROGRAMBUFFER_m_419", 0x01e5668c},
	{"IME3_PROGRAMBUFFER_m_420", 0x01e56690},
	{"IME3_PROGRAMBUFFER_m_421", 0x01e56694},
	{"IME3_PROGRAMBUFFER_m_422", 0x01e56698},
	{"IME3_PROGRAMBUFFER_m_423", 0x01e5669c},
	{"IME3_PROGRAMBUFFER_m_424", 0x01e566a0},
	{"IME3_PROGRAMBUFFER_m_425", 0x01e566a4},
	{"IME3_PROGRAMBUFFER_m_426", 0x01e566a8},
	{"IME3_PROGRAMBUFFER_m_427", 0x01e566ac},
	{"IME3_PROGRAMBUFFER_m_428", 0x01e566b0},
	{"IME3_PROGRAMBUFFER_m_429", 0x01e566b4},
	{"IME3_PROGRAMBUFFER_m_430", 0x01e566b8},
	{"IME3_PROGRAMBUFFER_m_431", 0x01e566bc},
	{"IME3_PROGRAMBUFFER_m_432", 0x01e566c0},
	{"IME3_PROGRAMBUFFER_m_433", 0x01e566c4},
	{"IME3_PROGRAMBUFFER_m_434", 0x01e566c8},
	{"IME3_PROGRAMBUFFER_m_435", 0x01e566cc},
	{"IME3_PROGRAMBUFFER_m_436", 0x01e566d0},
	{"IME3_PROGRAMBUFFER_m_437", 0x01e566d4},
	{"IME3_PROGRAMBUFFER_m_438", 0x01e566d8},
	{"IME3_PROGRAMBUFFER_m_439", 0x01e566dc},
	{"IME3_PROGRAMBUFFER_m_440", 0x01e566e0},
	{"IME3_PROGRAMBUFFER_m_441", 0x01e566e4},
	{"IME3_PROGRAMBUFFER_m_442", 0x01e566e8},
	{"IME3_PROGRAMBUFFER_m_443", 0x01e566ec},
	{"IME3_PROGRAMBUFFER_m_444", 0x01e566f0},
	{"IME3_PROGRAMBUFFER_m_445", 0x01e566f4},
	{"IME3_PROGRAMBUFFER_m_446", 0x01e566f8},
	{"IME3_PROGRAMBUFFER_m_447", 0x01e566fc},
	{"IME3_PROGRAMBUFFER_m_448", 0x01e56700},
	{"IME3_PROGRAMBUFFER_m_449", 0x01e56704},
	{"IME3_PROGRAMBUFFER_m_450", 0x01e56708},
	{"IME3_PROGRAMBUFFER_m_451", 0x01e5670c},
	{"IME3_PROGRAMBUFFER_m_452", 0x01e56710},
	{"IME3_PROGRAMBUFFER_m_453", 0x01e56714},
	{"IME3_PROGRAMBUFFER_m_454", 0x01e56718},
	{"IME3_PROGRAMBUFFER_m_455", 0x01e5671c},
	{"IME3_PROGRAMBUFFER_m_456", 0x01e56720},
	{"IME3_PROGRAMBUFFER_m_457", 0x01e56724},
	{"IME3_PROGRAMBUFFER_m_458", 0x01e56728},
	{"IME3_PROGRAMBUFFER_m_459", 0x01e5672c},
	{"IME3_PROGRAMBUFFER_m_460", 0x01e56730},
	{"IME3_PROGRAMBUFFER_m_461", 0x01e56734},
	{"IME3_PROGRAMBUFFER_m_462", 0x01e56738},
	{"IME3_PROGRAMBUFFER_m_463", 0x01e5673c},
	{"IME3_PROGRAMBUFFER_m_464", 0x01e56740},
	{"IME3_PROGRAMBUFFER_m_465", 0x01e56744},
	{"IME3_PROGRAMBUFFER_m_466", 0x01e56748},
	{"IME3_PROGRAMBUFFER_m_467", 0x01e5674c},
	{"IME3_PROGRAMBUFFER_m_468", 0x01e56750},
	{"IME3_PROGRAMBUFFER_m_469", 0x01e56754},
	{"IME3_PROGRAMBUFFER_m_470", 0x01e56758},
	{"IME3_PROGRAMBUFFER_m_471", 0x01e5675c},
	{"IME3_PROGRAMBUFFER_m_472", 0x01e56760},
	{"IME3_PROGRAMBUFFER_m_473", 0x01e56764},
	{"IME3_PROGRAMBUFFER_m_474", 0x01e56768},
	{"IME3_PROGRAMBUFFER_m_475", 0x01e5676c},
	{"IME3_PROGRAMBUFFER_m_476", 0x01e56770},
	{"IME3_PROGRAMBUFFER_m_477", 0x01e56774},
	{"IME3_PROGRAMBUFFER_m_478", 0x01e56778},
	{"IME3_PROGRAMBUFFER_m_479", 0x01e5677c},
	{"IME3_PROGRAMBUFFER_m_480", 0x01e56780},
	{"IME3_PROGRAMBUFFER_m_481", 0x01e56784},
	{"IME3_PROGRAMBUFFER_m_482", 0x01e56788},
	{"IME3_PROGRAMBUFFER_m_483", 0x01e5678c},
	{"IME3_PROGRAMBUFFER_m_484", 0x01e56790},
	{"IME3_PROGRAMBUFFER_m_485", 0x01e56794},
	{"IME3_PROGRAMBUFFER_m_486", 0x01e56798},
	{"IME3_PROGRAMBUFFER_m_487", 0x01e5679c},
	{"IME3_PROGRAMBUFFER_m_488", 0x01e567a0},
	{"IME3_PROGRAMBUFFER_m_489", 0x01e567a4},
	{"IME3_PROGRAMBUFFER_m_490", 0x01e567a8},
	{"IME3_PROGRAMBUFFER_m_491", 0x01e567ac},
	{"IME3_PROGRAMBUFFER_m_492", 0x01e567b0},
	{"IME3_PROGRAMBUFFER_m_493", 0x01e567b4},
	{"IME3_PROGRAMBUFFER_m_494", 0x01e567b8},
	{"IME3_PROGRAMBUFFER_m_495", 0x01e567bc},
	{"IME3_PROGRAMBUFFER_m_496", 0x01e567c0},
	{"IME3_PROGRAMBUFFER_m_497", 0x01e567c4},
	{"IME3_PROGRAMBUFFER_m_498", 0x01e567c8},
	{"IME3_PROGRAMBUFFER_m_499", 0x01e567cc},
	{"IME3_PROGRAMBUFFER_m_500", 0x01e567d0},
	{"IME3_PROGRAMBUFFER_m_501", 0x01e567d4},
	{"IME3_PROGRAMBUFFER_m_502", 0x01e567d8},
	{"IME3_PROGRAMBUFFER_m_503", 0x01e567dc},
	{"IME3_PROGRAMBUFFER_m_504", 0x01e567e0},
	{"IME3_PROGRAMBUFFER_m_505", 0x01e567e4},
	{"IME3_PROGRAMBUFFER_m_506", 0x01e567e8},
	{"IME3_PROGRAMBUFFER_m_507", 0x01e567ec},
	{"IME3_PROGRAMBUFFER_m_508", 0x01e567f0},
	{"IME3_PROGRAMBUFFER_m_509", 0x01e567f4},
	{"IME3_PROGRAMBUFFER_m_510", 0x01e567f8},
	{"IME3_PROGRAMBUFFER_m_511", 0x01e567fc},
	{"IME3_PROGRAMBUFFER_m_512", 0x01e56800},
	{"IME3_PROGRAMBUFFER_m_513", 0x01e56804},
	{"IME3_PROGRAMBUFFER_m_514", 0x01e56808},
	{"IME3_PROGRAMBUFFER_m_515", 0x01e5680c},
	{"IME3_PROGRAMBUFFER_m_516", 0x01e56810},
	{"IME3_PROGRAMBUFFER_m_517", 0x01e56814},
	{"IME3_PROGRAMBUFFER_m_518", 0x01e56818},
	{"IME3_PROGRAMBUFFER_m_519", 0x01e5681c},
	{"IME3_PROGRAMBUFFER_m_520", 0x01e56820},
	{"IME3_PROGRAMBUFFER_m_521", 0x01e56824},
	{"IME3_PROGRAMBUFFER_m_522", 0x01e56828},
	{"IME3_PROGRAMBUFFER_m_523", 0x01e5682c},
	{"IME3_PROGRAMBUFFER_m_524", 0x01e56830},
	{"IME3_PROGRAMBUFFER_m_525", 0x01e56834},
	{"IME3_PROGRAMBUFFER_m_526", 0x01e56838},
	{"IME3_PROGRAMBUFFER_m_527", 0x01e5683c},
	{"IME3_PROGRAMBUFFER_m_528", 0x01e56840},
	{"IME3_PROGRAMBUFFER_m_529", 0x01e56844},
	{"IME3_PROGRAMBUFFER_m_530", 0x01e56848},
	{"IME3_PROGRAMBUFFER_m_531", 0x01e5684c},
	{"IME3_PROGRAMBUFFER_m_532", 0x01e56850},
	{"IME3_PROGRAMBUFFER_m_533", 0x01e56854},
	{"IME3_PROGRAMBUFFER_m_534", 0x01e56858},
	{"IME3_PROGRAMBUFFER_m_535", 0x01e5685c},
	{"IME3_PROGRAMBUFFER_m_536", 0x01e56860},
	{"IME3_PROGRAMBUFFER_m_537", 0x01e56864},
	{"IME3_PROGRAMBUFFER_m_538", 0x01e56868},
	{"IME3_PROGRAMBUFFER_m_539", 0x01e5686c},
	{"IME3_PROGRAMBUFFER_m_540", 0x01e56870},
	{"IME3_PROGRAMBUFFER_m_541", 0x01e56874},
	{"IME3_PROGRAMBUFFER_m_542", 0x01e56878},
	{"IME3_PROGRAMBUFFER_m_543", 0x01e5687c},
	{"IME3_PROGRAMBUFFER_m_544", 0x01e56880},
	{"IME3_PROGRAMBUFFER_m_545", 0x01e56884},
	{"IME3_PROGRAMBUFFER_m_546", 0x01e56888},
	{"IME3_PROGRAMBUFFER_m_547", 0x01e5688c},
	{"IME3_PROGRAMBUFFER_m_548", 0x01e56890},
	{"IME3_PROGRAMBUFFER_m_549", 0x01e56894},
	{"IME3_PROGRAMBUFFER_m_550", 0x01e56898},
	{"IME3_PROGRAMBUFFER_m_551", 0x01e5689c},
	{"IME3_PROGRAMBUFFER_m_552", 0x01e568a0},
	{"IME3_PROGRAMBUFFER_m_553", 0x01e568a4},
	{"IME3_PROGRAMBUFFER_m_554", 0x01e568a8},
	{"IME3_PROGRAMBUFFER_m_555", 0x01e568ac},
	{"IME3_PROGRAMBUFFER_m_556", 0x01e568b0},
	{"IME3_PROGRAMBUFFER_m_557", 0x01e568b4},
	{"IME3_PROGRAMBUFFER_m_558", 0x01e568b8},
	{"IME3_PROGRAMBUFFER_m_559", 0x01e568bc},
	{"IME3_PROGRAMBUFFER_m_560", 0x01e568c0},
	{"IME3_PROGRAMBUFFER_m_561", 0x01e568c4},
	{"IME3_PROGRAMBUFFER_m_562", 0x01e568c8},
	{"IME3_PROGRAMBUFFER_m_563", 0x01e568cc},
	{"IME3_PROGRAMBUFFER_m_564", 0x01e568d0},
	{"IME3_PROGRAMBUFFER_m_565", 0x01e568d4},
	{"IME3_PROGRAMBUFFER_m_566", 0x01e568d8},
	{"IME3_PROGRAMBUFFER_m_567", 0x01e568dc},
	{"IME3_PROGRAMBUFFER_m_568", 0x01e568e0},
	{"IME3_PROGRAMBUFFER_m_569", 0x01e568e4},
	{"IME3_PROGRAMBUFFER_m_570", 0x01e568e8},
	{"IME3_PROGRAMBUFFER_m_571", 0x01e568ec},
	{"IME3_PROGRAMBUFFER_m_572", 0x01e568f0},
	{"IME3_PROGRAMBUFFER_m_573", 0x01e568f4},
	{"IME3_PROGRAMBUFFER_m_574", 0x01e568f8},
	{"IME3_PROGRAMBUFFER_m_575", 0x01e568fc},
	{"IME3_PROGRAMBUFFER_m_576", 0x01e56900},
	{"IME3_PROGRAMBUFFER_m_577", 0x01e56904},
	{"IME3_PROGRAMBUFFER_m_578", 0x01e56908},
	{"IME3_PROGRAMBUFFER_m_579", 0x01e5690c},
	{"IME3_PROGRAMBUFFER_m_580", 0x01e56910},
	{"IME3_PROGRAMBUFFER_m_581", 0x01e56914},
	{"IME3_PROGRAMBUFFER_m_582", 0x01e56918},
	{"IME3_PROGRAMBUFFER_m_583", 0x01e5691c},
	{"IME3_PROGRAMBUFFER_m_584", 0x01e56920},
	{"IME3_PROGRAMBUFFER_m_585", 0x01e56924},
	{"IME3_PROGRAMBUFFER_m_586", 0x01e56928},
	{"IME3_PROGRAMBUFFER_m_587", 0x01e5692c},
	{"IME3_PROGRAMBUFFER_m_588", 0x01e56930},
	{"IME3_PROGRAMBUFFER_m_589", 0x01e56934},
	{"IME3_PROGRAMBUFFER_m_590", 0x01e56938},
	{"IME3_PROGRAMBUFFER_m_591", 0x01e5693c},
	{"IME3_PROGRAMBUFFER_m_592", 0x01e56940},
	{"IME3_PROGRAMBUFFER_m_593", 0x01e56944},
	{"IME3_PROGRAMBUFFER_m_594", 0x01e56948},
	{"IME3_PROGRAMBUFFER_m_595", 0x01e5694c},
	{"IME3_PROGRAMBUFFER_m_596", 0x01e56950},
	{"IME3_PROGRAMBUFFER_m_597", 0x01e56954},
	{"IME3_PROGRAMBUFFER_m_598", 0x01e56958},
	{"IME3_PROGRAMBUFFER_m_599", 0x01e5695c},
	{"IME3_PROGRAMBUFFER_m_600", 0x01e56960},
	{"IME3_PROGRAMBUFFER_m_601", 0x01e56964},
	{"IME3_PROGRAMBUFFER_m_602", 0x01e56968},
	{"IME3_PROGRAMBUFFER_m_603", 0x01e5696c},
	{"IME3_PROGRAMBUFFER_m_604", 0x01e56970},
	{"IME3_PROGRAMBUFFER_m_605", 0x01e56974},
	{"IME3_PROGRAMBUFFER_m_606", 0x01e56978},
	{"IME3_PROGRAMBUFFER_m_607", 0x01e5697c},
	{"IME3_PROGRAMBUFFER_m_608", 0x01e56980},
	{"IME3_PROGRAMBUFFER_m_609", 0x01e56984},
	{"IME3_PROGRAMBUFFER_m_610", 0x01e56988},
	{"IME3_PROGRAMBUFFER_m_611", 0x01e5698c},
	{"IME3_PROGRAMBUFFER_m_612", 0x01e56990},
	{"IME3_PROGRAMBUFFER_m_613", 0x01e56994},
	{"IME3_PROGRAMBUFFER_m_614", 0x01e56998},
	{"IME3_PROGRAMBUFFER_m_615", 0x01e5699c},
	{"IME3_PROGRAMBUFFER_m_616", 0x01e569a0},
	{"IME3_PROGRAMBUFFER_m_617", 0x01e569a4},
	{"IME3_PROGRAMBUFFER_m_618", 0x01e569a8},
	{"IME3_PROGRAMBUFFER_m_619", 0x01e569ac},
	{"IME3_PROGRAMBUFFER_m_620", 0x01e569b0},
	{"IME3_PROGRAMBUFFER_m_621", 0x01e569b4},
	{"IME3_PROGRAMBUFFER_m_622", 0x01e569b8},
	{"IME3_PROGRAMBUFFER_m_623", 0x01e569bc},
	{"IME3_PROGRAMBUFFER_m_624", 0x01e569c0},
	{"IME3_PROGRAMBUFFER_m_625", 0x01e569c4},
	{"IME3_PROGRAMBUFFER_m_626", 0x01e569c8},
	{"IME3_PROGRAMBUFFER_m_627", 0x01e569cc},
	{"IME3_PROGRAMBUFFER_m_628", 0x01e569d0},
	{"IME3_PROGRAMBUFFER_m_629", 0x01e569d4},
	{"IME3_PROGRAMBUFFER_m_630", 0x01e569d8},
	{"IME3_PROGRAMBUFFER_m_631", 0x01e569dc},
	{"IME3_PROGRAMBUFFER_m_632", 0x01e569e0},
	{"IME3_PROGRAMBUFFER_m_633", 0x01e569e4},
	{"IME3_PROGRAMBUFFER_m_634", 0x01e569e8},
	{"IME3_PROGRAMBUFFER_m_635", 0x01e569ec},
	{"IME3_PROGRAMBUFFER_m_636", 0x01e569f0},
	{"IME3_PROGRAMBUFFER_m_637", 0x01e569f4},
	{"IME3_PROGRAMBUFFER_m_638", 0x01e569f8},
	{"IME3_PROGRAMBUFFER_m_639", 0x01e569fc},
	{"IME3_PROGRAMBUFFER_m_640", 0x01e56a00},
	{"IME3_PROGRAMBUFFER_m_641", 0x01e56a04},
	{"IME3_PROGRAMBUFFER_m_642", 0x01e56a08},
	{"IME3_PROGRAMBUFFER_m_643", 0x01e56a0c},
	{"IME3_PROGRAMBUFFER_m_644", 0x01e56a10},
	{"IME3_PROGRAMBUFFER_m_645", 0x01e56a14},
	{"IME3_PROGRAMBUFFER_m_646", 0x01e56a18},
	{"IME3_PROGRAMBUFFER_m_647", 0x01e56a1c},
	{"IME3_PROGRAMBUFFER_m_648", 0x01e56a20},
	{"IME3_PROGRAMBUFFER_m_649", 0x01e56a24},
	{"IME3_PROGRAMBUFFER_m_650", 0x01e56a28},
	{"IME3_PROGRAMBUFFER_m_651", 0x01e56a2c},
	{"IME3_PROGRAMBUFFER_m_652", 0x01e56a30},
	{"IME3_PROGRAMBUFFER_m_653", 0x01e56a34},
	{"IME3_PROGRAMBUFFER_m_654", 0x01e56a38},
	{"IME3_PROGRAMBUFFER_m_655", 0x01e56a3c},
	{"IME3_PROGRAMBUFFER_m_656", 0x01e56a40},
	{"IME3_PROGRAMBUFFER_m_657", 0x01e56a44},
	{"IME3_PROGRAMBUFFER_m_658", 0x01e56a48},
	{"IME3_PROGRAMBUFFER_m_659", 0x01e56a4c},
	{"IME3_PROGRAMBUFFER_m_660", 0x01e56a50},
	{"IME3_PROGRAMBUFFER_m_661", 0x01e56a54},
	{"IME3_PROGRAMBUFFER_m_662", 0x01e56a58},
	{"IME3_PROGRAMBUFFER_m_663", 0x01e56a5c},
	{"IME3_PROGRAMBUFFER_m_664", 0x01e56a60},
	{"IME3_PROGRAMBUFFER_m_665", 0x01e56a64},
	{"IME3_PROGRAMBUFFER_m_666", 0x01e56a68},
	{"IME3_PROGRAMBUFFER_m_667", 0x01e56a6c},
	{"IME3_PROGRAMBUFFER_m_668", 0x01e56a70},
	{"IME3_PROGRAMBUFFER_m_669", 0x01e56a74},
	{"IME3_PROGRAMBUFFER_m_670", 0x01e56a78},
	{"IME3_PROGRAMBUFFER_m_671", 0x01e56a7c},
	{"IME3_PROGRAMBUFFER_m_672", 0x01e56a80},
	{"IME3_PROGRAMBUFFER_m_673", 0x01e56a84},
	{"IME3_PROGRAMBUFFER_m_674", 0x01e56a88},
	{"IME3_PROGRAMBUFFER_m_675", 0x01e56a8c},
	{"IME3_PROGRAMBUFFER_m_676", 0x01e56a90},
	{"IME3_PROGRAMBUFFER_m_677", 0x01e56a94},
	{"IME3_PROGRAMBUFFER_m_678", 0x01e56a98},
	{"IME3_PROGRAMBUFFER_m_679", 0x01e56a9c},
	{"IME3_PROGRAMBUFFER_m_680", 0x01e56aa0},
	{"IME3_PROGRAMBUFFER_m_681", 0x01e56aa4},
	{"IME3_PROGRAMBUFFER_m_682", 0x01e56aa8},
	{"IME3_PROGRAMBUFFER_m_683", 0x01e56aac},
	{"IME3_PROGRAMBUFFER_m_684", 0x01e56ab0},
	{"IME3_PROGRAMBUFFER_m_685", 0x01e56ab4},
	{"IME3_PROGRAMBUFFER_m_686", 0x01e56ab8},
	{"IME3_PROGRAMBUFFER_m_687", 0x01e56abc},
	{"IME3_PROGRAMBUFFER_m_688", 0x01e56ac0},
	{"IME3_PROGRAMBUFFER_m_689", 0x01e56ac4},
	{"IME3_PROGRAMBUFFER_m_690", 0x01e56ac8},
	{"IME3_PROGRAMBUFFER_m_691", 0x01e56acc},
	{"IME3_PROGRAMBUFFER_m_692", 0x01e56ad0},
	{"IME3_PROGRAMBUFFER_m_693", 0x01e56ad4},
	{"IME3_PROGRAMBUFFER_m_694", 0x01e56ad8},
	{"IME3_PROGRAMBUFFER_m_695", 0x01e56adc},
	{"IME3_PROGRAMBUFFER_m_696", 0x01e56ae0},
	{"IME3_PROGRAMBUFFER_m_697", 0x01e56ae4},
	{"IME3_PROGRAMBUFFER_m_698", 0x01e56ae8},
	{"IME3_PROGRAMBUFFER_m_699", 0x01e56aec},
	{"IME3_PROGRAMBUFFER_m_700", 0x01e56af0},
	{"IME3_PROGRAMBUFFER_m_701", 0x01e56af4},
	{"IME3_PROGRAMBUFFER_m_702", 0x01e56af8},
	{"IME3_PROGRAMBUFFER_m_703", 0x01e56afc},
	{"IME3_PROGRAMBUFFER_m_704", 0x01e56b00},
	{"IME3_PROGRAMBUFFER_m_705", 0x01e56b04},
	{"IME3_PROGRAMBUFFER_m_706", 0x01e56b08},
	{"IME3_PROGRAMBUFFER_m_707", 0x01e56b0c},
	{"IME3_PROGRAMBUFFER_m_708", 0x01e56b10},
	{"IME3_PROGRAMBUFFER_m_709", 0x01e56b14},
	{"IME3_PROGRAMBUFFER_m_710", 0x01e56b18},
	{"IME3_PROGRAMBUFFER_m_711", 0x01e56b1c},
	{"IME3_PROGRAMBUFFER_m_712", 0x01e56b20},
	{"IME3_PROGRAMBUFFER_m_713", 0x01e56b24},
	{"IME3_PROGRAMBUFFER_m_714", 0x01e56b28},
	{"IME3_PROGRAMBUFFER_m_715", 0x01e56b2c},
	{"IME3_PROGRAMBUFFER_m_716", 0x01e56b30},
	{"IME3_PROGRAMBUFFER_m_717", 0x01e56b34},
	{"IME3_PROGRAMBUFFER_m_718", 0x01e56b38},
	{"IME3_PROGRAMBUFFER_m_719", 0x01e56b3c},
	{"IME3_PROGRAMBUFFER_m_720", 0x01e56b40},
	{"IME3_PROGRAMBUFFER_m_721", 0x01e56b44},
	{"IME3_PROGRAMBUFFER_m_722", 0x01e56b48},
	{"IME3_PROGRAMBUFFER_m_723", 0x01e56b4c},
	{"IME3_PROGRAMBUFFER_m_724", 0x01e56b50},
	{"IME3_PROGRAMBUFFER_m_725", 0x01e56b54},
	{"IME3_PROGRAMBUFFER_m_726", 0x01e56b58},
	{"IME3_PROGRAMBUFFER_m_727", 0x01e56b5c},
	{"IME3_PROGRAMBUFFER_m_728", 0x01e56b60},
	{"IME3_PROGRAMBUFFER_m_729", 0x01e56b64},
	{"IME3_PROGRAMBUFFER_m_730", 0x01e56b68},
	{"IME3_PROGRAMBUFFER_m_731", 0x01e56b6c},
	{"IME3_PROGRAMBUFFER_m_732", 0x01e56b70},
	{"IME3_PROGRAMBUFFER_m_733", 0x01e56b74},
	{"IME3_PROGRAMBUFFER_m_734", 0x01e56b78},
	{"IME3_PROGRAMBUFFER_m_735", 0x01e56b7c},
	{"IME3_PROGRAMBUFFER_m_736", 0x01e56b80},
	{"IME3_PROGRAMBUFFER_m_737", 0x01e56b84},
	{"IME3_PROGRAMBUFFER_m_738", 0x01e56b88},
	{"IME3_PROGRAMBUFFER_m_739", 0x01e56b8c},
	{"IME3_PROGRAMBUFFER_m_740", 0x01e56b90},
	{"IME3_PROGRAMBUFFER_m_741", 0x01e56b94},
	{"IME3_PROGRAMBUFFER_m_742", 0x01e56b98},
	{"IME3_PROGRAMBUFFER_m_743", 0x01e56b9c},
	{"IME3_PROGRAMBUFFER_m_744", 0x01e56ba0},
	{"IME3_PROGRAMBUFFER_m_745", 0x01e56ba4},
	{"IME3_PROGRAMBUFFER_m_746", 0x01e56ba8},
	{"IME3_PROGRAMBUFFER_m_747", 0x01e56bac},
	{"IME3_PROGRAMBUFFER_m_748", 0x01e56bb0},
	{"IME3_PROGRAMBUFFER_m_749", 0x01e56bb4},
	{"IME3_PROGRAMBUFFER_m_750", 0x01e56bb8},
	{"IME3_PROGRAMBUFFER_m_751", 0x01e56bbc},
	{"IME3_PROGRAMBUFFER_m_752", 0x01e56bc0},
	{"IME3_PROGRAMBUFFER_m_753", 0x01e56bc4},
	{"IME3_PROGRAMBUFFER_m_754", 0x01e56bc8},
	{"IME3_PROGRAMBUFFER_m_755", 0x01e56bcc},
	{"IME3_PROGRAMBUFFER_m_756", 0x01e56bd0},
	{"IME3_PROGRAMBUFFER_m_757", 0x01e56bd4},
	{"IME3_PROGRAMBUFFER_m_758", 0x01e56bd8},
	{"IME3_PROGRAMBUFFER_m_759", 0x01e56bdc},
	{"IME3_PROGRAMBUFFER_m_760", 0x01e56be0},
	{"IME3_PROGRAMBUFFER_m_761", 0x01e56be4},
	{"IME3_PROGRAMBUFFER_m_762", 0x01e56be8},
	{"IME3_PROGRAMBUFFER_m_763", 0x01e56bec},
	{"IME3_PROGRAMBUFFER_m_764", 0x01e56bf0},
	{"IME3_PROGRAMBUFFER_m_765", 0x01e56bf4},
	{"IME3_PROGRAMBUFFER_m_766", 0x01e56bf8},
	{"IME3_PROGRAMBUFFER_m_767", 0x01e56bfc},
	{"IME3_PROGRAMBUFFER_m_768", 0x01e56c00},
	{"IME3_PROGRAMBUFFER_m_769", 0x01e56c04},
	{"IME3_PROGRAMBUFFER_m_770", 0x01e56c08},
	{"IME3_PROGRAMBUFFER_m_771", 0x01e56c0c},
	{"IME3_PROGRAMBUFFER_m_772", 0x01e56c10},
	{"IME3_PROGRAMBUFFER_m_773", 0x01e56c14},
	{"IME3_PROGRAMBUFFER_m_774", 0x01e56c18},
	{"IME3_PROGRAMBUFFER_m_775", 0x01e56c1c},
	{"IME3_PROGRAMBUFFER_m_776", 0x01e56c20},
	{"IME3_PROGRAMBUFFER_m_777", 0x01e56c24},
	{"IME3_PROGRAMBUFFER_m_778", 0x01e56c28},
	{"IME3_PROGRAMBUFFER_m_779", 0x01e56c2c},
	{"IME3_PROGRAMBUFFER_m_780", 0x01e56c30},
	{"IME3_PROGRAMBUFFER_m_781", 0x01e56c34},
	{"IME3_PROGRAMBUFFER_m_782", 0x01e56c38},
	{"IME3_PROGRAMBUFFER_m_783", 0x01e56c3c},
	{"IME3_PROGRAMBUFFER_m_784", 0x01e56c40},
	{"IME3_PROGRAMBUFFER_m_785", 0x01e56c44},
	{"IME3_PROGRAMBUFFER_m_786", 0x01e56c48},
	{"IME3_PROGRAMBUFFER_m_787", 0x01e56c4c},
	{"IME3_PROGRAMBUFFER_m_788", 0x01e56c50},
	{"IME3_PROGRAMBUFFER_m_789", 0x01e56c54},
	{"IME3_PROGRAMBUFFER_m_790", 0x01e56c58},
	{"IME3_PROGRAMBUFFER_m_791", 0x01e56c5c},
	{"IME3_PROGRAMBUFFER_m_792", 0x01e56c60},
	{"IME3_PROGRAMBUFFER_m_793", 0x01e56c64},
	{"IME3_PROGRAMBUFFER_m_794", 0x01e56c68},
	{"IME3_PROGRAMBUFFER_m_795", 0x01e56c6c},
	{"IME3_PROGRAMBUFFER_m_796", 0x01e56c70},
	{"IME3_PROGRAMBUFFER_m_797", 0x01e56c74},
	{"IME3_PROGRAMBUFFER_m_798", 0x01e56c78},
	{"IME3_PROGRAMBUFFER_m_799", 0x01e56c7c},
	{"IME3_PROGRAMBUFFER_m_800", 0x01e56c80},
	{"IME3_PROGRAMBUFFER_m_801", 0x01e56c84},
	{"IME3_PROGRAMBUFFER_m_802", 0x01e56c88},
	{"IME3_PROGRAMBUFFER_m_803", 0x01e56c8c},
	{"IME3_PROGRAMBUFFER_m_804", 0x01e56c90},
	{"IME3_PROGRAMBUFFER_m_805", 0x01e56c94},
	{"IME3_PROGRAMBUFFER_m_806", 0x01e56c98},
	{"IME3_PROGRAMBUFFER_m_807", 0x01e56c9c},
	{"IME3_PROGRAMBUFFER_m_808", 0x01e56ca0},
	{"IME3_PROGRAMBUFFER_m_809", 0x01e56ca4},
	{"IME3_PROGRAMBUFFER_m_810", 0x01e56ca8},
	{"IME3_PROGRAMBUFFER_m_811", 0x01e56cac},
	{"IME3_PROGRAMBUFFER_m_812", 0x01e56cb0},
	{"IME3_PROGRAMBUFFER_m_813", 0x01e56cb4},
	{"IME3_PROGRAMBUFFER_m_814", 0x01e56cb8},
	{"IME3_PROGRAMBUFFER_m_815", 0x01e56cbc},
	{"IME3_PROGRAMBUFFER_m_816", 0x01e56cc0},
	{"IME3_PROGRAMBUFFER_m_817", 0x01e56cc4},
	{"IME3_PROGRAMBUFFER_m_818", 0x01e56cc8},
	{"IME3_PROGRAMBUFFER_m_819", 0x01e56ccc},
	{"IME3_PROGRAMBUFFER_m_820", 0x01e56cd0},
	{"IME3_PROGRAMBUFFER_m_821", 0x01e56cd4},
	{"IME3_PROGRAMBUFFER_m_822", 0x01e56cd8},
	{"IME3_PROGRAMBUFFER_m_823", 0x01e56cdc},
	{"IME3_PROGRAMBUFFER_m_824", 0x01e56ce0},
	{"IME3_PROGRAMBUFFER_m_825", 0x01e56ce4},
	{"IME3_PROGRAMBUFFER_m_826", 0x01e56ce8},
	{"IME3_PROGRAMBUFFER_m_827", 0x01e56cec},
	{"IME3_PROGRAMBUFFER_m_828", 0x01e56cf0},
	{"IME3_PROGRAMBUFFER_m_829", 0x01e56cf4},
	{"IME3_PROGRAMBUFFER_m_830", 0x01e56cf8},
	{"IME3_PROGRAMBUFFER_m_831", 0x01e56cfc},
	{"IME3_PROGRAMBUFFER_m_832", 0x01e56d00},
	{"IME3_PROGRAMBUFFER_m_833", 0x01e56d04},
	{"IME3_PROGRAMBUFFER_m_834", 0x01e56d08},
	{"IME3_PROGRAMBUFFER_m_835", 0x01e56d0c},
	{"IME3_PROGRAMBUFFER_m_836", 0x01e56d10},
	{"IME3_PROGRAMBUFFER_m_837", 0x01e56d14},
	{"IME3_PROGRAMBUFFER_m_838", 0x01e56d18},
	{"IME3_PROGRAMBUFFER_m_839", 0x01e56d1c},
	{"IME3_PROGRAMBUFFER_m_840", 0x01e56d20},
	{"IME3_PROGRAMBUFFER_m_841", 0x01e56d24},
	{"IME3_PROGRAMBUFFER_m_842", 0x01e56d28},
	{"IME3_PROGRAMBUFFER_m_843", 0x01e56d2c},
	{"IME3_PROGRAMBUFFER_m_844", 0x01e56d30},
	{"IME3_PROGRAMBUFFER_m_845", 0x01e56d34},
	{"IME3_PROGRAMBUFFER_m_846", 0x01e56d38},
	{"IME3_PROGRAMBUFFER_m_847", 0x01e56d3c},
	{"IME3_PROGRAMBUFFER_m_848", 0x01e56d40},
	{"IME3_PROGRAMBUFFER_m_849", 0x01e56d44},
	{"IME3_PROGRAMBUFFER_m_850", 0x01e56d48},
	{"IME3_PROGRAMBUFFER_m_851", 0x01e56d4c},
	{"IME3_PROGRAMBUFFER_m_852", 0x01e56d50},
	{"IME3_PROGRAMBUFFER_m_853", 0x01e56d54},
	{"IME3_PROGRAMBUFFER_m_854", 0x01e56d58},
	{"IME3_PROGRAMBUFFER_m_855", 0x01e56d5c},
	{"IME3_PROGRAMBUFFER_m_856", 0x01e56d60},
	{"IME3_PROGRAMBUFFER_m_857", 0x01e56d64},
	{"IME3_PROGRAMBUFFER_m_858", 0x01e56d68},
	{"IME3_PROGRAMBUFFER_m_859", 0x01e56d6c},
	{"IME3_PROGRAMBUFFER_m_860", 0x01e56d70},
	{"IME3_PROGRAMBUFFER_m_861", 0x01e56d74},
	{"IME3_PROGRAMBUFFER_m_862", 0x01e56d78},
	{"IME3_PROGRAMBUFFER_m_863", 0x01e56d7c},
	{"IME3_PROGRAMBUFFER_m_864", 0x01e56d80},
	{"IME3_PROGRAMBUFFER_m_865", 0x01e56d84},
	{"IME3_PROGRAMBUFFER_m_866", 0x01e56d88},
	{"IME3_PROGRAMBUFFER_m_867", 0x01e56d8c},
	{"IME3_PROGRAMBUFFER_m_868", 0x01e56d90},
	{"IME3_PROGRAMBUFFER_m_869", 0x01e56d94},
	{"IME3_PROGRAMBUFFER_m_870", 0x01e56d98},
	{"IME3_PROGRAMBUFFER_m_871", 0x01e56d9c},
	{"IME3_PROGRAMBUFFER_m_872", 0x01e56da0},
	{"IME3_PROGRAMBUFFER_m_873", 0x01e56da4},
	{"IME3_PROGRAMBUFFER_m_874", 0x01e56da8},
	{"IME3_PROGRAMBUFFER_m_875", 0x01e56dac},
	{"IME3_PROGRAMBUFFER_m_876", 0x01e56db0},
	{"IME3_PROGRAMBUFFER_m_877", 0x01e56db4},
	{"IME3_PROGRAMBUFFER_m_878", 0x01e56db8},
	{"IME3_PROGRAMBUFFER_m_879", 0x01e56dbc},
	{"IME3_PROGRAMBUFFER_m_880", 0x01e56dc0},
	{"IME3_PROGRAMBUFFER_m_881", 0x01e56dc4},
	{"IME3_PROGRAMBUFFER_m_882", 0x01e56dc8},
	{"IME3_PROGRAMBUFFER_m_883", 0x01e56dcc},
	{"IME3_PROGRAMBUFFER_m_884", 0x01e56dd0},
	{"IME3_PROGRAMBUFFER_m_885", 0x01e56dd4},
	{"IME3_PROGRAMBUFFER_m_886", 0x01e56dd8},
	{"IME3_PROGRAMBUFFER_m_887", 0x01e56ddc},
	{"IME3_PROGRAMBUFFER_m_888", 0x01e56de0},
	{"IME3_PROGRAMBUFFER_m_889", 0x01e56de4},
	{"IME3_PROGRAMBUFFER_m_890", 0x01e56de8},
	{"IME3_PROGRAMBUFFER_m_891", 0x01e56dec},
	{"IME3_PROGRAMBUFFER_m_892", 0x01e56df0},
	{"IME3_PROGRAMBUFFER_m_893", 0x01e56df4},
	{"IME3_PROGRAMBUFFER_m_894", 0x01e56df8},
	{"IME3_PROGRAMBUFFER_m_895", 0x01e56dfc},
	{"IME3_PROGRAMBUFFER_m_896", 0x01e56e00},
	{"IME3_PROGRAMBUFFER_m_897", 0x01e56e04},
	{"IME3_PROGRAMBUFFER_m_898", 0x01e56e08},
	{"IME3_PROGRAMBUFFER_m_899", 0x01e56e0c},
	{"IME3_PROGRAMBUFFER_m_900", 0x01e56e10},
	{"IME3_PROGRAMBUFFER_m_901", 0x01e56e14},
	{"IME3_PROGRAMBUFFER_m_902", 0x01e56e18},
	{"IME3_PROGRAMBUFFER_m_903", 0x01e56e1c},
	{"IME3_PROGRAMBUFFER_m_904", 0x01e56e20},
	{"IME3_PROGRAMBUFFER_m_905", 0x01e56e24},
	{"IME3_PROGRAMBUFFER_m_906", 0x01e56e28},
	{"IME3_PROGRAMBUFFER_m_907", 0x01e56e2c},
	{"IME3_PROGRAMBUFFER_m_908", 0x01e56e30},
	{"IME3_PROGRAMBUFFER_m_909", 0x01e56e34},
	{"IME3_PROGRAMBUFFER_m_910", 0x01e56e38},
	{"IME3_PROGRAMBUFFER_m_911", 0x01e56e3c},
	{"IME3_PROGRAMBUFFER_m_912", 0x01e56e40},
	{"IME3_PROGRAMBUFFER_m_913", 0x01e56e44},
	{"IME3_PROGRAMBUFFER_m_914", 0x01e56e48},
	{"IME3_PROGRAMBUFFER_m_915", 0x01e56e4c},
	{"IME3_PROGRAMBUFFER_m_916", 0x01e56e50},
	{"IME3_PROGRAMBUFFER_m_917", 0x01e56e54},
	{"IME3_PROGRAMBUFFER_m_918", 0x01e56e58},
	{"IME3_PROGRAMBUFFER_m_919", 0x01e56e5c},
	{"IME3_PROGRAMBUFFER_m_920", 0x01e56e60},
	{"IME3_PROGRAMBUFFER_m_921", 0x01e56e64},
	{"IME3_PROGRAMBUFFER_m_922", 0x01e56e68},
	{"IME3_PROGRAMBUFFER_m_923", 0x01e56e6c},
	{"IME3_PROGRAMBUFFER_m_924", 0x01e56e70},
	{"IME3_PROGRAMBUFFER_m_925", 0x01e56e74},
	{"IME3_PROGRAMBUFFER_m_926", 0x01e56e78},
	{"IME3_PROGRAMBUFFER_m_927", 0x01e56e7c},
	{"IME3_PROGRAMBUFFER_m_928", 0x01e56e80},
	{"IME3_PROGRAMBUFFER_m_929", 0x01e56e84},
	{"IME3_PROGRAMBUFFER_m_930", 0x01e56e88},
	{"IME3_PROGRAMBUFFER_m_931", 0x01e56e8c},
	{"IME3_PROGRAMBUFFER_m_932", 0x01e56e90},
	{"IME3_PROGRAMBUFFER_m_933", 0x01e56e94},
	{"IME3_PROGRAMBUFFER_m_934", 0x01e56e98},
	{"IME3_PROGRAMBUFFER_m_935", 0x01e56e9c},
	{"IME3_PROGRAMBUFFER_m_936", 0x01e56ea0},
	{"IME3_PROGRAMBUFFER_m_937", 0x01e56ea4},
	{"IME3_PROGRAMBUFFER_m_938", 0x01e56ea8},
	{"IME3_PROGRAMBUFFER_m_939", 0x01e56eac},
	{"IME3_PROGRAMBUFFER_m_940", 0x01e56eb0},
	{"IME3_PROGRAMBUFFER_m_941", 0x01e56eb4},
	{"IME3_PROGRAMBUFFER_m_942", 0x01e56eb8},
	{"IME3_PROGRAMBUFFER_m_943", 0x01e56ebc},
	{"IME3_PROGRAMBUFFER_m_944", 0x01e56ec0},
	{"IME3_PROGRAMBUFFER_m_945", 0x01e56ec4},
	{"IME3_PROGRAMBUFFER_m_946", 0x01e56ec8},
	{"IME3_PROGRAMBUFFER_m_947", 0x01e56ecc},
	{"IME3_PROGRAMBUFFER_m_948", 0x01e56ed0},
	{"IME3_PROGRAMBUFFER_m_949", 0x01e56ed4},
	{"IME3_PROGRAMBUFFER_m_950", 0x01e56ed8},
	{"IME3_PROGRAMBUFFER_m_951", 0x01e56edc},
	{"IME3_PROGRAMBUFFER_m_952", 0x01e56ee0},
	{"IME3_PROGRAMBUFFER_m_953", 0x01e56ee4},
	{"IME3_PROGRAMBUFFER_m_954", 0x01e56ee8},
	{"IME3_PROGRAMBUFFER_m_955", 0x01e56eec},
	{"IME3_PROGRAMBUFFER_m_956", 0x01e56ef0},
	{"IME3_PROGRAMBUFFER_m_957", 0x01e56ef4},
	{"IME3_PROGRAMBUFFER_m_958", 0x01e56ef8},
	{"IME3_PROGRAMBUFFER_m_959", 0x01e56efc},
	{"IME3_PROGRAMBUFFER_m_960", 0x01e56f00},
	{"IME3_PROGRAMBUFFER_m_961", 0x01e56f04},
	{"IME3_PROGRAMBUFFER_m_962", 0x01e56f08},
	{"IME3_PROGRAMBUFFER_m_963", 0x01e56f0c},
	{"IME3_PROGRAMBUFFER_m_964", 0x01e56f10},
	{"IME3_PROGRAMBUFFER_m_965", 0x01e56f14},
	{"IME3_PROGRAMBUFFER_m_966", 0x01e56f18},
	{"IME3_PROGRAMBUFFER_m_967", 0x01e56f1c},
	{"IME3_PROGRAMBUFFER_m_968", 0x01e56f20},
	{"IME3_PROGRAMBUFFER_m_969", 0x01e56f24},
	{"IME3_PROGRAMBUFFER_m_970", 0x01e56f28},
	{"IME3_PROGRAMBUFFER_m_971", 0x01e56f2c},
	{"IME3_PROGRAMBUFFER_m_972", 0x01e56f30},
	{"IME3_PROGRAMBUFFER_m_973", 0x01e56f34},
	{"IME3_PROGRAMBUFFER_m_974", 0x01e56f38},
	{"IME3_PROGRAMBUFFER_m_975", 0x01e56f3c},
	{"IME3_PROGRAMBUFFER_m_976", 0x01e56f40},
	{"IME3_PROGRAMBUFFER_m_977", 0x01e56f44},
	{"IME3_PROGRAMBUFFER_m_978", 0x01e56f48},
	{"IME3_PROGRAMBUFFER_m_979", 0x01e56f4c},
	{"IME3_PROGRAMBUFFER_m_980", 0x01e56f50},
	{"IME3_PROGRAMBUFFER_m_981", 0x01e56f54},
	{"IME3_PROGRAMBUFFER_m_982", 0x01e56f58},
	{"IME3_PROGRAMBUFFER_m_983", 0x01e56f5c},
	{"IME3_PROGRAMBUFFER_m_984", 0x01e56f60},
	{"IME3_PROGRAMBUFFER_m_985", 0x01e56f64},
	{"IME3_PROGRAMBUFFER_m_986", 0x01e56f68},
	{"IME3_PROGRAMBUFFER_m_987", 0x01e56f6c},
	{"IME3_PROGRAMBUFFER_m_988", 0x01e56f70},
	{"IME3_PROGRAMBUFFER_m_989", 0x01e56f74},
	{"IME3_PROGRAMBUFFER_m_990", 0x01e56f78},
	{"IME3_PROGRAMBUFFER_m_991", 0x01e56f7c},
	{"IME3_PROGRAMBUFFER_m_992", 0x01e56f80},
	{"IME3_PROGRAMBUFFER_m_993", 0x01e56f84},
	{"IME3_PROGRAMBUFFER_m_994", 0x01e56f88},
	{"IME3_PROGRAMBUFFER_m_995", 0x01e56f8c},
	{"IME3_PROGRAMBUFFER_m_996", 0x01e56f90},
	{"IME3_PROGRAMBUFFER_m_997", 0x01e56f94},
	{"IME3_PROGRAMBUFFER_m_998", 0x01e56f98},
	{"IME3_PROGRAMBUFFER_m_999", 0x01e56f9c},
	{"IME3_PROGRAMBUFFER_m_1000", 0x01e56fa0},
	{"IME3_PROGRAMBUFFER_m_1001", 0x01e56fa4},
	{"IME3_PROGRAMBUFFER_m_1002", 0x01e56fa8},
	{"IME3_PROGRAMBUFFER_m_1003", 0x01e56fac},
	{"IME3_PROGRAMBUFFER_m_1004", 0x01e56fb0},
	{"IME3_PROGRAMBUFFER_m_1005", 0x01e56fb4},
	{"IME3_PROGRAMBUFFER_m_1006", 0x01e56fb8},
	{"IME3_PROGRAMBUFFER_m_1007", 0x01e56fbc},
	{"IME3_PROGRAMBUFFER_m_1008", 0x01e56fc0},
	{"IME3_PROGRAMBUFFER_m_1009", 0x01e56fc4},
	{"IME3_PROGRAMBUFFER_m_1010", 0x01e56fc8},
	{"IME3_PROGRAMBUFFER_m_1011", 0x01e56fcc},
	{"IME3_PROGRAMBUFFER_m_1012", 0x01e56fd0},
	{"IME3_PROGRAMBUFFER_m_1013", 0x01e56fd4},
	{"IME3_PROGRAMBUFFER_m_1014", 0x01e56fd8},
	{"IME3_PROGRAMBUFFER_m_1015", 0x01e56fdc},
	{"IME3_PROGRAMBUFFER_m_1016", 0x01e56fe0},
	{"IME3_PROGRAMBUFFER_m_1017", 0x01e56fe4},
	{"IME3_PROGRAMBUFFER_m_1018", 0x01e56fe8},
	{"IME3_PROGRAMBUFFER_m_1019", 0x01e56fec},
	{"IME3_PROGRAMBUFFER_m_1020", 0x01e56ff0},
	{"IME3_PROGRAMBUFFER_m_1021", 0x01e56ff4},
	{"IME3_PROGRAMBUFFER_m_1022", 0x01e56ff8},
	{"IME3_PROGRAMBUFFER_m_1023", 0x01e56ffc},
	{"IME3_PROGRAMBUFFER_m_1024", 0x01e57000},
	{"IME3_PROGRAMBUFFER_m_1025", 0x01e57004},
	{"IME3_PROGRAMBUFFER_m_1026", 0x01e57008},
	{"IME3_PROGRAMBUFFER_m_1027", 0x01e5700c},
	{"IME3_PROGRAMBUFFER_m_1028", 0x01e57010},
	{"IME3_PROGRAMBUFFER_m_1029", 0x01e57014},
	{"IME3_PROGRAMBUFFER_m_1030", 0x01e57018},
	{"IME3_PROGRAMBUFFER_m_1031", 0x01e5701c},
	{"IME3_PROGRAMBUFFER_m_1032", 0x01e57020},
	{"IME3_PROGRAMBUFFER_m_1033", 0x01e57024},
	{"IME3_PROGRAMBUFFER_m_1034", 0x01e57028},
	{"IME3_PROGRAMBUFFER_m_1035", 0x01e5702c},
	{"IME3_PROGRAMBUFFER_m_1036", 0x01e57030},
	{"IME3_PROGRAMBUFFER_m_1037", 0x01e57034},
	{"IME3_PROGRAMBUFFER_m_1038", 0x01e57038},
	{"IME3_PROGRAMBUFFER_m_1039", 0x01e5703c},
	{"IME3_PROGRAMBUFFER_m_1040", 0x01e57040},
	{"IME3_PROGRAMBUFFER_m_1041", 0x01e57044},
	{"IME3_PROGRAMBUFFER_m_1042", 0x01e57048},
	{"IME3_PROGRAMBUFFER_m_1043", 0x01e5704c},
	{"IME3_PROGRAMBUFFER_m_1044", 0x01e57050},
	{"IME3_PROGRAMBUFFER_m_1045", 0x01e57054},
	{"IME3_PROGRAMBUFFER_m_1046", 0x01e57058},
	{"IME3_PROGRAMBUFFER_m_1047", 0x01e5705c},
	{"IME3_PROGRAMBUFFER_m_1048", 0x01e57060},
	{"IME3_PROGRAMBUFFER_m_1049", 0x01e57064},
	{"IME3_PROGRAMBUFFER_m_1050", 0x01e57068},
	{"IME3_PROGRAMBUFFER_m_1051", 0x01e5706c},
	{"IME3_PROGRAMBUFFER_m_1052", 0x01e57070},
	{"IME3_PROGRAMBUFFER_m_1053", 0x01e57074},
	{"IME3_PROGRAMBUFFER_m_1054", 0x01e57078},
	{"IME3_PROGRAMBUFFER_m_1055", 0x01e5707c},
	{"IME3_PROGRAMBUFFER_m_1056", 0x01e57080},
	{"IME3_PROGRAMBUFFER_m_1057", 0x01e57084},
	{"IME3_PROGRAMBUFFER_m_1058", 0x01e57088},
	{"IME3_PROGRAMBUFFER_m_1059", 0x01e5708c},
	{"IME3_PROGRAMBUFFER_m_1060", 0x01e57090},
	{"IME3_PROGRAMBUFFER_m_1061", 0x01e57094},
	{"IME3_PROGRAMBUFFER_m_1062", 0x01e57098},
	{"IME3_PROGRAMBUFFER_m_1063", 0x01e5709c},
	{"IME3_PROGRAMBUFFER_m_1064", 0x01e570a0},
	{"IME3_PROGRAMBUFFER_m_1065", 0x01e570a4},
	{"IME3_PROGRAMBUFFER_m_1066", 0x01e570a8},
	{"IME3_PROGRAMBUFFER_m_1067", 0x01e570ac},
	{"IME3_PROGRAMBUFFER_m_1068", 0x01e570b0},
	{"IME3_PROGRAMBUFFER_m_1069", 0x01e570b4},
	{"IME3_PROGRAMBUFFER_m_1070", 0x01e570b8},
	{"IME3_PROGRAMBUFFER_m_1071", 0x01e570bc},
	{"IME3_PROGRAMBUFFER_m_1072", 0x01e570c0},
	{"IME3_PROGRAMBUFFER_m_1073", 0x01e570c4},
	{"IME3_PROGRAMBUFFER_m_1074", 0x01e570c8},
	{"IME3_PROGRAMBUFFER_m_1075", 0x01e570cc},
	{"IME3_PROGRAMBUFFER_m_1076", 0x01e570d0},
	{"IME3_PROGRAMBUFFER_m_1077", 0x01e570d4},
	{"IME3_PROGRAMBUFFER_m_1078", 0x01e570d8},
	{"IME3_PROGRAMBUFFER_m_1079", 0x01e570dc},
	{"IME3_PROGRAMBUFFER_m_1080", 0x01e570e0},
	{"IME3_PROGRAMBUFFER_m_1081", 0x01e570e4},
	{"IME3_PROGRAMBUFFER_m_1082", 0x01e570e8},
	{"IME3_PROGRAMBUFFER_m_1083", 0x01e570ec},
	{"IME3_PROGRAMBUFFER_m_1084", 0x01e570f0},
	{"IME3_PROGRAMBUFFER_m_1085", 0x01e570f4},
	{"IME3_PROGRAMBUFFER_m_1086", 0x01e570f8},
	{"IME3_PROGRAMBUFFER_m_1087", 0x01e570fc},
	{"IME3_PROGRAMBUFFER_m_1088", 0x01e57100},
	{"IME3_PROGRAMBUFFER_m_1089", 0x01e57104},
	{"IME3_PROGRAMBUFFER_m_1090", 0x01e57108},
	{"IME3_PROGRAMBUFFER_m_1091", 0x01e5710c},
	{"IME3_PROGRAMBUFFER_m_1092", 0x01e57110},
	{"IME3_PROGRAMBUFFER_m_1093", 0x01e57114},
	{"IME3_PROGRAMBUFFER_m_1094", 0x01e57118},
	{"IME3_PROGRAMBUFFER_m_1095", 0x01e5711c},
	{"IME3_PROGRAMBUFFER_m_1096", 0x01e57120},
	{"IME3_PROGRAMBUFFER_m_1097", 0x01e57124},
	{"IME3_PROGRAMBUFFER_m_1098", 0x01e57128},
	{"IME3_PROGRAMBUFFER_m_1099", 0x01e5712c},
	{"IME3_PROGRAMBUFFER_m_1100", 0x01e57130},
	{"IME3_PROGRAMBUFFER_m_1101", 0x01e57134},
	{"IME3_PROGRAMBUFFER_m_1102", 0x01e57138},
	{"IME3_PROGRAMBUFFER_m_1103", 0x01e5713c},
	{"IME3_PROGRAMBUFFER_m_1104", 0x01e57140},
	{"IME3_PROGRAMBUFFER_m_1105", 0x01e57144},
	{"IME3_PROGRAMBUFFER_m_1106", 0x01e57148},
	{"IME3_PROGRAMBUFFER_m_1107", 0x01e5714c},
	{"IME3_PROGRAMBUFFER_m_1108", 0x01e57150},
	{"IME3_PROGRAMBUFFER_m_1109", 0x01e57154},
	{"IME3_PROGRAMBUFFER_m_1110", 0x01e57158},
	{"IME3_PROGRAMBUFFER_m_1111", 0x01e5715c},
	{"IME3_PROGRAMBUFFER_m_1112", 0x01e57160},
	{"IME3_PROGRAMBUFFER_m_1113", 0x01e57164},
	{"IME3_PROGRAMBUFFER_m_1114", 0x01e57168},
	{"IME3_PROGRAMBUFFER_m_1115", 0x01e5716c},
	{"IME3_PROGRAMBUFFER_m_1116", 0x01e57170},
	{"IME3_PROGRAMBUFFER_m_1117", 0x01e57174},
	{"IME3_PROGRAMBUFFER_m_1118", 0x01e57178},
	{"IME3_PROGRAMBUFFER_m_1119", 0x01e5717c},
	{"IME3_PROGRAMBUFFER_m_1120", 0x01e57180},
	{"IME3_PROGRAMBUFFER_m_1121", 0x01e57184},
	{"IME3_PROGRAMBUFFER_m_1122", 0x01e57188},
	{"IME3_PROGRAMBUFFER_m_1123", 0x01e5718c},
	{"IME3_PROGRAMBUFFER_m_1124", 0x01e57190},
	{"IME3_PROGRAMBUFFER_m_1125", 0x01e57194},
	{"IME3_PROGRAMBUFFER_m_1126", 0x01e57198},
	{"IME3_PROGRAMBUFFER_m_1127", 0x01e5719c},
	{"IME3_PROGRAMBUFFER_m_1128", 0x01e571a0},
	{"IME3_PROGRAMBUFFER_m_1129", 0x01e571a4},
	{"IME3_PROGRAMBUFFER_m_1130", 0x01e571a8},
	{"IME3_PROGRAMBUFFER_m_1131", 0x01e571ac},
	{"IME3_PROGRAMBUFFER_m_1132", 0x01e571b0},
	{"IME3_PROGRAMBUFFER_m_1133", 0x01e571b4},
	{"IME3_PROGRAMBUFFER_m_1134", 0x01e571b8},
	{"IME3_PROGRAMBUFFER_m_1135", 0x01e571bc},
	{"IME3_PROGRAMBUFFER_m_1136", 0x01e571c0},
	{"IME3_PROGRAMBUFFER_m_1137", 0x01e571c4},
	{"IME3_PROGRAMBUFFER_m_1138", 0x01e571c8},
	{"IME3_PROGRAMBUFFER_m_1139", 0x01e571cc},
	{"IME3_PROGRAMBUFFER_m_1140", 0x01e571d0},
	{"IME3_PROGRAMBUFFER_m_1141", 0x01e571d4},
	{"IME3_PROGRAMBUFFER_m_1142", 0x01e571d8},
	{"IME3_PROGRAMBUFFER_m_1143", 0x01e571dc},
	{"IME3_PROGRAMBUFFER_m_1144", 0x01e571e0},
	{"IME3_PROGRAMBUFFER_m_1145", 0x01e571e4},
	{"IME3_PROGRAMBUFFER_m_1146", 0x01e571e8},
	{"IME3_PROGRAMBUFFER_m_1147", 0x01e571ec},
	{"IME3_PROGRAMBUFFER_m_1148", 0x01e571f0},
	{"IME3_PROGRAMBUFFER_m_1149", 0x01e571f4},
	{"IME3_PROGRAMBUFFER_m_1150", 0x01e571f8},
	{"IME3_PROGRAMBUFFER_m_1151", 0x01e571fc},
	{"IME3_PROGRAMBUFFER_m_1152", 0x01e57200},
	{"IME3_PROGRAMBUFFER_m_1153", 0x01e57204},
	{"IME3_PROGRAMBUFFER_m_1154", 0x01e57208},
	{"IME3_PROGRAMBUFFER_m_1155", 0x01e5720c},
	{"IME3_PROGRAMBUFFER_m_1156", 0x01e57210},
	{"IME3_PROGRAMBUFFER_m_1157", 0x01e57214},
	{"IME3_PROGRAMBUFFER_m_1158", 0x01e57218},
	{"IME3_PROGRAMBUFFER_m_1159", 0x01e5721c},
	{"IME3_PROGRAMBUFFER_m_1160", 0x01e57220},
	{"IME3_PROGRAMBUFFER_m_1161", 0x01e57224},
	{"IME3_PROGRAMBUFFER_m_1162", 0x01e57228},
	{"IME3_PROGRAMBUFFER_m_1163", 0x01e5722c},
	{"IME3_PROGRAMBUFFER_m_1164", 0x01e57230},
	{"IME3_PROGRAMBUFFER_m_1165", 0x01e57234},
	{"IME3_PROGRAMBUFFER_m_1166", 0x01e57238},
	{"IME3_PROGRAMBUFFER_m_1167", 0x01e5723c},
	{"IME3_PROGRAMBUFFER_m_1168", 0x01e57240},
	{"IME3_PROGRAMBUFFER_m_1169", 0x01e57244},
	{"IME3_PROGRAMBUFFER_m_1170", 0x01e57248},
	{"IME3_PROGRAMBUFFER_m_1171", 0x01e5724c},
	{"IME3_PROGRAMBUFFER_m_1172", 0x01e57250},
	{"IME3_PROGRAMBUFFER_m_1173", 0x01e57254},
	{"IME3_PROGRAMBUFFER_m_1174", 0x01e57258},
	{"IME3_PROGRAMBUFFER_m_1175", 0x01e5725c},
	{"IME3_PROGRAMBUFFER_m_1176", 0x01e57260},
	{"IME3_PROGRAMBUFFER_m_1177", 0x01e57264},
	{"IME3_PROGRAMBUFFER_m_1178", 0x01e57268},
	{"IME3_PROGRAMBUFFER_m_1179", 0x01e5726c},
	{"IME3_PROGRAMBUFFER_m_1180", 0x01e57270},
	{"IME3_PROGRAMBUFFER_m_1181", 0x01e57274},
	{"IME3_PROGRAMBUFFER_m_1182", 0x01e57278},
	{"IME3_PROGRAMBUFFER_m_1183", 0x01e5727c},
	{"IME3_PROGRAMBUFFER_m_1184", 0x01e57280},
	{"IME3_PROGRAMBUFFER_m_1185", 0x01e57284},
	{"IME3_PROGRAMBUFFER_m_1186", 0x01e57288},
	{"IME3_PROGRAMBUFFER_m_1187", 0x01e5728c},
	{"IME3_PROGRAMBUFFER_m_1188", 0x01e57290},
	{"IME3_PROGRAMBUFFER_m_1189", 0x01e57294},
	{"IME3_PROGRAMBUFFER_m_1190", 0x01e57298},
	{"IME3_PROGRAMBUFFER_m_1191", 0x01e5729c},
	{"IME3_PROGRAMBUFFER_m_1192", 0x01e572a0},
	{"IME3_PROGRAMBUFFER_m_1193", 0x01e572a4},
	{"IME3_PROGRAMBUFFER_m_1194", 0x01e572a8},
	{"IME3_PROGRAMBUFFER_m_1195", 0x01e572ac},
	{"IME3_PROGRAMBUFFER_m_1196", 0x01e572b0},
	{"IME3_PROGRAMBUFFER_m_1197", 0x01e572b4},
	{"IME3_PROGRAMBUFFER_m_1198", 0x01e572b8},
	{"IME3_PROGRAMBUFFER_m_1199", 0x01e572bc},
	{"IME3_PROGRAMBUFFER_m_1200", 0x01e572c0},
	{"IME3_PROGRAMBUFFER_m_1201", 0x01e572c4},
	{"IME3_PROGRAMBUFFER_m_1202", 0x01e572c8},
	{"IME3_PROGRAMBUFFER_m_1203", 0x01e572cc},
	{"IME3_PROGRAMBUFFER_m_1204", 0x01e572d0},
	{"IME3_PROGRAMBUFFER_m_1205", 0x01e572d4},
	{"IME3_PROGRAMBUFFER_m_1206", 0x01e572d8},
	{"IME3_PROGRAMBUFFER_m_1207", 0x01e572dc},
	{"IME3_PROGRAMBUFFER_m_1208", 0x01e572e0},
	{"IME3_PROGRAMBUFFER_m_1209", 0x01e572e4},
	{"IME3_PROGRAMBUFFER_m_1210", 0x01e572e8},
	{"IME3_PROGRAMBUFFER_m_1211", 0x01e572ec},
	{"IME3_PROGRAMBUFFER_m_1212", 0x01e572f0},
	{"IME3_PROGRAMBUFFER_m_1213", 0x01e572f4},
	{"IME3_PROGRAMBUFFER_m_1214", 0x01e572f8},
	{"IME3_PROGRAMBUFFER_m_1215", 0x01e572fc},
	{"IME3_PROGRAMBUFFER_m_1216", 0x01e57300},
	{"IME3_PROGRAMBUFFER_m_1217", 0x01e57304},
	{"IME3_PROGRAMBUFFER_m_1218", 0x01e57308},
	{"IME3_PROGRAMBUFFER_m_1219", 0x01e5730c},
	{"IME3_PROGRAMBUFFER_m_1220", 0x01e57310},
	{"IME3_PROGRAMBUFFER_m_1221", 0x01e57314},
	{"IME3_PROGRAMBUFFER_m_1222", 0x01e57318},
	{"IME3_PROGRAMBUFFER_m_1223", 0x01e5731c},
	{"IME3_PROGRAMBUFFER_m_1224", 0x01e57320},
	{"IME3_PROGRAMBUFFER_m_1225", 0x01e57324},
	{"IME3_PROGRAMBUFFER_m_1226", 0x01e57328},
	{"IME3_PROGRAMBUFFER_m_1227", 0x01e5732c},
	{"IME3_PROGRAMBUFFER_m_1228", 0x01e57330},
	{"IME3_PROGRAMBUFFER_m_1229", 0x01e57334},
	{"IME3_PROGRAMBUFFER_m_1230", 0x01e57338},
	{"IME3_PROGRAMBUFFER_m_1231", 0x01e5733c},
	{"IME3_PROGRAMBUFFER_m_1232", 0x01e57340},
	{"IME3_PROGRAMBUFFER_m_1233", 0x01e57344},
	{"IME3_PROGRAMBUFFER_m_1234", 0x01e57348},
	{"IME3_PROGRAMBUFFER_m_1235", 0x01e5734c},
	{"IME3_PROGRAMBUFFER_m_1236", 0x01e57350},
	{"IME3_PROGRAMBUFFER_m_1237", 0x01e57354},
	{"IME3_PROGRAMBUFFER_m_1238", 0x01e57358},
	{"IME3_PROGRAMBUFFER_m_1239", 0x01e5735c},
	{"IME3_PROGRAMBUFFER_m_1240", 0x01e57360},
	{"IME3_PROGRAMBUFFER_m_1241", 0x01e57364},
	{"IME3_PROGRAMBUFFER_m_1242", 0x01e57368},
	{"IME3_PROGRAMBUFFER_m_1243", 0x01e5736c},
	{"IME3_PROGRAMBUFFER_m_1244", 0x01e57370},
	{"IME3_PROGRAMBUFFER_m_1245", 0x01e57374},
	{"IME3_PROGRAMBUFFER_m_1246", 0x01e57378},
	{"IME3_PROGRAMBUFFER_m_1247", 0x01e5737c},
	{"IME3_PROGRAMBUFFER_m_1248", 0x01e57380},
	{"IME3_PROGRAMBUFFER_m_1249", 0x01e57384},
	{"IME3_PROGRAMBUFFER_m_1250", 0x01e57388},
	{"IME3_PROGRAMBUFFER_m_1251", 0x01e5738c},
	{"IME3_PROGRAMBUFFER_m_1252", 0x01e57390},
	{"IME3_PROGRAMBUFFER_m_1253", 0x01e57394},
	{"IME3_PROGRAMBUFFER_m_1254", 0x01e57398},
	{"IME3_PROGRAMBUFFER_m_1255", 0x01e5739c},
	{"IME3_PROGRAMBUFFER_m_1256", 0x01e573a0},
	{"IME3_PROGRAMBUFFER_m_1257", 0x01e573a4},
	{"IME3_PROGRAMBUFFER_m_1258", 0x01e573a8},
	{"IME3_PROGRAMBUFFER_m_1259", 0x01e573ac},
	{"IME3_PROGRAMBUFFER_m_1260", 0x01e573b0},
	{"IME3_PROGRAMBUFFER_m_1261", 0x01e573b4},
	{"IME3_PROGRAMBUFFER_m_1262", 0x01e573b8},
	{"IME3_PROGRAMBUFFER_m_1263", 0x01e573bc},
	{"IME3_PROGRAMBUFFER_m_1264", 0x01e573c0},
	{"IME3_PROGRAMBUFFER_m_1265", 0x01e573c4},
	{"IME3_PROGRAMBUFFER_m_1266", 0x01e573c8},
	{"IME3_PROGRAMBUFFER_m_1267", 0x01e573cc},
	{"IME3_PROGRAMBUFFER_m_1268", 0x01e573d0},
	{"IME3_PROGRAMBUFFER_m_1269", 0x01e573d4},
	{"IME3_PROGRAMBUFFER_m_1270", 0x01e573d8},
	{"IME3_PROGRAMBUFFER_m_1271", 0x01e573dc},
	{"IME3_PROGRAMBUFFER_m_1272", 0x01e573e0},
	{"IME3_PROGRAMBUFFER_m_1273", 0x01e573e4},
	{"IME3_PROGRAMBUFFER_m_1274", 0x01e573e8},
	{"IME3_PROGRAMBUFFER_m_1275", 0x01e573ec},
	{"IME3_PROGRAMBUFFER_m_1276", 0x01e573f0},
	{"IME3_PROGRAMBUFFER_m_1277", 0x01e573f4},
	{"IME3_PROGRAMBUFFER_m_1278", 0x01e573f8},
	{"IME3_PROGRAMBUFFER_m_1279", 0x01e573fc},
	{"IME3_PROGRAMBUFFER_m_1280", 0x01e57400},
	{"IME3_PROGRAMBUFFER_m_1281", 0x01e57404},
	{"IME3_PROGRAMBUFFER_m_1282", 0x01e57408},
	{"IME3_PROGRAMBUFFER_m_1283", 0x01e5740c},
	{"IME3_PROGRAMBUFFER_m_1284", 0x01e57410},
	{"IME3_PROGRAMBUFFER_m_1285", 0x01e57414},
	{"IME3_PROGRAMBUFFER_m_1286", 0x01e57418},
	{"IME3_PROGRAMBUFFER_m_1287", 0x01e5741c},
	{"IME3_PROGRAMBUFFER_m_1288", 0x01e57420},
	{"IME3_PROGRAMBUFFER_m_1289", 0x01e57424},
	{"IME3_PROGRAMBUFFER_m_1290", 0x01e57428},
	{"IME3_PROGRAMBUFFER_m_1291", 0x01e5742c},
	{"IME3_PROGRAMBUFFER_m_1292", 0x01e57430},
	{"IME3_PROGRAMBUFFER_m_1293", 0x01e57434},
	{"IME3_PROGRAMBUFFER_m_1294", 0x01e57438},
	{"IME3_PROGRAMBUFFER_m_1295", 0x01e5743c},
	{"IME3_PROGRAMBUFFER_m_1296", 0x01e57440},
	{"IME3_PROGRAMBUFFER_m_1297", 0x01e57444},
	{"IME3_PROGRAMBUFFER_m_1298", 0x01e57448},
	{"IME3_PROGRAMBUFFER_m_1299", 0x01e5744c},
	{"IME3_PROGRAMBUFFER_m_1300", 0x01e57450},
	{"IME3_PROGRAMBUFFER_m_1301", 0x01e57454},
	{"IME3_PROGRAMBUFFER_m_1302", 0x01e57458},
	{"IME3_PROGRAMBUFFER_m_1303", 0x01e5745c},
	{"IME3_PROGRAMBUFFER_m_1304", 0x01e57460},
	{"IME3_PROGRAMBUFFER_m_1305", 0x01e57464},
	{"IME3_PROGRAMBUFFER_m_1306", 0x01e57468},
	{"IME3_PROGRAMBUFFER_m_1307", 0x01e5746c},
	{"IME3_PROGRAMBUFFER_m_1308", 0x01e57470},
	{"IME3_PROGRAMBUFFER_m_1309", 0x01e57474},
	{"IME3_PROGRAMBUFFER_m_1310", 0x01e57478},
	{"IME3_PROGRAMBUFFER_m_1311", 0x01e5747c},
	{"IME3_PROGRAMBUFFER_m_1312", 0x01e57480},
	{"IME3_PROGRAMBUFFER_m_1313", 0x01e57484},
	{"IME3_PROGRAMBUFFER_m_1314", 0x01e57488},
	{"IME3_PROGRAMBUFFER_m_1315", 0x01e5748c},
	{"IME3_PROGRAMBUFFER_m_1316", 0x01e57490},
	{"IME3_PROGRAMBUFFER_m_1317", 0x01e57494},
	{"IME3_PROGRAMBUFFER_m_1318", 0x01e57498},
	{"IME3_PROGRAMBUFFER_m_1319", 0x01e5749c},
	{"IME3_PROGRAMBUFFER_m_1320", 0x01e574a0},
	{"IME3_PROGRAMBUFFER_m_1321", 0x01e574a4},
	{"IME3_PROGRAMBUFFER_m_1322", 0x01e574a8},
	{"IME3_PROGRAMBUFFER_m_1323", 0x01e574ac},
	{"IME3_PROGRAMBUFFER_m_1324", 0x01e574b0},
	{"IME3_PROGRAMBUFFER_m_1325", 0x01e574b4},
	{"IME3_PROGRAMBUFFER_m_1326", 0x01e574b8},
	{"IME3_PROGRAMBUFFER_m_1327", 0x01e574bc},
	{"IME3_PROGRAMBUFFER_m_1328", 0x01e574c0},
	{"IME3_PROGRAMBUFFER_m_1329", 0x01e574c4},
	{"IME3_PROGRAMBUFFER_m_1330", 0x01e574c8},
	{"IME3_PROGRAMBUFFER_m_1331", 0x01e574cc},
	{"IME3_PROGRAMBUFFER_m_1332", 0x01e574d0},
	{"IME3_PROGRAMBUFFER_m_1333", 0x01e574d4},
	{"IME3_PROGRAMBUFFER_m_1334", 0x01e574d8},
	{"IME3_PROGRAMBUFFER_m_1335", 0x01e574dc},
	{"IME3_PROGRAMBUFFER_m_1336", 0x01e574e0},
	{"IME3_PROGRAMBUFFER_m_1337", 0x01e574e4},
	{"IME3_PROGRAMBUFFER_m_1338", 0x01e574e8},
	{"IME3_PROGRAMBUFFER_m_1339", 0x01e574ec},
	{"IME3_PROGRAMBUFFER_m_1340", 0x01e574f0},
	{"IME3_PROGRAMBUFFER_m_1341", 0x01e574f4},
	{"IME3_PROGRAMBUFFER_m_1342", 0x01e574f8},
	{"IME3_PROGRAMBUFFER_m_1343", 0x01e574fc},
	{"IME3_PROGRAMBUFFER_m_1344", 0x01e57500},
	{"IME3_PROGRAMBUFFER_m_1345", 0x01e57504},
	{"IME3_PROGRAMBUFFER_m_1346", 0x01e57508},
	{"IME3_PROGRAMBUFFER_m_1347", 0x01e5750c},
	{"IME3_PROGRAMBUFFER_m_1348", 0x01e57510},
	{"IME3_PROGRAMBUFFER_m_1349", 0x01e57514},
	{"IME3_PROGRAMBUFFER_m_1350", 0x01e57518},
	{"IME3_PROGRAMBUFFER_m_1351", 0x01e5751c},
	{"IME3_PROGRAMBUFFER_m_1352", 0x01e57520},
	{"IME3_PROGRAMBUFFER_m_1353", 0x01e57524},
	{"IME3_PROGRAMBUFFER_m_1354", 0x01e57528},
	{"IME3_PROGRAMBUFFER_m_1355", 0x01e5752c},
	{"IME3_PROGRAMBUFFER_m_1356", 0x01e57530},
	{"IME3_PROGRAMBUFFER_m_1357", 0x01e57534},
	{"IME3_PROGRAMBUFFER_m_1358", 0x01e57538},
	{"IME3_PROGRAMBUFFER_m_1359", 0x01e5753c},
	{"IME3_PROGRAMBUFFER_m_1360", 0x01e57540},
	{"IME3_PROGRAMBUFFER_m_1361", 0x01e57544},
	{"IME3_PROGRAMBUFFER_m_1362", 0x01e57548},
	{"IME3_PROGRAMBUFFER_m_1363", 0x01e5754c},
	{"IME3_PROGRAMBUFFER_m_1364", 0x01e57550},
	{"IME3_PROGRAMBUFFER_m_1365", 0x01e57554},
	{"IME3_PROGRAMBUFFER_m_1366", 0x01e57558},
	{"IME3_PROGRAMBUFFER_m_1367", 0x01e5755c},
	{"IME3_PROGRAMBUFFER_m_1368", 0x01e57560},
	{"IME3_PROGRAMBUFFER_m_1369", 0x01e57564},
	{"IME3_PROGRAMBUFFER_m_1370", 0x01e57568},
	{"IME3_PROGRAMBUFFER_m_1371", 0x01e5756c},
	{"IME3_PROGRAMBUFFER_m_1372", 0x01e57570},
	{"IME3_PROGRAMBUFFER_m_1373", 0x01e57574},
	{"IME3_PROGRAMBUFFER_m_1374", 0x01e57578},
	{"IME3_PROGRAMBUFFER_m_1375", 0x01e5757c},
	{"IME3_PROGRAMBUFFER_m_1376", 0x01e57580},
	{"IME3_PROGRAMBUFFER_m_1377", 0x01e57584},
	{"IME3_PROGRAMBUFFER_m_1378", 0x01e57588},
	{"IME3_PROGRAMBUFFER_m_1379", 0x01e5758c},
	{"IME3_PROGRAMBUFFER_m_1380", 0x01e57590},
	{"IME3_PROGRAMBUFFER_m_1381", 0x01e57594},
	{"IME3_PROGRAMBUFFER_m_1382", 0x01e57598},
	{"IME3_PROGRAMBUFFER_m_1383", 0x01e5759c},
	{"IME3_PROGRAMBUFFER_m_1384", 0x01e575a0},
	{"IME3_PROGRAMBUFFER_m_1385", 0x01e575a4},
	{"IME3_PROGRAMBUFFER_m_1386", 0x01e575a8},
	{"IME3_PROGRAMBUFFER_m_1387", 0x01e575ac},
	{"IME3_PROGRAMBUFFER_m_1388", 0x01e575b0},
	{"IME3_PROGRAMBUFFER_m_1389", 0x01e575b4},
	{"IME3_PROGRAMBUFFER_m_1390", 0x01e575b8},
	{"IME3_PROGRAMBUFFER_m_1391", 0x01e575bc},
	{"IME3_PROGRAMBUFFER_m_1392", 0x01e575c0},
	{"IME3_PROGRAMBUFFER_m_1393", 0x01e575c4},
	{"IME3_PROGRAMBUFFER_m_1394", 0x01e575c8},
	{"IME3_PROGRAMBUFFER_m_1395", 0x01e575cc},
	{"IME3_PROGRAMBUFFER_m_1396", 0x01e575d0},
	{"IME3_PROGRAMBUFFER_m_1397", 0x01e575d4},
	{"IME3_PROGRAMBUFFER_m_1398", 0x01e575d8},
	{"IME3_PROGRAMBUFFER_m_1399", 0x01e575dc},
	{"IME3_PROGRAMBUFFER_m_1400", 0x01e575e0},
	{"IME3_PROGRAMBUFFER_m_1401", 0x01e575e4},
	{"IME3_PROGRAMBUFFER_m_1402", 0x01e575e8},
	{"IME3_PROGRAMBUFFER_m_1403", 0x01e575ec},
	{"IME3_PROGRAMBUFFER_m_1404", 0x01e575f0},
	{"IME3_PROGRAMBUFFER_m_1405", 0x01e575f4},
	{"IME3_PROGRAMBUFFER_m_1406", 0x01e575f8},
	{"IME3_PROGRAMBUFFER_m_1407", 0x01e575fc},
	{"IME3_PROGRAMBUFFER_m_1408", 0x01e57600},
	{"IME3_PROGRAMBUFFER_m_1409", 0x01e57604},
	{"IME3_PROGRAMBUFFER_m_1410", 0x01e57608},
	{"IME3_PROGRAMBUFFER_m_1411", 0x01e5760c},
	{"IME3_PROGRAMBUFFER_m_1412", 0x01e57610},
	{"IME3_PROGRAMBUFFER_m_1413", 0x01e57614},
	{"IME3_PROGRAMBUFFER_m_1414", 0x01e57618},
	{"IME3_PROGRAMBUFFER_m_1415", 0x01e5761c},
	{"IME3_PROGRAMBUFFER_m_1416", 0x01e57620},
	{"IME3_PROGRAMBUFFER_m_1417", 0x01e57624},
	{"IME3_PROGRAMBUFFER_m_1418", 0x01e57628},
	{"IME3_PROGRAMBUFFER_m_1419", 0x01e5762c},
	{"IME3_PROGRAMBUFFER_m_1420", 0x01e57630},
	{"IME3_PROGRAMBUFFER_m_1421", 0x01e57634},
	{"IME3_PROGRAMBUFFER_m_1422", 0x01e57638},
	{"IME3_PROGRAMBUFFER_m_1423", 0x01e5763c},
	{"IME3_PROGRAMBUFFER_m_1424", 0x01e57640},
	{"IME3_PROGRAMBUFFER_m_1425", 0x01e57644},
	{"IME3_PROGRAMBUFFER_m_1426", 0x01e57648},
	{"IME3_PROGRAMBUFFER_m_1427", 0x01e5764c},
	{"IME3_PROGRAMBUFFER_m_1428", 0x01e57650},
	{"IME3_PROGRAMBUFFER_m_1429", 0x01e57654},
	{"IME3_PROGRAMBUFFER_m_1430", 0x01e57658},
	{"IME3_PROGRAMBUFFER_m_1431", 0x01e5765c},
	{"IME3_PROGRAMBUFFER_m_1432", 0x01e57660},
	{"IME3_PROGRAMBUFFER_m_1433", 0x01e57664},
	{"IME3_PROGRAMBUFFER_m_1434", 0x01e57668},
	{"IME3_PROGRAMBUFFER_m_1435", 0x01e5766c},
	{"IME3_PROGRAMBUFFER_m_1436", 0x01e57670},
	{"IME3_PROGRAMBUFFER_m_1437", 0x01e57674},
	{"IME3_PROGRAMBUFFER_m_1438", 0x01e57678},
	{"IME3_PROGRAMBUFFER_m_1439", 0x01e5767c},
	{"IME3_PROGRAMBUFFER_m_1440", 0x01e57680},
	{"IME3_PROGRAMBUFFER_m_1441", 0x01e57684},
	{"IME3_PROGRAMBUFFER_m_1442", 0x01e57688},
	{"IME3_PROGRAMBUFFER_m_1443", 0x01e5768c},
	{"IME3_PROGRAMBUFFER_m_1444", 0x01e57690},
	{"IME3_PROGRAMBUFFER_m_1445", 0x01e57694},
	{"IME3_PROGRAMBUFFER_m_1446", 0x01e57698},
	{"IME3_PROGRAMBUFFER_m_1447", 0x01e5769c},
	{"IME3_PROGRAMBUFFER_m_1448", 0x01e576a0},
	{"IME3_PROGRAMBUFFER_m_1449", 0x01e576a4},
	{"IME3_PROGRAMBUFFER_m_1450", 0x01e576a8},
	{"IME3_PROGRAMBUFFER_m_1451", 0x01e576ac},
	{"IME3_PROGRAMBUFFER_m_1452", 0x01e576b0},
	{"IME3_PROGRAMBUFFER_m_1453", 0x01e576b4},
	{"IME3_PROGRAMBUFFER_m_1454", 0x01e576b8},
	{"IME3_PROGRAMBUFFER_m_1455", 0x01e576bc},
	{"IME3_PROGRAMBUFFER_m_1456", 0x01e576c0},
	{"IME3_PROGRAMBUFFER_m_1457", 0x01e576c4},
	{"IME3_PROGRAMBUFFER_m_1458", 0x01e576c8},
	{"IME3_PROGRAMBUFFER_m_1459", 0x01e576cc},
	{"IME3_PROGRAMBUFFER_m_1460", 0x01e576d0},
	{"IME3_PROGRAMBUFFER_m_1461", 0x01e576d4},
	{"IME3_PROGRAMBUFFER_m_1462", 0x01e576d8},
	{"IME3_PROGRAMBUFFER_m_1463", 0x01e576dc},
	{"IME3_PROGRAMBUFFER_m_1464", 0x01e576e0},
	{"IME3_PROGRAMBUFFER_m_1465", 0x01e576e4},
	{"IME3_PROGRAMBUFFER_m_1466", 0x01e576e8},
	{"IME3_PROGRAMBUFFER_m_1467", 0x01e576ec},
	{"IME3_PROGRAMBUFFER_m_1468", 0x01e576f0},
	{"IME3_PROGRAMBUFFER_m_1469", 0x01e576f4},
	{"IME3_PROGRAMBUFFER_m_1470", 0x01e576f8},
	{"IME3_PROGRAMBUFFER_m_1471", 0x01e576fc},
	{"IME3_PROGRAMBUFFER_m_1472", 0x01e57700},
	{"IME3_PROGRAMBUFFER_m_1473", 0x01e57704},
	{"IME3_PROGRAMBUFFER_m_1474", 0x01e57708},
	{"IME3_PROGRAMBUFFER_m_1475", 0x01e5770c},
	{"IME3_PROGRAMBUFFER_m_1476", 0x01e57710},
	{"IME3_PROGRAMBUFFER_m_1477", 0x01e57714},
	{"IME3_PROGRAMBUFFER_m_1478", 0x01e57718},
	{"IME3_PROGRAMBUFFER_m_1479", 0x01e5771c},
	{"IME3_PROGRAMBUFFER_m_1480", 0x01e57720},
	{"IME3_PROGRAMBUFFER_m_1481", 0x01e57724},
	{"IME3_PROGRAMBUFFER_m_1482", 0x01e57728},
	{"IME3_PROGRAMBUFFER_m_1483", 0x01e5772c},
	{"IME3_PROGRAMBUFFER_m_1484", 0x01e57730},
	{"IME3_PROGRAMBUFFER_m_1485", 0x01e57734},
	{"IME3_PROGRAMBUFFER_m_1486", 0x01e57738},
	{"IME3_PROGRAMBUFFER_m_1487", 0x01e5773c},
	{"IME3_PROGRAMBUFFER_m_1488", 0x01e57740},
	{"IME3_PROGRAMBUFFER_m_1489", 0x01e57744},
	{"IME3_PROGRAMBUFFER_m_1490", 0x01e57748},
	{"IME3_PROGRAMBUFFER_m_1491", 0x01e5774c},
	{"IME3_PROGRAMBUFFER_m_1492", 0x01e57750},
	{"IME3_PROGRAMBUFFER_m_1493", 0x01e57754},
	{"IME3_PROGRAMBUFFER_m_1494", 0x01e57758},
	{"IME3_PROGRAMBUFFER_m_1495", 0x01e5775c},
	{"IME3_PROGRAMBUFFER_m_1496", 0x01e57760},
	{"IME3_PROGRAMBUFFER_m_1497", 0x01e57764},
	{"IME3_PROGRAMBUFFER_m_1498", 0x01e57768},
	{"IME3_PROGRAMBUFFER_m_1499", 0x01e5776c},
	{"IME3_PROGRAMBUFFER_m_1500", 0x01e57770},
	{"IME3_PROGRAMBUFFER_m_1501", 0x01e57774},
	{"IME3_PROGRAMBUFFER_m_1502", 0x01e57778},
	{"IME3_PROGRAMBUFFER_m_1503", 0x01e5777c},
	{"IME3_PROGRAMBUFFER_m_1504", 0x01e57780},
	{"IME3_PROGRAMBUFFER_m_1505", 0x01e57784},
	{"IME3_PROGRAMBUFFER_m_1506", 0x01e57788},
	{"IME3_PROGRAMBUFFER_m_1507", 0x01e5778c},
	{"IME3_PROGRAMBUFFER_m_1508", 0x01e57790},
	{"IME3_PROGRAMBUFFER_m_1509", 0x01e57794},
	{"IME3_PROGRAMBUFFER_m_1510", 0x01e57798},
	{"IME3_PROGRAMBUFFER_m_1511", 0x01e5779c},
	{"IME3_PROGRAMBUFFER_m_1512", 0x01e577a0},
	{"IME3_PROGRAMBUFFER_m_1513", 0x01e577a4},
	{"IME3_PROGRAMBUFFER_m_1514", 0x01e577a8},
	{"IME3_PROGRAMBUFFER_m_1515", 0x01e577ac},
	{"IME3_PROGRAMBUFFER_m_1516", 0x01e577b0},
	{"IME3_PROGRAMBUFFER_m_1517", 0x01e577b4},
	{"IME3_PROGRAMBUFFER_m_1518", 0x01e577b8},
	{"IME3_PROGRAMBUFFER_m_1519", 0x01e577bc},
	{"IME3_PROGRAMBUFFER_m_1520", 0x01e577c0},
	{"IME3_PROGRAMBUFFER_m_1521", 0x01e577c4},
	{"IME3_PROGRAMBUFFER_m_1522", 0x01e577c8},
	{"IME3_PROGRAMBUFFER_m_1523", 0x01e577cc},
	{"IME3_PROGRAMBUFFER_m_1524", 0x01e577d0},
	{"IME3_PROGRAMBUFFER_m_1525", 0x01e577d4},
	{"IME3_PROGRAMBUFFER_m_1526", 0x01e577d8},
	{"IME3_PROGRAMBUFFER_m_1527", 0x01e577dc},
	{"IME3_PROGRAMBUFFER_m_1528", 0x01e577e0},
	{"IME3_PROGRAMBUFFER_m_1529", 0x01e577e4},
	{"IME3_PROGRAMBUFFER_m_1530", 0x01e577e8},
	{"IME3_PROGRAMBUFFER_m_1531", 0x01e577ec},
	{"IME3_PROGRAMBUFFER_m_1532", 0x01e577f0},
	{"IME3_PROGRAMBUFFER_m_1533", 0x01e577f4},
	{"IME3_PROGRAMBUFFER_m_1534", 0x01e577f8},
	{"IME3_PROGRAMBUFFER_m_1535", 0x01e577fc},
	{"IME3_PROGRAMBUFFER_m_1536", 0x01e57800},
	{"IME3_PROGRAMBUFFER_m_1537", 0x01e57804},
	{"IME3_PROGRAMBUFFER_m_1538", 0x01e57808},
	{"IME3_PROGRAMBUFFER_m_1539", 0x01e5780c},
	{"IME3_PROGRAMBUFFER_m_1540", 0x01e57810},
	{"IME3_PROGRAMBUFFER_m_1541", 0x01e57814},
	{"IME3_PROGRAMBUFFER_m_1542", 0x01e57818},
	{"IME3_PROGRAMBUFFER_m_1543", 0x01e5781c},
	{"IME3_PROGRAMBUFFER_m_1544", 0x01e57820},
	{"IME3_PROGRAMBUFFER_m_1545", 0x01e57824},
	{"IME3_PROGRAMBUFFER_m_1546", 0x01e57828},
	{"IME3_PROGRAMBUFFER_m_1547", 0x01e5782c},
	{"IME3_PROGRAMBUFFER_m_1548", 0x01e57830},
	{"IME3_PROGRAMBUFFER_m_1549", 0x01e57834},
	{"IME3_PROGRAMBUFFER_m_1550", 0x01e57838},
	{"IME3_PROGRAMBUFFER_m_1551", 0x01e5783c},
	{"IME3_PROGRAMBUFFER_m_1552", 0x01e57840},
	{"IME3_PROGRAMBUFFER_m_1553", 0x01e57844},
	{"IME3_PROGRAMBUFFER_m_1554", 0x01e57848},
	{"IME3_PROGRAMBUFFER_m_1555", 0x01e5784c},
	{"IME3_PROGRAMBUFFER_m_1556", 0x01e57850},
	{"IME3_PROGRAMBUFFER_m_1557", 0x01e57854},
	{"IME3_PROGRAMBUFFER_m_1558", 0x01e57858},
	{"IME3_PROGRAMBUFFER_m_1559", 0x01e5785c},
	{"IME3_PROGRAMBUFFER_m_1560", 0x01e57860},
	{"IME3_PROGRAMBUFFER_m_1561", 0x01e57864},
	{"IME3_PROGRAMBUFFER_m_1562", 0x01e57868},
	{"IME3_PROGRAMBUFFER_m_1563", 0x01e5786c},
	{"IME3_PROGRAMBUFFER_m_1564", 0x01e57870},
	{"IME3_PROGRAMBUFFER_m_1565", 0x01e57874},
	{"IME3_PROGRAMBUFFER_m_1566", 0x01e57878},
	{"IME3_PROGRAMBUFFER_m_1567", 0x01e5787c},
	{"IME3_PROGRAMBUFFER_m_1568", 0x01e57880},
	{"IME3_PROGRAMBUFFER_m_1569", 0x01e57884},
	{"IME3_PROGRAMBUFFER_m_1570", 0x01e57888},
	{"IME3_PROGRAMBUFFER_m_1571", 0x01e5788c},
	{"IME3_PROGRAMBUFFER_m_1572", 0x01e57890},
	{"IME3_PROGRAMBUFFER_m_1573", 0x01e57894},
	{"IME3_PROGRAMBUFFER_m_1574", 0x01e57898},
	{"IME3_PROGRAMBUFFER_m_1575", 0x01e5789c},
	{"IME3_PROGRAMBUFFER_m_1576", 0x01e578a0},
	{"IME3_PROGRAMBUFFER_m_1577", 0x01e578a4},
	{"IME3_PROGRAMBUFFER_m_1578", 0x01e578a8},
	{"IME3_PROGRAMBUFFER_m_1579", 0x01e578ac},
	{"IME3_PROGRAMBUFFER_m_1580", 0x01e578b0},
	{"IME3_PROGRAMBUFFER_m_1581", 0x01e578b4},
	{"IME3_PROGRAMBUFFER_m_1582", 0x01e578b8},
	{"IME3_PROGRAMBUFFER_m_1583", 0x01e578bc},
	{"IME3_PROGRAMBUFFER_m_1584", 0x01e578c0},
	{"IME3_PROGRAMBUFFER_m_1585", 0x01e578c4},
	{"IME3_PROGRAMBUFFER_m_1586", 0x01e578c8},
	{"IME3_PROGRAMBUFFER_m_1587", 0x01e578cc},
	{"IME3_PROGRAMBUFFER_m_1588", 0x01e578d0},
	{"IME3_PROGRAMBUFFER_m_1589", 0x01e578d4},
	{"IME3_PROGRAMBUFFER_m_1590", 0x01e578d8},
	{"IME3_PROGRAMBUFFER_m_1591", 0x01e578dc},
	{"IME3_PROGRAMBUFFER_m_1592", 0x01e578e0},
	{"IME3_PROGRAMBUFFER_m_1593", 0x01e578e4},
	{"IME3_PROGRAMBUFFER_m_1594", 0x01e578e8},
	{"IME3_PROGRAMBUFFER_m_1595", 0x01e578ec},
	{"IME3_PROGRAMBUFFER_m_1596", 0x01e578f0},
	{"IME3_PROGRAMBUFFER_m_1597", 0x01e578f4},
	{"IME3_PROGRAMBUFFER_m_1598", 0x01e578f8},
	{"IME3_PROGRAMBUFFER_m_1599", 0x01e578fc},
	{"IME3_PROGRAMBUFFER_m_1600", 0x01e57900},
	{"IME3_PROGRAMBUFFER_m_1601", 0x01e57904},
	{"IME3_PROGRAMBUFFER_m_1602", 0x01e57908},
	{"IME3_PROGRAMBUFFER_m_1603", 0x01e5790c},
	{"IME3_PROGRAMBUFFER_m_1604", 0x01e57910},
	{"IME3_PROGRAMBUFFER_m_1605", 0x01e57914},
	{"IME3_PROGRAMBUFFER_m_1606", 0x01e57918},
	{"IME3_PROGRAMBUFFER_m_1607", 0x01e5791c},
	{"IME3_PROGRAMBUFFER_m_1608", 0x01e57920},
	{"IME3_PROGRAMBUFFER_m_1609", 0x01e57924},
	{"IME3_PROGRAMBUFFER_m_1610", 0x01e57928},
	{"IME3_PROGRAMBUFFER_m_1611", 0x01e5792c},
	{"IME3_PROGRAMBUFFER_m_1612", 0x01e57930},
	{"IME3_PROGRAMBUFFER_m_1613", 0x01e57934},
	{"IME3_PROGRAMBUFFER_m_1614", 0x01e57938},
	{"IME3_PROGRAMBUFFER_m_1615", 0x01e5793c},
	{"IME3_PROGRAMBUFFER_m_1616", 0x01e57940},
	{"IME3_PROGRAMBUFFER_m_1617", 0x01e57944},
	{"IME3_PROGRAMBUFFER_m_1618", 0x01e57948},
	{"IME3_PROGRAMBUFFER_m_1619", 0x01e5794c},
	{"IME3_PROGRAMBUFFER_m_1620", 0x01e57950},
	{"IME3_PROGRAMBUFFER_m_1621", 0x01e57954},
	{"IME3_PROGRAMBUFFER_m_1622", 0x01e57958},
	{"IME3_PROGRAMBUFFER_m_1623", 0x01e5795c},
	{"IME3_PROGRAMBUFFER_m_1624", 0x01e57960},
	{"IME3_PROGRAMBUFFER_m_1625", 0x01e57964},
	{"IME3_PROGRAMBUFFER_m_1626", 0x01e57968},
	{"IME3_PROGRAMBUFFER_m_1627", 0x01e5796c},
	{"IME3_PROGRAMBUFFER_m_1628", 0x01e57970},
	{"IME3_PROGRAMBUFFER_m_1629", 0x01e57974},
	{"IME3_PROGRAMBUFFER_m_1630", 0x01e57978},
	{"IME3_PROGRAMBUFFER_m_1631", 0x01e5797c},
	{"IME3_PROGRAMBUFFER_m_1632", 0x01e57980},
	{"IME3_PROGRAMBUFFER_m_1633", 0x01e57984},
	{"IME3_PROGRAMBUFFER_m_1634", 0x01e57988},
	{"IME3_PROGRAMBUFFER_m_1635", 0x01e5798c},
	{"IME3_PROGRAMBUFFER_m_1636", 0x01e57990},
	{"IME3_PROGRAMBUFFER_m_1637", 0x01e57994},
	{"IME3_PROGRAMBUFFER_m_1638", 0x01e57998},
	{"IME3_PROGRAMBUFFER_m_1639", 0x01e5799c},
	{"IME3_PROGRAMBUFFER_m_1640", 0x01e579a0},
	{"IME3_PROGRAMBUFFER_m_1641", 0x01e579a4},
	{"IME3_PROGRAMBUFFER_m_1642", 0x01e579a8},
	{"IME3_PROGRAMBUFFER_m_1643", 0x01e579ac},
	{"IME3_PROGRAMBUFFER_m_1644", 0x01e579b0},
	{"IME3_PROGRAMBUFFER_m_1645", 0x01e579b4},
	{"IME3_PROGRAMBUFFER_m_1646", 0x01e579b8},
	{"IME3_PROGRAMBUFFER_m_1647", 0x01e579bc},
	{"IME3_PROGRAMBUFFER_m_1648", 0x01e579c0},
	{"IME3_PROGRAMBUFFER_m_1649", 0x01e579c4},
	{"IME3_PROGRAMBUFFER_m_1650", 0x01e579c8},
	{"IME3_PROGRAMBUFFER_m_1651", 0x01e579cc},
	{"IME3_PROGRAMBUFFER_m_1652", 0x01e579d0},
	{"IME3_PROGRAMBUFFER_m_1653", 0x01e579d4},
	{"IME3_PROGRAMBUFFER_m_1654", 0x01e579d8},
	{"IME3_PROGRAMBUFFER_m_1655", 0x01e579dc},
	{"IME3_PROGRAMBUFFER_m_1656", 0x01e579e0},
	{"IME3_PROGRAMBUFFER_m_1657", 0x01e579e4},
	{"IME3_PROGRAMBUFFER_m_1658", 0x01e579e8},
	{"IME3_PROGRAMBUFFER_m_1659", 0x01e579ec},
	{"IME3_PROGRAMBUFFER_m_1660", 0x01e579f0},
	{"IME3_PROGRAMBUFFER_m_1661", 0x01e579f4},
	{"IME3_PROGRAMBUFFER_m_1662", 0x01e579f8},
	{"IME3_PROGRAMBUFFER_m_1663", 0x01e579fc},
	{"IME3_PROGRAMBUFFER_m_1664", 0x01e57a00},
	{"IME3_PROGRAMBUFFER_m_1665", 0x01e57a04},
	{"IME3_PROGRAMBUFFER_m_1666", 0x01e57a08},
	{"IME3_PROGRAMBUFFER_m_1667", 0x01e57a0c},
	{"IME3_PROGRAMBUFFER_m_1668", 0x01e57a10},
	{"IME3_PROGRAMBUFFER_m_1669", 0x01e57a14},
	{"IME3_PROGRAMBUFFER_m_1670", 0x01e57a18},
	{"IME3_PROGRAMBUFFER_m_1671", 0x01e57a1c},
	{"IME3_PROGRAMBUFFER_m_1672", 0x01e57a20},
	{"IME3_PROGRAMBUFFER_m_1673", 0x01e57a24},
	{"IME3_PROGRAMBUFFER_m_1674", 0x01e57a28},
	{"IME3_PROGRAMBUFFER_m_1675", 0x01e57a2c},
	{"IME3_PROGRAMBUFFER_m_1676", 0x01e57a30},
	{"IME3_PROGRAMBUFFER_m_1677", 0x01e57a34},
	{"IME3_PROGRAMBUFFER_m_1678", 0x01e57a38},
	{"IME3_PROGRAMBUFFER_m_1679", 0x01e57a3c},
	{"IME3_PROGRAMBUFFER_m_1680", 0x01e57a40},
	{"IME3_PROGRAMBUFFER_m_1681", 0x01e57a44},
	{"IME3_PROGRAMBUFFER_m_1682", 0x01e57a48},
	{"IME3_PROGRAMBUFFER_m_1683", 0x01e57a4c},
	{"IME3_PROGRAMBUFFER_m_1684", 0x01e57a50},
	{"IME3_PROGRAMBUFFER_m_1685", 0x01e57a54},
	{"IME3_PROGRAMBUFFER_m_1686", 0x01e57a58},
	{"IME3_PROGRAMBUFFER_m_1687", 0x01e57a5c},
	{"IME3_PROGRAMBUFFER_m_1688", 0x01e57a60},
	{"IME3_PROGRAMBUFFER_m_1689", 0x01e57a64},
	{"IME3_PROGRAMBUFFER_m_1690", 0x01e57a68},
	{"IME3_PROGRAMBUFFER_m_1691", 0x01e57a6c},
	{"IME3_PROGRAMBUFFER_m_1692", 0x01e57a70},
	{"IME3_PROGRAMBUFFER_m_1693", 0x01e57a74},
	{"IME3_PROGRAMBUFFER_m_1694", 0x01e57a78},
	{"IME3_PROGRAMBUFFER_m_1695", 0x01e57a7c},
	{"IME3_PROGRAMBUFFER_m_1696", 0x01e57a80},
	{"IME3_PROGRAMBUFFER_m_1697", 0x01e57a84},
	{"IME3_PROGRAMBUFFER_m_1698", 0x01e57a88},
	{"IME3_PROGRAMBUFFER_m_1699", 0x01e57a8c},
	{"IME3_PROGRAMBUFFER_m_1700", 0x01e57a90},
	{"IME3_PROGRAMBUFFER_m_1701", 0x01e57a94},
	{"IME3_PROGRAMBUFFER_m_1702", 0x01e57a98},
	{"IME3_PROGRAMBUFFER_m_1703", 0x01e57a9c},
	{"IME3_PROGRAMBUFFER_m_1704", 0x01e57aa0},
	{"IME3_PROGRAMBUFFER_m_1705", 0x01e57aa4},
	{"IME3_PROGRAMBUFFER_m_1706", 0x01e57aa8},
	{"IME3_PROGRAMBUFFER_m_1707", 0x01e57aac},
	{"IME3_PROGRAMBUFFER_m_1708", 0x01e57ab0},
	{"IME3_PROGRAMBUFFER_m_1709", 0x01e57ab4},
	{"IME3_PROGRAMBUFFER_m_1710", 0x01e57ab8},
	{"IME3_PROGRAMBUFFER_m_1711", 0x01e57abc},
	{"IME3_PROGRAMBUFFER_m_1712", 0x01e57ac0},
	{"IME3_PROGRAMBUFFER_m_1713", 0x01e57ac4},
	{"IME3_PROGRAMBUFFER_m_1714", 0x01e57ac8},
	{"IME3_PROGRAMBUFFER_m_1715", 0x01e57acc},
	{"IME3_PROGRAMBUFFER_m_1716", 0x01e57ad0},
	{"IME3_PROGRAMBUFFER_m_1717", 0x01e57ad4},
	{"IME3_PROGRAMBUFFER_m_1718", 0x01e57ad8},
	{"IME3_PROGRAMBUFFER_m_1719", 0x01e57adc},
	{"IME3_PROGRAMBUFFER_m_1720", 0x01e57ae0},
	{"IME3_PROGRAMBUFFER_m_1721", 0x01e57ae4},
	{"IME3_PROGRAMBUFFER_m_1722", 0x01e57ae8},
	{"IME3_PROGRAMBUFFER_m_1723", 0x01e57aec},
	{"IME3_PROGRAMBUFFER_m_1724", 0x01e57af0},
	{"IME3_PROGRAMBUFFER_m_1725", 0x01e57af4},
	{"IME3_PROGRAMBUFFER_m_1726", 0x01e57af8},
	{"IME3_PROGRAMBUFFER_m_1727", 0x01e57afc},
	{"IME3_PROGRAMBUFFER_m_1728", 0x01e57b00},
	{"IME3_PROGRAMBUFFER_m_1729", 0x01e57b04},
	{"IME3_PROGRAMBUFFER_m_1730", 0x01e57b08},
	{"IME3_PROGRAMBUFFER_m_1731", 0x01e57b0c},
	{"IME3_PROGRAMBUFFER_m_1732", 0x01e57b10},
	{"IME3_PROGRAMBUFFER_m_1733", 0x01e57b14},
	{"IME3_PROGRAMBUFFER_m_1734", 0x01e57b18},
	{"IME3_PROGRAMBUFFER_m_1735", 0x01e57b1c},
	{"IME3_PROGRAMBUFFER_m_1736", 0x01e57b20},
	{"IME3_PROGRAMBUFFER_m_1737", 0x01e57b24},
	{"IME3_PROGRAMBUFFER_m_1738", 0x01e57b28},
	{"IME3_PROGRAMBUFFER_m_1739", 0x01e57b2c},
	{"IME3_PROGRAMBUFFER_m_1740", 0x01e57b30},
	{"IME3_PROGRAMBUFFER_m_1741", 0x01e57b34},
	{"IME3_PROGRAMBUFFER_m_1742", 0x01e57b38},
	{"IME3_PROGRAMBUFFER_m_1743", 0x01e57b3c},
	{"IME3_PROGRAMBUFFER_m_1744", 0x01e57b40},
	{"IME3_PROGRAMBUFFER_m_1745", 0x01e57b44},
	{"IME3_PROGRAMBUFFER_m_1746", 0x01e57b48},
	{"IME3_PROGRAMBUFFER_m_1747", 0x01e57b4c},
	{"IME3_PROGRAMBUFFER_m_1748", 0x01e57b50},
	{"IME3_PROGRAMBUFFER_m_1749", 0x01e57b54},
	{"IME3_PROGRAMBUFFER_m_1750", 0x01e57b58},
	{"IME3_PROGRAMBUFFER_m_1751", 0x01e57b5c},
	{"IME3_PROGRAMBUFFER_m_1752", 0x01e57b60},
	{"IME3_PROGRAMBUFFER_m_1753", 0x01e57b64},
	{"IME3_PROGRAMBUFFER_m_1754", 0x01e57b68},
	{"IME3_PROGRAMBUFFER_m_1755", 0x01e57b6c},
	{"IME3_PROGRAMBUFFER_m_1756", 0x01e57b70},
	{"IME3_PROGRAMBUFFER_m_1757", 0x01e57b74},
	{"IME3_PROGRAMBUFFER_m_1758", 0x01e57b78},
	{"IME3_PROGRAMBUFFER_m_1759", 0x01e57b7c},
	{"IME3_PROGRAMBUFFER_m_1760", 0x01e57b80},
	{"IME3_PROGRAMBUFFER_m_1761", 0x01e57b84},
	{"IME3_PROGRAMBUFFER_m_1762", 0x01e57b88},
	{"IME3_PROGRAMBUFFER_m_1763", 0x01e57b8c},
	{"IME3_PROGRAMBUFFER_m_1764", 0x01e57b90},
	{"IME3_PROGRAMBUFFER_m_1765", 0x01e57b94},
	{"IME3_PROGRAMBUFFER_m_1766", 0x01e57b98},
	{"IME3_PROGRAMBUFFER_m_1767", 0x01e57b9c},
	{"IME3_PROGRAMBUFFER_m_1768", 0x01e57ba0},
	{"IME3_PROGRAMBUFFER_m_1769", 0x01e57ba4},
	{"IME3_PROGRAMBUFFER_m_1770", 0x01e57ba8},
	{"IME3_PROGRAMBUFFER_m_1771", 0x01e57bac},
	{"IME3_PROGRAMBUFFER_m_1772", 0x01e57bb0},
	{"IME3_PROGRAMBUFFER_m_1773", 0x01e57bb4},
	{"IME3_PROGRAMBUFFER_m_1774", 0x01e57bb8},
	{"IME3_PROGRAMBUFFER_m_1775", 0x01e57bbc},
	{"IME3_PROGRAMBUFFER_m_1776", 0x01e57bc0},
	{"IME3_PROGRAMBUFFER_m_1777", 0x01e57bc4},
	{"IME3_PROGRAMBUFFER_m_1778", 0x01e57bc8},
	{"IME3_PROGRAMBUFFER_m_1779", 0x01e57bcc},
	{"IME3_PROGRAMBUFFER_m_1780", 0x01e57bd0},
	{"IME3_PROGRAMBUFFER_m_1781", 0x01e57bd4},
	{"IME3_PROGRAMBUFFER_m_1782", 0x01e57bd8},
	{"IME3_PROGRAMBUFFER_m_1783", 0x01e57bdc},
	{"IME3_PROGRAMBUFFER_m_1784", 0x01e57be0},
	{"IME3_PROGRAMBUFFER_m_1785", 0x01e57be4},
	{"IME3_PROGRAMBUFFER_m_1786", 0x01e57be8},
	{"IME3_PROGRAMBUFFER_m_1787", 0x01e57bec},
	{"IME3_PROGRAMBUFFER_m_1788", 0x01e57bf0},
	{"IME3_PROGRAMBUFFER_m_1789", 0x01e57bf4},
	{"IME3_PROGRAMBUFFER_m_1790", 0x01e57bf8},
	{"IME3_PROGRAMBUFFER_m_1791", 0x01e57bfc},
	{"IME3_PROGRAMBUFFER_m_1792", 0x01e57c00},
	{"IME3_PROGRAMBUFFER_m_1793", 0x01e57c04},
	{"IME3_PROGRAMBUFFER_m_1794", 0x01e57c08},
	{"IME3_PROGRAMBUFFER_m_1795", 0x01e57c0c},
	{"IME3_PROGRAMBUFFER_m_1796", 0x01e57c10},
	{"IME3_PROGRAMBUFFER_m_1797", 0x01e57c14},
	{"IME3_PROGRAMBUFFER_m_1798", 0x01e57c18},
	{"IME3_PROGRAMBUFFER_m_1799", 0x01e57c1c},
	{"IME3_PROGRAMBUFFER_m_1800", 0x01e57c20},
	{"IME3_PROGRAMBUFFER_m_1801", 0x01e57c24},
	{"IME3_PROGRAMBUFFER_m_1802", 0x01e57c28},
	{"IME3_PROGRAMBUFFER_m_1803", 0x01e57c2c},
	{"IME3_PROGRAMBUFFER_m_1804", 0x01e57c30},
	{"IME3_PROGRAMBUFFER_m_1805", 0x01e57c34},
	{"IME3_PROGRAMBUFFER_m_1806", 0x01e57c38},
	{"IME3_PROGRAMBUFFER_m_1807", 0x01e57c3c},
	{"IME3_PROGRAMBUFFER_m_1808", 0x01e57c40},
	{"IME3_PROGRAMBUFFER_m_1809", 0x01e57c44},
	{"IME3_PROGRAMBUFFER_m_1810", 0x01e57c48},
	{"IME3_PROGRAMBUFFER_m_1811", 0x01e57c4c},
	{"IME3_PROGRAMBUFFER_m_1812", 0x01e57c50},
	{"IME3_PROGRAMBUFFER_m_1813", 0x01e57c54},
	{"IME3_PROGRAMBUFFER_m_1814", 0x01e57c58},
	{"IME3_PROGRAMBUFFER_m_1815", 0x01e57c5c},
	{"IME3_PROGRAMBUFFER_m_1816", 0x01e57c60},
	{"IME3_PROGRAMBUFFER_m_1817", 0x01e57c64},
	{"IME3_PROGRAMBUFFER_m_1818", 0x01e57c68},
	{"IME3_PROGRAMBUFFER_m_1819", 0x01e57c6c},
	{"IME3_PROGRAMBUFFER_m_1820", 0x01e57c70},
	{"IME3_PROGRAMBUFFER_m_1821", 0x01e57c74},
	{"IME3_PROGRAMBUFFER_m_1822", 0x01e57c78},
	{"IME3_PROGRAMBUFFER_m_1823", 0x01e57c7c},
	{"IME3_PROGRAMBUFFER_m_1824", 0x01e57c80},
	{"IME3_PROGRAMBUFFER_m_1825", 0x01e57c84},
	{"IME3_PROGRAMBUFFER_m_1826", 0x01e57c88},
	{"IME3_PROGRAMBUFFER_m_1827", 0x01e57c8c},
	{"IME3_PROGRAMBUFFER_m_1828", 0x01e57c90},
	{"IME3_PROGRAMBUFFER_m_1829", 0x01e57c94},
	{"IME3_PROGRAMBUFFER_m_1830", 0x01e57c98},
	{"IME3_PROGRAMBUFFER_m_1831", 0x01e57c9c},
	{"IME3_PROGRAMBUFFER_m_1832", 0x01e57ca0},
	{"IME3_PROGRAMBUFFER_m_1833", 0x01e57ca4},
	{"IME3_PROGRAMBUFFER_m_1834", 0x01e57ca8},
	{"IME3_PROGRAMBUFFER_m_1835", 0x01e57cac},
	{"IME3_PROGRAMBUFFER_m_1836", 0x01e57cb0},
	{"IME3_PROGRAMBUFFER_m_1837", 0x01e57cb4},
	{"IME3_PROGRAMBUFFER_m_1838", 0x01e57cb8},
	{"IME3_PROGRAMBUFFER_m_1839", 0x01e57cbc},
	{"IME3_PROGRAMBUFFER_m_1840", 0x01e57cc0},
	{"IME3_PROGRAMBUFFER_m_1841", 0x01e57cc4},
	{"IME3_PROGRAMBUFFER_m_1842", 0x01e57cc8},
	{"IME3_PROGRAMBUFFER_m_1843", 0x01e57ccc},
	{"IME3_PROGRAMBUFFER_m_1844", 0x01e57cd0},
	{"IME3_PROGRAMBUFFER_m_1845", 0x01e57cd4},
	{"IME3_PROGRAMBUFFER_m_1846", 0x01e57cd8},
	{"IME3_PROGRAMBUFFER_m_1847", 0x01e57cdc},
	{"IME3_PROGRAMBUFFER_m_1848", 0x01e57ce0},
	{"IME3_PROGRAMBUFFER_m_1849", 0x01e57ce4},
	{"IME3_PROGRAMBUFFER_m_1850", 0x01e57ce8},
	{"IME3_PROGRAMBUFFER_m_1851", 0x01e57cec},
	{"IME3_PROGRAMBUFFER_m_1852", 0x01e57cf0},
	{"IME3_PROGRAMBUFFER_m_1853", 0x01e57cf4},
	{"IME3_PROGRAMBUFFER_m_1854", 0x01e57cf8},
	{"IME3_PROGRAMBUFFER_m_1855", 0x01e57cfc},
	{"IME3_PROGRAMBUFFER_m_1856", 0x01e57d00},
	{"IME3_PROGRAMBUFFER_m_1857", 0x01e57d04},
	{"IME3_PROGRAMBUFFER_m_1858", 0x01e57d08},
	{"IME3_PROGRAMBUFFER_m_1859", 0x01e57d0c},
	{"IME3_PROGRAMBUFFER_m_1860", 0x01e57d10},
	{"IME3_PROGRAMBUFFER_m_1861", 0x01e57d14},
	{"IME3_PROGRAMBUFFER_m_1862", 0x01e57d18},
	{"IME3_PROGRAMBUFFER_m_1863", 0x01e57d1c},
	{"IME3_PROGRAMBUFFER_m_1864", 0x01e57d20},
	{"IME3_PROGRAMBUFFER_m_1865", 0x01e57d24},
	{"IME3_PROGRAMBUFFER_m_1866", 0x01e57d28},
	{"IME3_PROGRAMBUFFER_m_1867", 0x01e57d2c},
	{"IME3_PROGRAMBUFFER_m_1868", 0x01e57d30},
	{"IME3_PROGRAMBUFFER_m_1869", 0x01e57d34},
	{"IME3_PROGRAMBUFFER_m_1870", 0x01e57d38},
	{"IME3_PROGRAMBUFFER_m_1871", 0x01e57d3c},
	{"IME3_PROGRAMBUFFER_m_1872", 0x01e57d40},
	{"IME3_PROGRAMBUFFER_m_1873", 0x01e57d44},
	{"IME3_PROGRAMBUFFER_m_1874", 0x01e57d48},
	{"IME3_PROGRAMBUFFER_m_1875", 0x01e57d4c},
	{"IME3_PROGRAMBUFFER_m_1876", 0x01e57d50},
	{"IME3_PROGRAMBUFFER_m_1877", 0x01e57d54},
	{"IME3_PROGRAMBUFFER_m_1878", 0x01e57d58},
	{"IME3_PROGRAMBUFFER_m_1879", 0x01e57d5c},
	{"IME3_PROGRAMBUFFER_m_1880", 0x01e57d60},
	{"IME3_PROGRAMBUFFER_m_1881", 0x01e57d64},
	{"IME3_PROGRAMBUFFER_m_1882", 0x01e57d68},
	{"IME3_PROGRAMBUFFER_m_1883", 0x01e57d6c},
	{"IME3_PROGRAMBUFFER_m_1884", 0x01e57d70},
	{"IME3_PROGRAMBUFFER_m_1885", 0x01e57d74},
	{"IME3_PROGRAMBUFFER_m_1886", 0x01e57d78},
	{"IME3_PROGRAMBUFFER_m_1887", 0x01e57d7c},
	{"IME3_PROGRAMBUFFER_m_1888", 0x01e57d80},
	{"IME3_PROGRAMBUFFER_m_1889", 0x01e57d84},
	{"IME3_PROGRAMBUFFER_m_1890", 0x01e57d88},
	{"IME3_PROGRAMBUFFER_m_1891", 0x01e57d8c},
	{"IME3_PROGRAMBUFFER_m_1892", 0x01e57d90},
	{"IME3_PROGRAMBUFFER_m_1893", 0x01e57d94},
	{"IME3_PROGRAMBUFFER_m_1894", 0x01e57d98},
	{"IME3_PROGRAMBUFFER_m_1895", 0x01e57d9c},
	{"IME3_PROGRAMBUFFER_m_1896", 0x01e57da0},
	{"IME3_PROGRAMBUFFER_m_1897", 0x01e57da4},
	{"IME3_PROGRAMBUFFER_m_1898", 0x01e57da8},
	{"IME3_PROGRAMBUFFER_m_1899", 0x01e57dac},
	{"IME3_PROGRAMBUFFER_m_1900", 0x01e57db0},
	{"IME3_PROGRAMBUFFER_m_1901", 0x01e57db4},
	{"IME3_PROGRAMBUFFER_m_1902", 0x01e57db8},
	{"IME3_PROGRAMBUFFER_m_1903", 0x01e57dbc},
	{"IME3_PROGRAMBUFFER_m_1904", 0x01e57dc0},
	{"IME3_PROGRAMBUFFER_m_1905", 0x01e57dc4},
	{"IME3_PROGRAMBUFFER_m_1906", 0x01e57dc8},
	{"IME3_PROGRAMBUFFER_m_1907", 0x01e57dcc},
	{"IME3_PROGRAMBUFFER_m_1908", 0x01e57dd0},
	{"IME3_PROGRAMBUFFER_m_1909", 0x01e57dd4},
	{"IME3_PROGRAMBUFFER_m_1910", 0x01e57dd8},
	{"IME3_PROGRAMBUFFER_m_1911", 0x01e57ddc},
	{"IME3_PROGRAMBUFFER_m_1912", 0x01e57de0},
	{"IME3_PROGRAMBUFFER_m_1913", 0x01e57de4},
	{"IME3_PROGRAMBUFFER_m_1914", 0x01e57de8},
	{"IME3_PROGRAMBUFFER_m_1915", 0x01e57dec},
	{"IME3_PROGRAMBUFFER_m_1916", 0x01e57df0},
	{"IME3_PROGRAMBUFFER_m_1917", 0x01e57df4},
	{"IME3_PROGRAMBUFFER_m_1918", 0x01e57df8},
	{"IME3_PROGRAMBUFFER_m_1919", 0x01e57dfc},
	{"IME3_PROGRAMBUFFER_m_1920", 0x01e57e00},
	{"IME3_PROGRAMBUFFER_m_1921", 0x01e57e04},
	{"IME3_PROGRAMBUFFER_m_1922", 0x01e57e08},
	{"IME3_PROGRAMBUFFER_m_1923", 0x01e57e0c},
	{"IME3_PROGRAMBUFFER_m_1924", 0x01e57e10},
	{"IME3_PROGRAMBUFFER_m_1925", 0x01e57e14},
	{"IME3_PROGRAMBUFFER_m_1926", 0x01e57e18},
	{"IME3_PROGRAMBUFFER_m_1927", 0x01e57e1c},
	{"IME3_PROGRAMBUFFER_m_1928", 0x01e57e20},
	{"IME3_PROGRAMBUFFER_m_1929", 0x01e57e24},
	{"IME3_PROGRAMBUFFER_m_1930", 0x01e57e28},
	{"IME3_PROGRAMBUFFER_m_1931", 0x01e57e2c},
	{"IME3_PROGRAMBUFFER_m_1932", 0x01e57e30},
	{"IME3_PROGRAMBUFFER_m_1933", 0x01e57e34},
	{"IME3_PROGRAMBUFFER_m_1934", 0x01e57e38},
	{"IME3_PROGRAMBUFFER_m_1935", 0x01e57e3c},
	{"IME3_PROGRAMBUFFER_m_1936", 0x01e57e40},
	{"IME3_PROGRAMBUFFER_m_1937", 0x01e57e44},
	{"IME3_PROGRAMBUFFER_m_1938", 0x01e57e48},
	{"IME3_PROGRAMBUFFER_m_1939", 0x01e57e4c},
	{"IME3_PROGRAMBUFFER_m_1940", 0x01e57e50},
	{"IME3_PROGRAMBUFFER_m_1941", 0x01e57e54},
	{"IME3_PROGRAMBUFFER_m_1942", 0x01e57e58},
	{"IME3_PROGRAMBUFFER_m_1943", 0x01e57e5c},
	{"IME3_PROGRAMBUFFER_m_1944", 0x01e57e60},
	{"IME3_PROGRAMBUFFER_m_1945", 0x01e57e64},
	{"IME3_PROGRAMBUFFER_m_1946", 0x01e57e68},
	{"IME3_PROGRAMBUFFER_m_1947", 0x01e57e6c},
	{"IME3_PROGRAMBUFFER_m_1948", 0x01e57e70},
	{"IME3_PROGRAMBUFFER_m_1949", 0x01e57e74},
	{"IME3_PROGRAMBUFFER_m_1950", 0x01e57e78},
	{"IME3_PROGRAMBUFFER_m_1951", 0x01e57e7c},
	{"IME3_PROGRAMBUFFER_m_1952", 0x01e57e80},
	{"IME3_PROGRAMBUFFER_m_1953", 0x01e57e84},
	{"IME3_PROGRAMBUFFER_m_1954", 0x01e57e88},
	{"IME3_PROGRAMBUFFER_m_1955", 0x01e57e8c},
	{"IME3_PROGRAMBUFFER_m_1956", 0x01e57e90},
	{"IME3_PROGRAMBUFFER_m_1957", 0x01e57e94},
	{"IME3_PROGRAMBUFFER_m_1958", 0x01e57e98},
	{"IME3_PROGRAMBUFFER_m_1959", 0x01e57e9c},
	{"IME3_PROGRAMBUFFER_m_1960", 0x01e57ea0},
	{"IME3_PROGRAMBUFFER_m_1961", 0x01e57ea4},
	{"IME3_PROGRAMBUFFER_m_1962", 0x01e57ea8},
	{"IME3_PROGRAMBUFFER_m_1963", 0x01e57eac},
	{"IME3_PROGRAMBUFFER_m_1964", 0x01e57eb0},
	{"IME3_PROGRAMBUFFER_m_1965", 0x01e57eb4},
	{"IME3_PROGRAMBUFFER_m_1966", 0x01e57eb8},
	{"IME3_PROGRAMBUFFER_m_1967", 0x01e57ebc},
	{"IME3_PROGRAMBUFFER_m_1968", 0x01e57ec0},
	{"IME3_PROGRAMBUFFER_m_1969", 0x01e57ec4},
	{"IME3_PROGRAMBUFFER_m_1970", 0x01e57ec8},
	{"IME3_PROGRAMBUFFER_m_1971", 0x01e57ecc},
	{"IME3_PROGRAMBUFFER_m_1972", 0x01e57ed0},
	{"IME3_PROGRAMBUFFER_m_1973", 0x01e57ed4},
	{"IME3_PROGRAMBUFFER_m_1974", 0x01e57ed8},
	{"IME3_PROGRAMBUFFER_m_1975", 0x01e57edc},
	{"IME3_PROGRAMBUFFER_m_1976", 0x01e57ee0},
	{"IME3_PROGRAMBUFFER_m_1977", 0x01e57ee4},
	{"IME3_PROGRAMBUFFER_m_1978", 0x01e57ee8},
	{"IME3_PROGRAMBUFFER_m_1979", 0x01e57eec},
	{"IME3_PROGRAMBUFFER_m_1980", 0x01e57ef0},
	{"IME3_PROGRAMBUFFER_m_1981", 0x01e57ef4},
	{"IME3_PROGRAMBUFFER_m_1982", 0x01e57ef8},
	{"IME3_PROGRAMBUFFER_m_1983", 0x01e57efc},
	{"IME3_PROGRAMBUFFER_m_1984", 0x01e57f00},
	{"IME3_PROGRAMBUFFER_m_1985", 0x01e57f04},
	{"IME3_PROGRAMBUFFER_m_1986", 0x01e57f08},
	{"IME3_PROGRAMBUFFER_m_1987", 0x01e57f0c},
	{"IME3_PROGRAMBUFFER_m_1988", 0x01e57f10},
	{"IME3_PROGRAMBUFFER_m_1989", 0x01e57f14},
	{"IME3_PROGRAMBUFFER_m_1990", 0x01e57f18},
	{"IME3_PROGRAMBUFFER_m_1991", 0x01e57f1c},
	{"IME3_PROGRAMBUFFER_m_1992", 0x01e57f20},
	{"IME3_PROGRAMBUFFER_m_1993", 0x01e57f24},
	{"IME3_PROGRAMBUFFER_m_1994", 0x01e57f28},
	{"IME3_PROGRAMBUFFER_m_1995", 0x01e57f2c},
	{"IME3_PROGRAMBUFFER_m_1996", 0x01e57f30},
	{"IME3_PROGRAMBUFFER_m_1997", 0x01e57f34},
	{"IME3_PROGRAMBUFFER_m_1998", 0x01e57f38},
	{"IME3_PROGRAMBUFFER_m_1999", 0x01e57f3c},
	{"IME3_PROGRAMBUFFER_m_2000", 0x01e57f40},
	{"IME3_PROGRAMBUFFER_m_2001", 0x01e57f44},
	{"IME3_PROGRAMBUFFER_m_2002", 0x01e57f48},
	{"IME3_PROGRAMBUFFER_m_2003", 0x01e57f4c},
	{"IME3_PROGRAMBUFFER_m_2004", 0x01e57f50},
	{"IME3_PROGRAMBUFFER_m_2005", 0x01e57f54},
	{"IME3_PROGRAMBUFFER_m_2006", 0x01e57f58},
	{"IME3_PROGRAMBUFFER_m_2007", 0x01e57f5c},
	{"IME3_PROGRAMBUFFER_m_2008", 0x01e57f60},
	{"IME3_PROGRAMBUFFER_m_2009", 0x01e57f64},
	{"IME3_PROGRAMBUFFER_m_2010", 0x01e57f68},
	{"IME3_PROGRAMBUFFER_m_2011", 0x01e57f6c},
	{"IME3_PROGRAMBUFFER_m_2012", 0x01e57f70},
	{"IME3_PROGRAMBUFFER_m_2013", 0x01e57f74},
	{"IME3_PROGRAMBUFFER_m_2014", 0x01e57f78},
	{"IME3_PROGRAMBUFFER_m_2015", 0x01e57f7c},
	{"IME3_PROGRAMBUFFER_m_2016", 0x01e57f80},
	{"IME3_PROGRAMBUFFER_m_2017", 0x01e57f84},
	{"IME3_PROGRAMBUFFER_m_2018", 0x01e57f88},
	{"IME3_PROGRAMBUFFER_m_2019", 0x01e57f8c},
	{"IME3_PROGRAMBUFFER_m_2020", 0x01e57f90},
	{"IME3_PROGRAMBUFFER_m_2021", 0x01e57f94},
	{"IME3_PROGRAMBUFFER_m_2022", 0x01e57f98},
	{"IME3_PROGRAMBUFFER_m_2023", 0x01e57f9c},
	{"IME3_PROGRAMBUFFER_m_2024", 0x01e57fa0},
	{"IME3_PROGRAMBUFFER_m_2025", 0x01e57fa4},
	{"IME3_PROGRAMBUFFER_m_2026", 0x01e57fa8},
	{"IME3_PROGRAMBUFFER_m_2027", 0x01e57fac},
	{"IME3_PROGRAMBUFFER_m_2028", 0x01e57fb0},
	{"IME3_PROGRAMBUFFER_m_2029", 0x01e57fb4},
	{"IME3_PROGRAMBUFFER_m_2030", 0x01e57fb8},
	{"IME3_PROGRAMBUFFER_m_2031", 0x01e57fbc},
	{"IME3_PROGRAMBUFFER_m_2032", 0x01e57fc0},
	{"IME3_PROGRAMBUFFER_m_2033", 0x01e57fc4},
	{"IME3_PROGRAMBUFFER_m_2034", 0x01e57fc8},
	{"IME3_PROGRAMBUFFER_m_2035", 0x01e57fcc},
	{"IME3_PROGRAMBUFFER_m_2036", 0x01e57fd0},
	{"IME3_PROGRAMBUFFER_m_2037", 0x01e57fd4},
	{"IME3_PROGRAMBUFFER_m_2038", 0x01e57fd8},
	{"IME3_PROGRAMBUFFER_m_2039", 0x01e57fdc},
	{"IME3_PROGRAMBUFFER_m_2040", 0x01e57fe0},
	{"IME3_PROGRAMBUFFER_m_2041", 0x01e57fe4},
	{"IME3_PROGRAMBUFFER_m_2042", 0x01e57fe8},
	{"IME3_PROGRAMBUFFER_m_2043", 0x01e57fec},
	{"IME3_PROGRAMBUFFER_m_2044", 0x01e57ff0},
	{"IME3_PROGRAMBUFFER_m_2045", 0x01e57ff4},
	{"IME3_PROGRAMBUFFER_m_2046", 0x01e57ff8},
	{"IME3_PROGRAMBUFFER_m_2047", 0x01e57ffc},
};
void omap4_regdump_ime3_dsp_channel_63(void) {
	pr_info("ime3_dsp_channel_63:\n");
	regdump(regdata_ime3_dsp_channel_63, ARRAY_SIZE(regdata_ime3_dsp_channel_63));
}

const struct reginfo regdata_ime3_l3interconnect[] = {
	{"IME3_REVISION", 0x5a054000},
	{"IME3_SYSCONFIG", 0x5a054010},
	{"IME3_IRQSTATUS_RAW", 0x5a054024},
	{"IME3_IRQSTATUS", 0x5a054028},
	{"IME3_IRQENABLE_SET", 0x5a05402c},
	{"IME3_IRQENABLE_CLR", 0x5a054030},
	{"IME3_MVCT0_3", 0x5a054400},
	{"IME3_MVCT4_7", 0x5a054404},
	{"IME3_MVCT8_11", 0x5a054408},
	{"IME3_MVCT12_14", 0x5a05440c},
	{"IME3_VEC_VAR_HOR_LO", 0x5a054410},
	{"IME3_VEC_VAR_HOR_HI", 0x5a054414},
	{"IME3_VEC_VAR_VER_LO", 0x5a054418},
	{"IME3_VEC_VAR_VER_HI", 0x5a05441c},
	{"IME3_VECABSMEANHOR", 0x5a054420},
	{"IME3_VECABSMEANVER", 0x5a054424},
	{"IME3_CIRCULAR_BUFFER_DESC0", 0x5a054428},
	{"IME3_CIRCULAR_BUFFER_DESC1", 0x5a05442c},
	{"IME3_CPUSTATUSREG", 0x5a054430},
	{"IME3_CYCLECOUNT", 0x5a054434},
	{"IME3_CONDITIONREGISTER", 0x5a054440},
	{"IME3_MINERRORTHRESHOLD", 0x5a05444c},
	{"IME3_CIRCULAR_BUFFER_CURRENT_POSITION0", 0x5a054450},
	{"IME3_CIRCULAR_BUFFER_CURRENT_POSITION1", 0x5a054454},
	{"IME3_VALID_AREA0_TOP_LEFT_COORDINATES", 0x5a054458},
	{"IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES", 0x5a05445c},
	{"IME3_VALID_AREA1_TOP_LEFT_COORDINATES", 0x5a054460},
	{"IME3_VECMEANHOR", 0x5a054468},
	{"IME3_VECMEANVER", 0x5a05446c},
	{"IME3_INTERPOLATION_REFERENCE", 0x5a054470},
	{"IME3_CIRCULAR_BUFFER_SLIDING_POSITION0", 0x5a054474},
	{"IME3_CIRCULAR_BUFFER_SLIDING_POSITION1", 0x5a054478},
	{"IME3_COMMANDREG", 0x5a055ffc},
};
void omap4_regdump_ime3_l3interconnect(void) {
	pr_info("ime3_l3interconnect:\n");
	regdump(regdata_ime3_l3interconnect, ARRAY_SIZE(regdata_ime3_l3interconnect));
	omap4_regdump_ime3_l3interconnect_channel_0();
	omap4_regdump_ime3_l3interconnect_channel_1();
	omap4_regdump_ime3_l3interconnect_channel_2();
	omap4_regdump_ime3_l3interconnect_channel_3();
	omap4_regdump_ime3_l3interconnect_channel_4();
	omap4_regdump_ime3_l3interconnect_channel_5();
	omap4_regdump_ime3_l3interconnect_channel_6();
	omap4_regdump_ime3_l3interconnect_channel_7();
	omap4_regdump_ime3_l3interconnect_channel_8();
	omap4_regdump_ime3_l3interconnect_channel_9();
	omap4_regdump_ime3_l3interconnect_channel_10();
	omap4_regdump_ime3_l3interconnect_channel_11();
	omap4_regdump_ime3_l3interconnect_channel_12();
	omap4_regdump_ime3_l3interconnect_channel_13();
	omap4_regdump_ime3_l3interconnect_channel_14();
	omap4_regdump_ime3_l3interconnect_channel_15();
	omap4_regdump_ime3_l3interconnect_channel_16();
	omap4_regdump_ime3_l3interconnect_channel_17();
	omap4_regdump_ime3_l3interconnect_channel_18();
	omap4_regdump_ime3_l3interconnect_channel_19();
	omap4_regdump_ime3_l3interconnect_channel_20();
	omap4_regdump_ime3_l3interconnect_channel_21();
	omap4_regdump_ime3_l3interconnect_channel_22();
	omap4_regdump_ime3_l3interconnect_channel_23();
	omap4_regdump_ime3_l3interconnect_channel_24();
	omap4_regdump_ime3_l3interconnect_channel_25();
	omap4_regdump_ime3_l3interconnect_channel_26();
	omap4_regdump_ime3_l3interconnect_channel_27();
	omap4_regdump_ime3_l3interconnect_channel_28();
	omap4_regdump_ime3_l3interconnect_channel_29();
	omap4_regdump_ime3_l3interconnect_channel_30();
	omap4_regdump_ime3_l3interconnect_channel_31();
	omap4_regdump_ime3_l3interconnect_channel_32();
	omap4_regdump_ime3_l3interconnect_channel_33();
	omap4_regdump_ime3_l3interconnect_channel_34();
	omap4_regdump_ime3_l3interconnect_channel_35();
	omap4_regdump_ime3_l3interconnect_channel_36();
	omap4_regdump_ime3_l3interconnect_channel_37();
	omap4_regdump_ime3_l3interconnect_channel_38();
	omap4_regdump_ime3_l3interconnect_channel_39();
	omap4_regdump_ime3_l3interconnect_channel_40();
	omap4_regdump_ime3_l3interconnect_channel_41();
	omap4_regdump_ime3_l3interconnect_channel_42();
	omap4_regdump_ime3_l3interconnect_channel_43();
	omap4_regdump_ime3_l3interconnect_channel_44();
	omap4_regdump_ime3_l3interconnect_channel_45();
	omap4_regdump_ime3_l3interconnect_channel_46();
	omap4_regdump_ime3_l3interconnect_channel_47();
	omap4_regdump_ime3_l3interconnect_channel_48();
	omap4_regdump_ime3_l3interconnect_channel_49();
	omap4_regdump_ime3_l3interconnect_channel_50();
	omap4_regdump_ime3_l3interconnect_channel_51();
	omap4_regdump_ime3_l3interconnect_channel_52();
	omap4_regdump_ime3_l3interconnect_channel_53();
	omap4_regdump_ime3_l3interconnect_channel_54();
	omap4_regdump_ime3_l3interconnect_channel_55();
	omap4_regdump_ime3_l3interconnect_channel_56();
	omap4_regdump_ime3_l3interconnect_channel_57();
	omap4_regdump_ime3_l3interconnect_channel_58();
	omap4_regdump_ime3_l3interconnect_channel_59();
	omap4_regdump_ime3_l3interconnect_channel_60();
	omap4_regdump_ime3_l3interconnect_channel_61();
	omap4_regdump_ime3_l3interconnect_channel_62();
	omap4_regdump_ime3_l3interconnect_channel_63();
}

const struct reginfo regdata_ime3_l3interconnect_channel_0[] = {
	{"IME3_BMTABLELSB0_j_0", 0x5a054300},
	{"IME3_BMTABLELSB1_j_0", 0x5a054380},
	{"IME3_BMTABLEMSB0_j_0", 0x5a054304},
	{"IME3_BMTABLEMSB1_j_0", 0x5a054384},
	{"IME3_CURRENTBLOCK_l_0", 0x5a054100},
	{"IME3_ERRTABLELSB_i_0", 0x5a054200},
	{"IME3_ERRTABLEMSB_i_0", 0x5a054204},
	{"IME3_INTERPOL_PARAMETER_STACK_k_0", 0x5a054040},
	{"IME3_PARAMETERSTACK_i_0", 0x5a054080},
	{"IME3_PROGRAMBUFFER_m_0", 0x5a056000},
};
void omap4_regdump_ime3_l3interconnect_channel_0(void) {
	pr_info("ime3_l3interconnect_channel_0:\n");
	regdump(regdata_ime3_l3interconnect_channel_0, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_0));
}

const struct reginfo regdata_ime3_l3interconnect_channel_1[] = {
	{"IME3_BMTABLELSB0_j_1", 0x5a054308},
	{"IME3_BMTABLELSB1_j_1", 0x5a054388},
	{"IME3_BMTABLEMSB0_j_1", 0x5a05430c},
	{"IME3_BMTABLEMSB1_j_1", 0x5a05438c},
	{"IME3_CURRENTBLOCK_l_1", 0x5a054104},
	{"IME3_ERRTABLELSB_i_1", 0x5a054208},
	{"IME3_ERRTABLEMSB_i_1", 0x5a05420c},
	{"IME3_INTERPOL_PARAMETER_STACK_k_1", 0x5a054044},
	{"IME3_PARAMETERSTACK_i_1", 0x5a054084},
	{"IME3_PROGRAMBUFFER_m_1", 0x5a056004},
};
void omap4_regdump_ime3_l3interconnect_channel_1(void) {
	pr_info("ime3_l3interconnect_channel_1:\n");
	regdump(regdata_ime3_l3interconnect_channel_1, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_1));
}

const struct reginfo regdata_ime3_l3interconnect_channel_2[] = {
	{"IME3_BMTABLELSB0_j_2", 0x5a054310},
	{"IME3_BMTABLELSB1_j_2", 0x5a054390},
	{"IME3_BMTABLEMSB0_j_2", 0x5a054314},
	{"IME3_BMTABLEMSB1_j_2", 0x5a054394},
	{"IME3_CURRENTBLOCK_l_2", 0x5a054108},
	{"IME3_ERRTABLELSB_i_2", 0x5a054210},
	{"IME3_ERRTABLEMSB_i_2", 0x5a054214},
	{"IME3_INTERPOL_PARAMETER_STACK_k_2", 0x5a054048},
	{"IME3_PARAMETERSTACK_i_2", 0x5a054088},
	{"IME3_PROGRAMBUFFER_m_2", 0x5a056008},
};
void omap4_regdump_ime3_l3interconnect_channel_2(void) {
	pr_info("ime3_l3interconnect_channel_2:\n");
	regdump(regdata_ime3_l3interconnect_channel_2, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_2));
}

const struct reginfo regdata_ime3_l3interconnect_channel_3[] = {
	{"IME3_BMTABLELSB0_j_3", 0x5a054318},
	{"IME3_BMTABLELSB1_j_3", 0x5a054398},
	{"IME3_BMTABLEMSB0_j_3", 0x5a05431c},
	{"IME3_BMTABLEMSB1_j_3", 0x5a05439c},
	{"IME3_CURRENTBLOCK_l_3", 0x5a05410c},
	{"IME3_ERRTABLELSB_i_3", 0x5a054218},
	{"IME3_ERRTABLEMSB_i_3", 0x5a05421c},
	{"IME3_INTERPOL_PARAMETER_STACK_k_3", 0x5a05404c},
	{"IME3_PARAMETERSTACK_i_3", 0x5a05408c},
	{"IME3_PROGRAMBUFFER_m_3", 0x5a05600c},
};
void omap4_regdump_ime3_l3interconnect_channel_3(void) {
	pr_info("ime3_l3interconnect_channel_3:\n");
	regdump(regdata_ime3_l3interconnect_channel_3, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_3));
}

const struct reginfo regdata_ime3_l3interconnect_channel_4[] = {
	{"IME3_BMTABLELSB0_j_4", 0x5a054320},
	{"IME3_BMTABLELSB1_j_4", 0x5a0543a0},
	{"IME3_BMTABLEMSB0_j_4", 0x5a054324},
	{"IME3_BMTABLEMSB1_j_4", 0x5a0543a4},
	{"IME3_CURRENTBLOCK_l_4", 0x5a054110},
	{"IME3_ERRTABLELSB_i_4", 0x5a054220},
	{"IME3_ERRTABLEMSB_i_4", 0x5a054224},
	{"IME3_PARAMETERSTACK_i_4", 0x5a054090},
	{"IME3_PROGRAMBUFFER_m_4", 0x5a056010},
};
void omap4_regdump_ime3_l3interconnect_channel_4(void) {
	pr_info("ime3_l3interconnect_channel_4:\n");
	regdump(regdata_ime3_l3interconnect_channel_4, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_4));
}

const struct reginfo regdata_ime3_l3interconnect_channel_5[] = {
	{"IME3_BMTABLELSB0_j_5", 0x5a054328},
	{"IME3_BMTABLELSB1_j_5", 0x5a0543a8},
	{"IME3_BMTABLEMSB0_j_5", 0x5a05432c},
	{"IME3_BMTABLEMSB1_j_5", 0x5a0543ac},
	{"IME3_CURRENTBLOCK_l_5", 0x5a054114},
	{"IME3_ERRTABLELSB_i_5", 0x5a054228},
	{"IME3_ERRTABLEMSB_i_5", 0x5a05422c},
	{"IME3_PARAMETERSTACK_i_5", 0x5a054094},
	{"IME3_PROGRAMBUFFER_m_5", 0x5a056014},
};
void omap4_regdump_ime3_l3interconnect_channel_5(void) {
	pr_info("ime3_l3interconnect_channel_5:\n");
	regdump(regdata_ime3_l3interconnect_channel_5, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_5));
}

const struct reginfo regdata_ime3_l3interconnect_channel_6[] = {
	{"IME3_BMTABLELSB0_j_6", 0x5a054330},
	{"IME3_BMTABLELSB1_j_6", 0x5a0543b0},
	{"IME3_BMTABLEMSB0_j_6", 0x5a054334},
	{"IME3_BMTABLEMSB1_j_6", 0x5a0543b4},
	{"IME3_CURRENTBLOCK_l_6", 0x5a054118},
	{"IME3_ERRTABLELSB_i_6", 0x5a054230},
	{"IME3_ERRTABLEMSB_i_6", 0x5a054234},
	{"IME3_PARAMETERSTACK_i_6", 0x5a054098},
	{"IME3_PROGRAMBUFFER_m_6", 0x5a056018},
};
void omap4_regdump_ime3_l3interconnect_channel_6(void) {
	pr_info("ime3_l3interconnect_channel_6:\n");
	regdump(regdata_ime3_l3interconnect_channel_6, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_6));
}

const struct reginfo regdata_ime3_l3interconnect_channel_7[] = {
	{"IME3_BMTABLELSB0_j_7", 0x5a054338},
	{"IME3_BMTABLELSB1_j_7", 0x5a0543b8},
	{"IME3_BMTABLEMSB0_j_7", 0x5a05433c},
	{"IME3_BMTABLEMSB1_j_7", 0x5a0543bc},
	{"IME3_CURRENTBLOCK_l_7", 0x5a05411c},
	{"IME3_ERRTABLELSB_i_7", 0x5a054238},
	{"IME3_ERRTABLEMSB_i_7", 0x5a05423c},
	{"IME3_PARAMETERSTACK_i_7", 0x5a05409c},
	{"IME3_PROGRAMBUFFER_m_7", 0x5a05601c},
};
void omap4_regdump_ime3_l3interconnect_channel_7(void) {
	pr_info("ime3_l3interconnect_channel_7:\n");
	regdump(regdata_ime3_l3interconnect_channel_7, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_7));
}

const struct reginfo regdata_ime3_l3interconnect_channel_8[] = {
	{"IME3_BMTABLELSB0_j_8", 0x5a054340},
	{"IME3_BMTABLELSB1_j_8", 0x5a0543c0},
	{"IME3_BMTABLEMSB0_j_8", 0x5a054344},
	{"IME3_BMTABLEMSB1_j_8", 0x5a0543c4},
	{"IME3_CURRENTBLOCK_l_8", 0x5a054120},
	{"IME3_ERRTABLELSB_i_8", 0x5a054240},
	{"IME3_ERRTABLEMSB_i_8", 0x5a054244},
	{"IME3_PARAMETERSTACK_i_8", 0x5a0540a0},
	{"IME3_PROGRAMBUFFER_m_8", 0x5a056020},
};
void omap4_regdump_ime3_l3interconnect_channel_8(void) {
	pr_info("ime3_l3interconnect_channel_8:\n");
	regdump(regdata_ime3_l3interconnect_channel_8, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_8));
}

const struct reginfo regdata_ime3_l3interconnect_channel_9[] = {
	{"IME3_BMTABLELSB0_j_9", 0x5a054348},
	{"IME3_BMTABLELSB1_j_9", 0x5a0543c8},
	{"IME3_BMTABLEMSB0_j_9", 0x5a05434c},
	{"IME3_BMTABLEMSB1_j_9", 0x5a0543cc},
	{"IME3_CURRENTBLOCK_l_9", 0x5a054124},
	{"IME3_ERRTABLELSB_i_9", 0x5a054248},
	{"IME3_ERRTABLEMSB_i_9", 0x5a05424c},
	{"IME3_PARAMETERSTACK_i_9", 0x5a0540a4},
	{"IME3_PROGRAMBUFFER_m_9", 0x5a056024},
};
void omap4_regdump_ime3_l3interconnect_channel_9(void) {
	pr_info("ime3_l3interconnect_channel_9:\n");
	regdump(regdata_ime3_l3interconnect_channel_9, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_9));
}

const struct reginfo regdata_ime3_l3interconnect_channel_10[] = {
	{"IME3_BMTABLELSB0_j_10", 0x5a054350},
	{"IME3_BMTABLELSB1_j_10", 0x5a0543d0},
	{"IME3_BMTABLEMSB0_j_10", 0x5a054354},
	{"IME3_BMTABLEMSB1_j_10", 0x5a0543d4},
	{"IME3_CURRENTBLOCK_l_10", 0x5a054128},
	{"IME3_ERRTABLELSB_i_10", 0x5a054250},
	{"IME3_ERRTABLEMSB_i_10", 0x5a054254},
	{"IME3_PARAMETERSTACK_i_10", 0x5a0540a8},
	{"IME3_PROGRAMBUFFER_m_10", 0x5a056028},
};
void omap4_regdump_ime3_l3interconnect_channel_10(void) {
	pr_info("ime3_l3interconnect_channel_10:\n");
	regdump(regdata_ime3_l3interconnect_channel_10, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_10));
}

const struct reginfo regdata_ime3_l3interconnect_channel_11[] = {
	{"IME3_BMTABLELSB0_j_11", 0x5a054358},
	{"IME3_BMTABLELSB1_j_11", 0x5a0543d8},
	{"IME3_BMTABLEMSB0_j_11", 0x5a05435c},
	{"IME3_BMTABLEMSB1_j_11", 0x5a0543dc},
	{"IME3_CURRENTBLOCK_l_11", 0x5a05412c},
	{"IME3_ERRTABLELSB_i_11", 0x5a054258},
	{"IME3_ERRTABLEMSB_i_11", 0x5a05425c},
	{"IME3_PARAMETERSTACK_i_11", 0x5a0540ac},
	{"IME3_PROGRAMBUFFER_m_11", 0x5a05602c},
};
void omap4_regdump_ime3_l3interconnect_channel_11(void) {
	pr_info("ime3_l3interconnect_channel_11:\n");
	regdump(regdata_ime3_l3interconnect_channel_11, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_11));
}

const struct reginfo regdata_ime3_l3interconnect_channel_12[] = {
	{"IME3_BMTABLELSB0_j_12", 0x5a054360},
	{"IME3_BMTABLELSB1_j_12", 0x5a0543e0},
	{"IME3_BMTABLEMSB0_j_12", 0x5a054364},
	{"IME3_BMTABLEMSB1_j_12", 0x5a0543e4},
	{"IME3_CURRENTBLOCK_l_12", 0x5a054130},
	{"IME3_ERRTABLELSB_i_12", 0x5a054260},
	{"IME3_ERRTABLEMSB_i_12", 0x5a054264},
	{"IME3_PARAMETERSTACK_i_12", 0x5a0540b0},
	{"IME3_PROGRAMBUFFER_m_12", 0x5a056030},
};
void omap4_regdump_ime3_l3interconnect_channel_12(void) {
	pr_info("ime3_l3interconnect_channel_12:\n");
	regdump(regdata_ime3_l3interconnect_channel_12, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_12));
}

const struct reginfo regdata_ime3_l3interconnect_channel_13[] = {
	{"IME3_BMTABLELSB0_j_13", 0x5a054368},
	{"IME3_BMTABLELSB1_j_13", 0x5a0543e8},
	{"IME3_BMTABLEMSB0_j_13", 0x5a05436c},
	{"IME3_BMTABLEMSB1_j_13", 0x5a0543ec},
	{"IME3_CURRENTBLOCK_l_13", 0x5a054134},
	{"IME3_ERRTABLELSB_i_13", 0x5a054268},
	{"IME3_ERRTABLEMSB_i_13", 0x5a05426c},
	{"IME3_PARAMETERSTACK_i_13", 0x5a0540b4},
	{"IME3_PROGRAMBUFFER_m_13", 0x5a056034},
};
void omap4_regdump_ime3_l3interconnect_channel_13(void) {
	pr_info("ime3_l3interconnect_channel_13:\n");
	regdump(regdata_ime3_l3interconnect_channel_13, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_13));
}

const struct reginfo regdata_ime3_l3interconnect_channel_14[] = {
	{"IME3_BMTABLELSB0_j_14", 0x5a054370},
	{"IME3_BMTABLELSB1_j_14", 0x5a0543f0},
	{"IME3_BMTABLEMSB0_j_14", 0x5a054374},
	{"IME3_BMTABLEMSB1_j_14", 0x5a0543f4},
	{"IME3_CURRENTBLOCK_l_14", 0x5a054138},
	{"IME3_ERRTABLELSB_i_14", 0x5a054270},
	{"IME3_ERRTABLEMSB_i_14", 0x5a054274},
	{"IME3_PARAMETERSTACK_i_14", 0x5a0540b8},
	{"IME3_PROGRAMBUFFER_m_14", 0x5a056038},
};
void omap4_regdump_ime3_l3interconnect_channel_14(void) {
	pr_info("ime3_l3interconnect_channel_14:\n");
	regdump(regdata_ime3_l3interconnect_channel_14, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_14));
}

const struct reginfo regdata_ime3_l3interconnect_channel_15[] = {
	{"IME3_BMTABLELSB0_j_15", 0x5a054378},
	{"IME3_BMTABLELSB1_j_15", 0x5a0543f8},
	{"IME3_BMTABLEMSB0_j_15", 0x5a05437c},
	{"IME3_BMTABLEMSB1_j_15", 0x5a0543fc},
	{"IME3_CURRENTBLOCK_l_15", 0x5a05413c},
	{"IME3_ERRTABLELSB_i_15", 0x5a054278},
	{"IME3_ERRTABLEMSB_i_15", 0x5a05427c},
	{"IME3_PARAMETERSTACK_i_15", 0x5a0540bc},
	{"IME3_PROGRAMBUFFER_m_15", 0x5a05603c},
};
void omap4_regdump_ime3_l3interconnect_channel_15(void) {
	pr_info("ime3_l3interconnect_channel_15:\n");
	regdump(regdata_ime3_l3interconnect_channel_15, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_15));
}

const struct reginfo regdata_ime3_l3interconnect_channel_16[] = {
	{"IME3_CURRENTBLOCK_l_16", 0x5a054140},
	{"IME3_ERRTABLELSB_i_16", 0x5a054280},
	{"IME3_ERRTABLEMSB_i_16", 0x5a054284},
	{"IME3_PARAMETERSTACK_i_16", 0x5a0540c0},
	{"IME3_PROGRAMBUFFER_m_16", 0x5a056040},
};
void omap4_regdump_ime3_l3interconnect_channel_16(void) {
	pr_info("ime3_l3interconnect_channel_16:\n");
	regdump(regdata_ime3_l3interconnect_channel_16, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_16));
}

const struct reginfo regdata_ime3_l3interconnect_channel_17[] = {
	{"IME3_CURRENTBLOCK_l_17", 0x5a054144},
	{"IME3_ERRTABLELSB_i_17", 0x5a054288},
	{"IME3_ERRTABLEMSB_i_17", 0x5a05428c},
	{"IME3_PARAMETERSTACK_i_17", 0x5a0540c4},
	{"IME3_PROGRAMBUFFER_m_17", 0x5a056044},
};
void omap4_regdump_ime3_l3interconnect_channel_17(void) {
	pr_info("ime3_l3interconnect_channel_17:\n");
	regdump(regdata_ime3_l3interconnect_channel_17, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_17));
}

const struct reginfo regdata_ime3_l3interconnect_channel_18[] = {
	{"IME3_CURRENTBLOCK_l_18", 0x5a054148},
	{"IME3_ERRTABLELSB_i_18", 0x5a054290},
	{"IME3_ERRTABLEMSB_i_18", 0x5a054294},
	{"IME3_PARAMETERSTACK_i_18", 0x5a0540c8},
	{"IME3_PROGRAMBUFFER_m_18", 0x5a056048},
};
void omap4_regdump_ime3_l3interconnect_channel_18(void) {
	pr_info("ime3_l3interconnect_channel_18:\n");
	regdump(regdata_ime3_l3interconnect_channel_18, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_18));
}

const struct reginfo regdata_ime3_l3interconnect_channel_19[] = {
	{"IME3_CURRENTBLOCK_l_19", 0x5a05414c},
	{"IME3_ERRTABLELSB_i_19", 0x5a054298},
	{"IME3_ERRTABLEMSB_i_19", 0x5a05429c},
	{"IME3_PARAMETERSTACK_i_19", 0x5a0540cc},
	{"IME3_PROGRAMBUFFER_m_19", 0x5a05604c},
};
void omap4_regdump_ime3_l3interconnect_channel_19(void) {
	pr_info("ime3_l3interconnect_channel_19:\n");
	regdump(regdata_ime3_l3interconnect_channel_19, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_19));
}

const struct reginfo regdata_ime3_l3interconnect_channel_20[] = {
	{"IME3_CURRENTBLOCK_l_20", 0x5a054150},
	{"IME3_ERRTABLELSB_i_20", 0x5a0542a0},
	{"IME3_ERRTABLEMSB_i_20", 0x5a0542a4},
	{"IME3_PARAMETERSTACK_i_20", 0x5a0540d0},
	{"IME3_PROGRAMBUFFER_m_20", 0x5a056050},
};
void omap4_regdump_ime3_l3interconnect_channel_20(void) {
	pr_info("ime3_l3interconnect_channel_20:\n");
	regdump(regdata_ime3_l3interconnect_channel_20, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_20));
}

const struct reginfo regdata_ime3_l3interconnect_channel_21[] = {
	{"IME3_CURRENTBLOCK_l_21", 0x5a054154},
	{"IME3_ERRTABLELSB_i_21", 0x5a0542a8},
	{"IME3_ERRTABLEMSB_i_21", 0x5a0542ac},
	{"IME3_PARAMETERSTACK_i_21", 0x5a0540d4},
	{"IME3_PROGRAMBUFFER_m_21", 0x5a056054},
};
void omap4_regdump_ime3_l3interconnect_channel_21(void) {
	pr_info("ime3_l3interconnect_channel_21:\n");
	regdump(regdata_ime3_l3interconnect_channel_21, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_21));
}

const struct reginfo regdata_ime3_l3interconnect_channel_22[] = {
	{"IME3_CURRENTBLOCK_l_22", 0x5a054158},
	{"IME3_ERRTABLELSB_i_22", 0x5a0542b0},
	{"IME3_ERRTABLEMSB_i_22", 0x5a0542b4},
	{"IME3_PARAMETERSTACK_i_22", 0x5a0540d8},
	{"IME3_PROGRAMBUFFER_m_22", 0x5a056058},
};
void omap4_regdump_ime3_l3interconnect_channel_22(void) {
	pr_info("ime3_l3interconnect_channel_22:\n");
	regdump(regdata_ime3_l3interconnect_channel_22, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_22));
}

const struct reginfo regdata_ime3_l3interconnect_channel_23[] = {
	{"IME3_CURRENTBLOCK_l_23", 0x5a05415c},
	{"IME3_ERRTABLELSB_i_23", 0x5a0542b8},
	{"IME3_ERRTABLEMSB_i_23", 0x5a0542bc},
	{"IME3_PARAMETERSTACK_i_23", 0x5a0540dc},
	{"IME3_PROGRAMBUFFER_m_23", 0x5a05605c},
};
void omap4_regdump_ime3_l3interconnect_channel_23(void) {
	pr_info("ime3_l3interconnect_channel_23:\n");
	regdump(regdata_ime3_l3interconnect_channel_23, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_23));
}

const struct reginfo regdata_ime3_l3interconnect_channel_24[] = {
	{"IME3_CURRENTBLOCK_l_24", 0x5a054160},
	{"IME3_ERRTABLELSB_i_24", 0x5a0542c0},
	{"IME3_ERRTABLEMSB_i_24", 0x5a0542c4},
	{"IME3_PARAMETERSTACK_i_24", 0x5a0540e0},
	{"IME3_PROGRAMBUFFER_m_24", 0x5a056060},
};
void omap4_regdump_ime3_l3interconnect_channel_24(void) {
	pr_info("ime3_l3interconnect_channel_24:\n");
	regdump(regdata_ime3_l3interconnect_channel_24, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_24));
}

const struct reginfo regdata_ime3_l3interconnect_channel_25[] = {
	{"IME3_CURRENTBLOCK_l_25", 0x5a054164},
	{"IME3_ERRTABLELSB_i_25", 0x5a0542c8},
	{"IME3_ERRTABLEMSB_i_25", 0x5a0542cc},
	{"IME3_PARAMETERSTACK_i_25", 0x5a0540e4},
	{"IME3_PROGRAMBUFFER_m_25", 0x5a056064},
};
void omap4_regdump_ime3_l3interconnect_channel_25(void) {
	pr_info("ime3_l3interconnect_channel_25:\n");
	regdump(regdata_ime3_l3interconnect_channel_25, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_25));
}

const struct reginfo regdata_ime3_l3interconnect_channel_26[] = {
	{"IME3_CURRENTBLOCK_l_26", 0x5a054168},
	{"IME3_ERRTABLELSB_i_26", 0x5a0542d0},
	{"IME3_ERRTABLEMSB_i_26", 0x5a0542d4},
	{"IME3_PARAMETERSTACK_i_26", 0x5a0540e8},
	{"IME3_PROGRAMBUFFER_m_26", 0x5a056068},
};
void omap4_regdump_ime3_l3interconnect_channel_26(void) {
	pr_info("ime3_l3interconnect_channel_26:\n");
	regdump(regdata_ime3_l3interconnect_channel_26, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_26));
}

const struct reginfo regdata_ime3_l3interconnect_channel_27[] = {
	{"IME3_CURRENTBLOCK_l_27", 0x5a05416c},
	{"IME3_ERRTABLELSB_i_27", 0x5a0542d8},
	{"IME3_ERRTABLEMSB_i_27", 0x5a0542dc},
	{"IME3_PARAMETERSTACK_i_27", 0x5a0540ec},
	{"IME3_PROGRAMBUFFER_m_27", 0x5a05606c},
};
void omap4_regdump_ime3_l3interconnect_channel_27(void) {
	pr_info("ime3_l3interconnect_channel_27:\n");
	regdump(regdata_ime3_l3interconnect_channel_27, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_27));
}

const struct reginfo regdata_ime3_l3interconnect_channel_28[] = {
	{"IME3_CURRENTBLOCK_l_28", 0x5a054170},
	{"IME3_ERRTABLELSB_i_28", 0x5a0542e0},
	{"IME3_ERRTABLEMSB_i_28", 0x5a0542e4},
	{"IME3_PARAMETERSTACK_i_28", 0x5a0540f0},
	{"IME3_PROGRAMBUFFER_m_28", 0x5a056070},
};
void omap4_regdump_ime3_l3interconnect_channel_28(void) {
	pr_info("ime3_l3interconnect_channel_28:\n");
	regdump(regdata_ime3_l3interconnect_channel_28, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_28));
}

const struct reginfo regdata_ime3_l3interconnect_channel_29[] = {
	{"IME3_CURRENTBLOCK_l_29", 0x5a054174},
	{"IME3_ERRTABLELSB_i_29", 0x5a0542e8},
	{"IME3_ERRTABLEMSB_i_29", 0x5a0542ec},
	{"IME3_PARAMETERSTACK_i_29", 0x5a0540f4},
	{"IME3_PROGRAMBUFFER_m_29", 0x5a056074},
};
void omap4_regdump_ime3_l3interconnect_channel_29(void) {
	pr_info("ime3_l3interconnect_channel_29:\n");
	regdump(regdata_ime3_l3interconnect_channel_29, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_29));
}

const struct reginfo regdata_ime3_l3interconnect_channel_30[] = {
	{"IME3_CURRENTBLOCK_l_30", 0x5a054178},
	{"IME3_ERRTABLELSB_i_30", 0x5a0542f0},
	{"IME3_ERRTABLEMSB_i_30", 0x5a0542f4},
	{"IME3_PARAMETERSTACK_i_30", 0x5a0540f8},
	{"IME3_PROGRAMBUFFER_m_30", 0x5a056078},
};
void omap4_regdump_ime3_l3interconnect_channel_30(void) {
	pr_info("ime3_l3interconnect_channel_30:\n");
	regdump(regdata_ime3_l3interconnect_channel_30, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_30));
}

const struct reginfo regdata_ime3_l3interconnect_channel_31[] = {
	{"IME3_CURRENTBLOCK_l_31", 0x5a05417c},
	{"IME3_ERRTABLELSB_i_31", 0x5a0542f8},
	{"IME3_ERRTABLEMSB_i_31", 0x5a0542fc},
	{"IME3_PARAMETERSTACK_i_31", 0x5a0540fc},
	{"IME3_PROGRAMBUFFER_m_31", 0x5a05607c},
};
void omap4_regdump_ime3_l3interconnect_channel_31(void) {
	pr_info("ime3_l3interconnect_channel_31:\n");
	regdump(regdata_ime3_l3interconnect_channel_31, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_31));
}

const struct reginfo regdata_ime3_l3interconnect_channel_32[] = {
	{"IME3_CURRENTBLOCK_l_32", 0x5a054180},
	{"IME3_PROGRAMBUFFER_m_32", 0x5a056080},
};
void omap4_regdump_ime3_l3interconnect_channel_32(void) {
	pr_info("ime3_l3interconnect_channel_32:\n");
	regdump(regdata_ime3_l3interconnect_channel_32, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_32));
}

const struct reginfo regdata_ime3_l3interconnect_channel_33[] = {
	{"IME3_CURRENTBLOCK_l_33", 0x5a054184},
	{"IME3_PROGRAMBUFFER_m_33", 0x5a056084},
};
void omap4_regdump_ime3_l3interconnect_channel_33(void) {
	pr_info("ime3_l3interconnect_channel_33:\n");
	regdump(regdata_ime3_l3interconnect_channel_33, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_33));
}

const struct reginfo regdata_ime3_l3interconnect_channel_34[] = {
	{"IME3_CURRENTBLOCK_l_34", 0x5a054188},
	{"IME3_PROGRAMBUFFER_m_34", 0x5a056088},
};
void omap4_regdump_ime3_l3interconnect_channel_34(void) {
	pr_info("ime3_l3interconnect_channel_34:\n");
	regdump(regdata_ime3_l3interconnect_channel_34, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_34));
}

const struct reginfo regdata_ime3_l3interconnect_channel_35[] = {
	{"IME3_CURRENTBLOCK_l_35", 0x5a05418c},
	{"IME3_PROGRAMBUFFER_m_35", 0x5a05608c},
};
void omap4_regdump_ime3_l3interconnect_channel_35(void) {
	pr_info("ime3_l3interconnect_channel_35:\n");
	regdump(regdata_ime3_l3interconnect_channel_35, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_35));
}

const struct reginfo regdata_ime3_l3interconnect_channel_36[] = {
	{"IME3_CURRENTBLOCK_l_36", 0x5a054190},
	{"IME3_PROGRAMBUFFER_m_36", 0x5a056090},
};
void omap4_regdump_ime3_l3interconnect_channel_36(void) {
	pr_info("ime3_l3interconnect_channel_36:\n");
	regdump(regdata_ime3_l3interconnect_channel_36, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_36));
}

const struct reginfo regdata_ime3_l3interconnect_channel_37[] = {
	{"IME3_CURRENTBLOCK_l_37", 0x5a054194},
	{"IME3_PROGRAMBUFFER_m_37", 0x5a056094},
};
void omap4_regdump_ime3_l3interconnect_channel_37(void) {
	pr_info("ime3_l3interconnect_channel_37:\n");
	regdump(regdata_ime3_l3interconnect_channel_37, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_37));
}

const struct reginfo regdata_ime3_l3interconnect_channel_38[] = {
	{"IME3_CURRENTBLOCK_l_38", 0x5a054198},
	{"IME3_PROGRAMBUFFER_m_38", 0x5a056098},
};
void omap4_regdump_ime3_l3interconnect_channel_38(void) {
	pr_info("ime3_l3interconnect_channel_38:\n");
	regdump(regdata_ime3_l3interconnect_channel_38, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_38));
}

const struct reginfo regdata_ime3_l3interconnect_channel_39[] = {
	{"IME3_CURRENTBLOCK_l_39", 0x5a05419c},
	{"IME3_PROGRAMBUFFER_m_39", 0x5a05609c},
};
void omap4_regdump_ime3_l3interconnect_channel_39(void) {
	pr_info("ime3_l3interconnect_channel_39:\n");
	regdump(regdata_ime3_l3interconnect_channel_39, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_39));
}

const struct reginfo regdata_ime3_l3interconnect_channel_40[] = {
	{"IME3_CURRENTBLOCK_l_40", 0x5a0541a0},
	{"IME3_PROGRAMBUFFER_m_40", 0x5a0560a0},
};
void omap4_regdump_ime3_l3interconnect_channel_40(void) {
	pr_info("ime3_l3interconnect_channel_40:\n");
	regdump(regdata_ime3_l3interconnect_channel_40, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_40));
}

const struct reginfo regdata_ime3_l3interconnect_channel_41[] = {
	{"IME3_CURRENTBLOCK_l_41", 0x5a0541a4},
	{"IME3_PROGRAMBUFFER_m_41", 0x5a0560a4},
};
void omap4_regdump_ime3_l3interconnect_channel_41(void) {
	pr_info("ime3_l3interconnect_channel_41:\n");
	regdump(regdata_ime3_l3interconnect_channel_41, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_41));
}

const struct reginfo regdata_ime3_l3interconnect_channel_42[] = {
	{"IME3_CURRENTBLOCK_l_42", 0x5a0541a8},
	{"IME3_PROGRAMBUFFER_m_42", 0x5a0560a8},
};
void omap4_regdump_ime3_l3interconnect_channel_42(void) {
	pr_info("ime3_l3interconnect_channel_42:\n");
	regdump(regdata_ime3_l3interconnect_channel_42, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_42));
}

const struct reginfo regdata_ime3_l3interconnect_channel_43[] = {
	{"IME3_CURRENTBLOCK_l_43", 0x5a0541ac},
	{"IME3_PROGRAMBUFFER_m_43", 0x5a0560ac},
};
void omap4_regdump_ime3_l3interconnect_channel_43(void) {
	pr_info("ime3_l3interconnect_channel_43:\n");
	regdump(regdata_ime3_l3interconnect_channel_43, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_43));
}

const struct reginfo regdata_ime3_l3interconnect_channel_44[] = {
	{"IME3_CURRENTBLOCK_l_44", 0x5a0541b0},
	{"IME3_PROGRAMBUFFER_m_44", 0x5a0560b0},
};
void omap4_regdump_ime3_l3interconnect_channel_44(void) {
	pr_info("ime3_l3interconnect_channel_44:\n");
	regdump(regdata_ime3_l3interconnect_channel_44, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_44));
}

const struct reginfo regdata_ime3_l3interconnect_channel_45[] = {
	{"IME3_CURRENTBLOCK_l_45", 0x5a0541b4},
	{"IME3_PROGRAMBUFFER_m_45", 0x5a0560b4},
};
void omap4_regdump_ime3_l3interconnect_channel_45(void) {
	pr_info("ime3_l3interconnect_channel_45:\n");
	regdump(regdata_ime3_l3interconnect_channel_45, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_45));
}

const struct reginfo regdata_ime3_l3interconnect_channel_46[] = {
	{"IME3_CURRENTBLOCK_l_46", 0x5a0541b8},
	{"IME3_PROGRAMBUFFER_m_46", 0x5a0560b8},
};
void omap4_regdump_ime3_l3interconnect_channel_46(void) {
	pr_info("ime3_l3interconnect_channel_46:\n");
	regdump(regdata_ime3_l3interconnect_channel_46, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_46));
}

const struct reginfo regdata_ime3_l3interconnect_channel_47[] = {
	{"IME3_CURRENTBLOCK_l_47", 0x5a0541bc},
	{"IME3_PROGRAMBUFFER_m_47", 0x5a0560bc},
};
void omap4_regdump_ime3_l3interconnect_channel_47(void) {
	pr_info("ime3_l3interconnect_channel_47:\n");
	regdump(regdata_ime3_l3interconnect_channel_47, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_47));
}

const struct reginfo regdata_ime3_l3interconnect_channel_48[] = {
	{"IME3_CURRENTBLOCK_l_48", 0x5a0541c0},
	{"IME3_PROGRAMBUFFER_m_48", 0x5a0560c0},
};
void omap4_regdump_ime3_l3interconnect_channel_48(void) {
	pr_info("ime3_l3interconnect_channel_48:\n");
	regdump(regdata_ime3_l3interconnect_channel_48, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_48));
}

const struct reginfo regdata_ime3_l3interconnect_channel_49[] = {
	{"IME3_CURRENTBLOCK_l_49", 0x5a0541c4},
	{"IME3_PROGRAMBUFFER_m_49", 0x5a0560c4},
};
void omap4_regdump_ime3_l3interconnect_channel_49(void) {
	pr_info("ime3_l3interconnect_channel_49:\n");
	regdump(regdata_ime3_l3interconnect_channel_49, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_49));
}

const struct reginfo regdata_ime3_l3interconnect_channel_50[] = {
	{"IME3_CURRENTBLOCK_l_50", 0x5a0541c8},
	{"IME3_PROGRAMBUFFER_m_50", 0x5a0560c8},
};
void omap4_regdump_ime3_l3interconnect_channel_50(void) {
	pr_info("ime3_l3interconnect_channel_50:\n");
	regdump(regdata_ime3_l3interconnect_channel_50, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_50));
}

const struct reginfo regdata_ime3_l3interconnect_channel_51[] = {
	{"IME3_CURRENTBLOCK_l_51", 0x5a0541cc},
	{"IME3_PROGRAMBUFFER_m_51", 0x5a0560cc},
};
void omap4_regdump_ime3_l3interconnect_channel_51(void) {
	pr_info("ime3_l3interconnect_channel_51:\n");
	regdump(regdata_ime3_l3interconnect_channel_51, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_51));
}

const struct reginfo regdata_ime3_l3interconnect_channel_52[] = {
	{"IME3_CURRENTBLOCK_l_52", 0x5a0541d0},
	{"IME3_PROGRAMBUFFER_m_52", 0x5a0560d0},
};
void omap4_regdump_ime3_l3interconnect_channel_52(void) {
	pr_info("ime3_l3interconnect_channel_52:\n");
	regdump(regdata_ime3_l3interconnect_channel_52, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_52));
}

const struct reginfo regdata_ime3_l3interconnect_channel_53[] = {
	{"IME3_CURRENTBLOCK_l_53", 0x5a0541d4},
	{"IME3_PROGRAMBUFFER_m_53", 0x5a0560d4},
};
void omap4_regdump_ime3_l3interconnect_channel_53(void) {
	pr_info("ime3_l3interconnect_channel_53:\n");
	regdump(regdata_ime3_l3interconnect_channel_53, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_53));
}

const struct reginfo regdata_ime3_l3interconnect_channel_54[] = {
	{"IME3_CURRENTBLOCK_l_54", 0x5a0541d8},
	{"IME3_PROGRAMBUFFER_m_54", 0x5a0560d8},
};
void omap4_regdump_ime3_l3interconnect_channel_54(void) {
	pr_info("ime3_l3interconnect_channel_54:\n");
	regdump(regdata_ime3_l3interconnect_channel_54, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_54));
}

const struct reginfo regdata_ime3_l3interconnect_channel_55[] = {
	{"IME3_CURRENTBLOCK_l_55", 0x5a0541dc},
	{"IME3_PROGRAMBUFFER_m_55", 0x5a0560dc},
};
void omap4_regdump_ime3_l3interconnect_channel_55(void) {
	pr_info("ime3_l3interconnect_channel_55:\n");
	regdump(regdata_ime3_l3interconnect_channel_55, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_55));
}

const struct reginfo regdata_ime3_l3interconnect_channel_56[] = {
	{"IME3_CURRENTBLOCK_l_56", 0x5a0541e0},
	{"IME3_PROGRAMBUFFER_m_56", 0x5a0560e0},
};
void omap4_regdump_ime3_l3interconnect_channel_56(void) {
	pr_info("ime3_l3interconnect_channel_56:\n");
	regdump(regdata_ime3_l3interconnect_channel_56, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_56));
}

const struct reginfo regdata_ime3_l3interconnect_channel_57[] = {
	{"IME3_CURRENTBLOCK_l_57", 0x5a0541e4},
	{"IME3_PROGRAMBUFFER_m_57", 0x5a0560e4},
};
void omap4_regdump_ime3_l3interconnect_channel_57(void) {
	pr_info("ime3_l3interconnect_channel_57:\n");
	regdump(regdata_ime3_l3interconnect_channel_57, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_57));
}

const struct reginfo regdata_ime3_l3interconnect_channel_58[] = {
	{"IME3_CURRENTBLOCK_l_58", 0x5a0541e8},
	{"IME3_PROGRAMBUFFER_m_58", 0x5a0560e8},
};
void omap4_regdump_ime3_l3interconnect_channel_58(void) {
	pr_info("ime3_l3interconnect_channel_58:\n");
	regdump(regdata_ime3_l3interconnect_channel_58, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_58));
}

const struct reginfo regdata_ime3_l3interconnect_channel_59[] = {
	{"IME3_CURRENTBLOCK_l_59", 0x5a0541ec},
	{"IME3_PROGRAMBUFFER_m_59", 0x5a0560ec},
};
void omap4_regdump_ime3_l3interconnect_channel_59(void) {
	pr_info("ime3_l3interconnect_channel_59:\n");
	regdump(regdata_ime3_l3interconnect_channel_59, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_59));
}

const struct reginfo regdata_ime3_l3interconnect_channel_60[] = {
	{"IME3_CURRENTBLOCK_l_60", 0x5a0541f0},
	{"IME3_PROGRAMBUFFER_m_60", 0x5a0560f0},
};
void omap4_regdump_ime3_l3interconnect_channel_60(void) {
	pr_info("ime3_l3interconnect_channel_60:\n");
	regdump(regdata_ime3_l3interconnect_channel_60, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_60));
}

const struct reginfo regdata_ime3_l3interconnect_channel_61[] = {
	{"IME3_CURRENTBLOCK_l_61", 0x5a0541f4},
	{"IME3_PROGRAMBUFFER_m_61", 0x5a0560f4},
};
void omap4_regdump_ime3_l3interconnect_channel_61(void) {
	pr_info("ime3_l3interconnect_channel_61:\n");
	regdump(regdata_ime3_l3interconnect_channel_61, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_61));
}

const struct reginfo regdata_ime3_l3interconnect_channel_62[] = {
	{"IME3_CURRENTBLOCK_l_62", 0x5a0541f8},
	{"IME3_PROGRAMBUFFER_m_62", 0x5a0560f8},
};
void omap4_regdump_ime3_l3interconnect_channel_62(void) {
	pr_info("ime3_l3interconnect_channel_62:\n");
	regdump(regdata_ime3_l3interconnect_channel_62, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_62));
}

const struct reginfo regdata_ime3_l3interconnect_channel_63[] = {
	{"IME3_CURRENTBLOCK_l_63", 0x5a0541fc},
	{"IME3_PROGRAMBUFFER_m_63", 0x5a0560fc},
	{"IME3_PROGRAMBUFFER_m_64", 0x5a056100},
	{"IME3_PROGRAMBUFFER_m_65", 0x5a056104},
	{"IME3_PROGRAMBUFFER_m_66", 0x5a056108},
	{"IME3_PROGRAMBUFFER_m_67", 0x5a05610c},
	{"IME3_PROGRAMBUFFER_m_68", 0x5a056110},
	{"IME3_PROGRAMBUFFER_m_69", 0x5a056114},
	{"IME3_PROGRAMBUFFER_m_70", 0x5a056118},
	{"IME3_PROGRAMBUFFER_m_71", 0x5a05611c},
	{"IME3_PROGRAMBUFFER_m_72", 0x5a056120},
	{"IME3_PROGRAMBUFFER_m_73", 0x5a056124},
	{"IME3_PROGRAMBUFFER_m_74", 0x5a056128},
	{"IME3_PROGRAMBUFFER_m_75", 0x5a05612c},
	{"IME3_PROGRAMBUFFER_m_76", 0x5a056130},
	{"IME3_PROGRAMBUFFER_m_77", 0x5a056134},
	{"IME3_PROGRAMBUFFER_m_78", 0x5a056138},
	{"IME3_PROGRAMBUFFER_m_79", 0x5a05613c},
	{"IME3_PROGRAMBUFFER_m_80", 0x5a056140},
	{"IME3_PROGRAMBUFFER_m_81", 0x5a056144},
	{"IME3_PROGRAMBUFFER_m_82", 0x5a056148},
	{"IME3_PROGRAMBUFFER_m_83", 0x5a05614c},
	{"IME3_PROGRAMBUFFER_m_84", 0x5a056150},
	{"IME3_PROGRAMBUFFER_m_85", 0x5a056154},
	{"IME3_PROGRAMBUFFER_m_86", 0x5a056158},
	{"IME3_PROGRAMBUFFER_m_87", 0x5a05615c},
	{"IME3_PROGRAMBUFFER_m_88", 0x5a056160},
	{"IME3_PROGRAMBUFFER_m_89", 0x5a056164},
	{"IME3_PROGRAMBUFFER_m_90", 0x5a056168},
	{"IME3_PROGRAMBUFFER_m_91", 0x5a05616c},
	{"IME3_PROGRAMBUFFER_m_92", 0x5a056170},
	{"IME3_PROGRAMBUFFER_m_93", 0x5a056174},
	{"IME3_PROGRAMBUFFER_m_94", 0x5a056178},
	{"IME3_PROGRAMBUFFER_m_95", 0x5a05617c},
	{"IME3_PROGRAMBUFFER_m_96", 0x5a056180},
	{"IME3_PROGRAMBUFFER_m_97", 0x5a056184},
	{"IME3_PROGRAMBUFFER_m_98", 0x5a056188},
	{"IME3_PROGRAMBUFFER_m_99", 0x5a05618c},
	{"IME3_PROGRAMBUFFER_m_100", 0x5a056190},
	{"IME3_PROGRAMBUFFER_m_101", 0x5a056194},
	{"IME3_PROGRAMBUFFER_m_102", 0x5a056198},
	{"IME3_PROGRAMBUFFER_m_103", 0x5a05619c},
	{"IME3_PROGRAMBUFFER_m_104", 0x5a0561a0},
	{"IME3_PROGRAMBUFFER_m_105", 0x5a0561a4},
	{"IME3_PROGRAMBUFFER_m_106", 0x5a0561a8},
	{"IME3_PROGRAMBUFFER_m_107", 0x5a0561ac},
	{"IME3_PROGRAMBUFFER_m_108", 0x5a0561b0},
	{"IME3_PROGRAMBUFFER_m_109", 0x5a0561b4},
	{"IME3_PROGRAMBUFFER_m_110", 0x5a0561b8},
	{"IME3_PROGRAMBUFFER_m_111", 0x5a0561bc},
	{"IME3_PROGRAMBUFFER_m_112", 0x5a0561c0},
	{"IME3_PROGRAMBUFFER_m_113", 0x5a0561c4},
	{"IME3_PROGRAMBUFFER_m_114", 0x5a0561c8},
	{"IME3_PROGRAMBUFFER_m_115", 0x5a0561cc},
	{"IME3_PROGRAMBUFFER_m_116", 0x5a0561d0},
	{"IME3_PROGRAMBUFFER_m_117", 0x5a0561d4},
	{"IME3_PROGRAMBUFFER_m_118", 0x5a0561d8},
	{"IME3_PROGRAMBUFFER_m_119", 0x5a0561dc},
	{"IME3_PROGRAMBUFFER_m_120", 0x5a0561e0},
	{"IME3_PROGRAMBUFFER_m_121", 0x5a0561e4},
	{"IME3_PROGRAMBUFFER_m_122", 0x5a0561e8},
	{"IME3_PROGRAMBUFFER_m_123", 0x5a0561ec},
	{"IME3_PROGRAMBUFFER_m_124", 0x5a0561f0},
	{"IME3_PROGRAMBUFFER_m_125", 0x5a0561f4},
	{"IME3_PROGRAMBUFFER_m_126", 0x5a0561f8},
	{"IME3_PROGRAMBUFFER_m_127", 0x5a0561fc},
	{"IME3_PROGRAMBUFFER_m_128", 0x5a056200},
	{"IME3_PROGRAMBUFFER_m_129", 0x5a056204},
	{"IME3_PROGRAMBUFFER_m_130", 0x5a056208},
	{"IME3_PROGRAMBUFFER_m_131", 0x5a05620c},
	{"IME3_PROGRAMBUFFER_m_132", 0x5a056210},
	{"IME3_PROGRAMBUFFER_m_133", 0x5a056214},
	{"IME3_PROGRAMBUFFER_m_134", 0x5a056218},
	{"IME3_PROGRAMBUFFER_m_135", 0x5a05621c},
	{"IME3_PROGRAMBUFFER_m_136", 0x5a056220},
	{"IME3_PROGRAMBUFFER_m_137", 0x5a056224},
	{"IME3_PROGRAMBUFFER_m_138", 0x5a056228},
	{"IME3_PROGRAMBUFFER_m_139", 0x5a05622c},
	{"IME3_PROGRAMBUFFER_m_140", 0x5a056230},
	{"IME3_PROGRAMBUFFER_m_141", 0x5a056234},
	{"IME3_PROGRAMBUFFER_m_142", 0x5a056238},
	{"IME3_PROGRAMBUFFER_m_143", 0x5a05623c},
	{"IME3_PROGRAMBUFFER_m_144", 0x5a056240},
	{"IME3_PROGRAMBUFFER_m_145", 0x5a056244},
	{"IME3_PROGRAMBUFFER_m_146", 0x5a056248},
	{"IME3_PROGRAMBUFFER_m_147", 0x5a05624c},
	{"IME3_PROGRAMBUFFER_m_148", 0x5a056250},
	{"IME3_PROGRAMBUFFER_m_149", 0x5a056254},
	{"IME3_PROGRAMBUFFER_m_150", 0x5a056258},
	{"IME3_PROGRAMBUFFER_m_151", 0x5a05625c},
	{"IME3_PROGRAMBUFFER_m_152", 0x5a056260},
	{"IME3_PROGRAMBUFFER_m_153", 0x5a056264},
	{"IME3_PROGRAMBUFFER_m_154", 0x5a056268},
	{"IME3_PROGRAMBUFFER_m_155", 0x5a05626c},
	{"IME3_PROGRAMBUFFER_m_156", 0x5a056270},
	{"IME3_PROGRAMBUFFER_m_157", 0x5a056274},
	{"IME3_PROGRAMBUFFER_m_158", 0x5a056278},
	{"IME3_PROGRAMBUFFER_m_159", 0x5a05627c},
	{"IME3_PROGRAMBUFFER_m_160", 0x5a056280},
	{"IME3_PROGRAMBUFFER_m_161", 0x5a056284},
	{"IME3_PROGRAMBUFFER_m_162", 0x5a056288},
	{"IME3_PROGRAMBUFFER_m_163", 0x5a05628c},
	{"IME3_PROGRAMBUFFER_m_164", 0x5a056290},
	{"IME3_PROGRAMBUFFER_m_165", 0x5a056294},
	{"IME3_PROGRAMBUFFER_m_166", 0x5a056298},
	{"IME3_PROGRAMBUFFER_m_167", 0x5a05629c},
	{"IME3_PROGRAMBUFFER_m_168", 0x5a0562a0},
	{"IME3_PROGRAMBUFFER_m_169", 0x5a0562a4},
	{"IME3_PROGRAMBUFFER_m_170", 0x5a0562a8},
	{"IME3_PROGRAMBUFFER_m_171", 0x5a0562ac},
	{"IME3_PROGRAMBUFFER_m_172", 0x5a0562b0},
	{"IME3_PROGRAMBUFFER_m_173", 0x5a0562b4},
	{"IME3_PROGRAMBUFFER_m_174", 0x5a0562b8},
	{"IME3_PROGRAMBUFFER_m_175", 0x5a0562bc},
	{"IME3_PROGRAMBUFFER_m_176", 0x5a0562c0},
	{"IME3_PROGRAMBUFFER_m_177", 0x5a0562c4},
	{"IME3_PROGRAMBUFFER_m_178", 0x5a0562c8},
	{"IME3_PROGRAMBUFFER_m_179", 0x5a0562cc},
	{"IME3_PROGRAMBUFFER_m_180", 0x5a0562d0},
	{"IME3_PROGRAMBUFFER_m_181", 0x5a0562d4},
	{"IME3_PROGRAMBUFFER_m_182", 0x5a0562d8},
	{"IME3_PROGRAMBUFFER_m_183", 0x5a0562dc},
	{"IME3_PROGRAMBUFFER_m_184", 0x5a0562e0},
	{"IME3_PROGRAMBUFFER_m_185", 0x5a0562e4},
	{"IME3_PROGRAMBUFFER_m_186", 0x5a0562e8},
	{"IME3_PROGRAMBUFFER_m_187", 0x5a0562ec},
	{"IME3_PROGRAMBUFFER_m_188", 0x5a0562f0},
	{"IME3_PROGRAMBUFFER_m_189", 0x5a0562f4},
	{"IME3_PROGRAMBUFFER_m_190", 0x5a0562f8},
	{"IME3_PROGRAMBUFFER_m_191", 0x5a0562fc},
	{"IME3_PROGRAMBUFFER_m_192", 0x5a056300},
	{"IME3_PROGRAMBUFFER_m_193", 0x5a056304},
	{"IME3_PROGRAMBUFFER_m_194", 0x5a056308},
	{"IME3_PROGRAMBUFFER_m_195", 0x5a05630c},
	{"IME3_PROGRAMBUFFER_m_196", 0x5a056310},
	{"IME3_PROGRAMBUFFER_m_197", 0x5a056314},
	{"IME3_PROGRAMBUFFER_m_198", 0x5a056318},
	{"IME3_PROGRAMBUFFER_m_199", 0x5a05631c},
	{"IME3_PROGRAMBUFFER_m_200", 0x5a056320},
	{"IME3_PROGRAMBUFFER_m_201", 0x5a056324},
	{"IME3_PROGRAMBUFFER_m_202", 0x5a056328},
	{"IME3_PROGRAMBUFFER_m_203", 0x5a05632c},
	{"IME3_PROGRAMBUFFER_m_204", 0x5a056330},
	{"IME3_PROGRAMBUFFER_m_205", 0x5a056334},
	{"IME3_PROGRAMBUFFER_m_206", 0x5a056338},
	{"IME3_PROGRAMBUFFER_m_207", 0x5a05633c},
	{"IME3_PROGRAMBUFFER_m_208", 0x5a056340},
	{"IME3_PROGRAMBUFFER_m_209", 0x5a056344},
	{"IME3_PROGRAMBUFFER_m_210", 0x5a056348},
	{"IME3_PROGRAMBUFFER_m_211", 0x5a05634c},
	{"IME3_PROGRAMBUFFER_m_212", 0x5a056350},
	{"IME3_PROGRAMBUFFER_m_213", 0x5a056354},
	{"IME3_PROGRAMBUFFER_m_214", 0x5a056358},
	{"IME3_PROGRAMBUFFER_m_215", 0x5a05635c},
	{"IME3_PROGRAMBUFFER_m_216", 0x5a056360},
	{"IME3_PROGRAMBUFFER_m_217", 0x5a056364},
	{"IME3_PROGRAMBUFFER_m_218", 0x5a056368},
	{"IME3_PROGRAMBUFFER_m_219", 0x5a05636c},
	{"IME3_PROGRAMBUFFER_m_220", 0x5a056370},
	{"IME3_PROGRAMBUFFER_m_221", 0x5a056374},
	{"IME3_PROGRAMBUFFER_m_222", 0x5a056378},
	{"IME3_PROGRAMBUFFER_m_223", 0x5a05637c},
	{"IME3_PROGRAMBUFFER_m_224", 0x5a056380},
	{"IME3_PROGRAMBUFFER_m_225", 0x5a056384},
	{"IME3_PROGRAMBUFFER_m_226", 0x5a056388},
	{"IME3_PROGRAMBUFFER_m_227", 0x5a05638c},
	{"IME3_PROGRAMBUFFER_m_228", 0x5a056390},
	{"IME3_PROGRAMBUFFER_m_229", 0x5a056394},
	{"IME3_PROGRAMBUFFER_m_230", 0x5a056398},
	{"IME3_PROGRAMBUFFER_m_231", 0x5a05639c},
	{"IME3_PROGRAMBUFFER_m_232", 0x5a0563a0},
	{"IME3_PROGRAMBUFFER_m_233", 0x5a0563a4},
	{"IME3_PROGRAMBUFFER_m_234", 0x5a0563a8},
	{"IME3_PROGRAMBUFFER_m_235", 0x5a0563ac},
	{"IME3_PROGRAMBUFFER_m_236", 0x5a0563b0},
	{"IME3_PROGRAMBUFFER_m_237", 0x5a0563b4},
	{"IME3_PROGRAMBUFFER_m_238", 0x5a0563b8},
	{"IME3_PROGRAMBUFFER_m_239", 0x5a0563bc},
	{"IME3_PROGRAMBUFFER_m_240", 0x5a0563c0},
	{"IME3_PROGRAMBUFFER_m_241", 0x5a0563c4},
	{"IME3_PROGRAMBUFFER_m_242", 0x5a0563c8},
	{"IME3_PROGRAMBUFFER_m_243", 0x5a0563cc},
	{"IME3_PROGRAMBUFFER_m_244", 0x5a0563d0},
	{"IME3_PROGRAMBUFFER_m_245", 0x5a0563d4},
	{"IME3_PROGRAMBUFFER_m_246", 0x5a0563d8},
	{"IME3_PROGRAMBUFFER_m_247", 0x5a0563dc},
	{"IME3_PROGRAMBUFFER_m_248", 0x5a0563e0},
	{"IME3_PROGRAMBUFFER_m_249", 0x5a0563e4},
	{"IME3_PROGRAMBUFFER_m_250", 0x5a0563e8},
	{"IME3_PROGRAMBUFFER_m_251", 0x5a0563ec},
	{"IME3_PROGRAMBUFFER_m_252", 0x5a0563f0},
	{"IME3_PROGRAMBUFFER_m_253", 0x5a0563f4},
	{"IME3_PROGRAMBUFFER_m_254", 0x5a0563f8},
	{"IME3_PROGRAMBUFFER_m_255", 0x5a0563fc},
	{"IME3_PROGRAMBUFFER_m_256", 0x5a056400},
	{"IME3_PROGRAMBUFFER_m_257", 0x5a056404},
	{"IME3_PROGRAMBUFFER_m_258", 0x5a056408},
	{"IME3_PROGRAMBUFFER_m_259", 0x5a05640c},
	{"IME3_PROGRAMBUFFER_m_260", 0x5a056410},
	{"IME3_PROGRAMBUFFER_m_261", 0x5a056414},
	{"IME3_PROGRAMBUFFER_m_262", 0x5a056418},
	{"IME3_PROGRAMBUFFER_m_263", 0x5a05641c},
	{"IME3_PROGRAMBUFFER_m_264", 0x5a056420},
	{"IME3_PROGRAMBUFFER_m_265", 0x5a056424},
	{"IME3_PROGRAMBUFFER_m_266", 0x5a056428},
	{"IME3_PROGRAMBUFFER_m_267", 0x5a05642c},
	{"IME3_PROGRAMBUFFER_m_268", 0x5a056430},
	{"IME3_PROGRAMBUFFER_m_269", 0x5a056434},
	{"IME3_PROGRAMBUFFER_m_270", 0x5a056438},
	{"IME3_PROGRAMBUFFER_m_271", 0x5a05643c},
	{"IME3_PROGRAMBUFFER_m_272", 0x5a056440},
	{"IME3_PROGRAMBUFFER_m_273", 0x5a056444},
	{"IME3_PROGRAMBUFFER_m_274", 0x5a056448},
	{"IME3_PROGRAMBUFFER_m_275", 0x5a05644c},
	{"IME3_PROGRAMBUFFER_m_276", 0x5a056450},
	{"IME3_PROGRAMBUFFER_m_277", 0x5a056454},
	{"IME3_PROGRAMBUFFER_m_278", 0x5a056458},
	{"IME3_PROGRAMBUFFER_m_279", 0x5a05645c},
	{"IME3_PROGRAMBUFFER_m_280", 0x5a056460},
	{"IME3_PROGRAMBUFFER_m_281", 0x5a056464},
	{"IME3_PROGRAMBUFFER_m_282", 0x5a056468},
	{"IME3_PROGRAMBUFFER_m_283", 0x5a05646c},
	{"IME3_PROGRAMBUFFER_m_284", 0x5a056470},
	{"IME3_PROGRAMBUFFER_m_285", 0x5a056474},
	{"IME3_PROGRAMBUFFER_m_286", 0x5a056478},
	{"IME3_PROGRAMBUFFER_m_287", 0x5a05647c},
	{"IME3_PROGRAMBUFFER_m_288", 0x5a056480},
	{"IME3_PROGRAMBUFFER_m_289", 0x5a056484},
	{"IME3_PROGRAMBUFFER_m_290", 0x5a056488},
	{"IME3_PROGRAMBUFFER_m_291", 0x5a05648c},
	{"IME3_PROGRAMBUFFER_m_292", 0x5a056490},
	{"IME3_PROGRAMBUFFER_m_293", 0x5a056494},
	{"IME3_PROGRAMBUFFER_m_294", 0x5a056498},
	{"IME3_PROGRAMBUFFER_m_295", 0x5a05649c},
	{"IME3_PROGRAMBUFFER_m_296", 0x5a0564a0},
	{"IME3_PROGRAMBUFFER_m_297", 0x5a0564a4},
	{"IME3_PROGRAMBUFFER_m_298", 0x5a0564a8},
	{"IME3_PROGRAMBUFFER_m_299", 0x5a0564ac},
	{"IME3_PROGRAMBUFFER_m_300", 0x5a0564b0},
	{"IME3_PROGRAMBUFFER_m_301", 0x5a0564b4},
	{"IME3_PROGRAMBUFFER_m_302", 0x5a0564b8},
	{"IME3_PROGRAMBUFFER_m_303", 0x5a0564bc},
	{"IME3_PROGRAMBUFFER_m_304", 0x5a0564c0},
	{"IME3_PROGRAMBUFFER_m_305", 0x5a0564c4},
	{"IME3_PROGRAMBUFFER_m_306", 0x5a0564c8},
	{"IME3_PROGRAMBUFFER_m_307", 0x5a0564cc},
	{"IME3_PROGRAMBUFFER_m_308", 0x5a0564d0},
	{"IME3_PROGRAMBUFFER_m_309", 0x5a0564d4},
	{"IME3_PROGRAMBUFFER_m_310", 0x5a0564d8},
	{"IME3_PROGRAMBUFFER_m_311", 0x5a0564dc},
	{"IME3_PROGRAMBUFFER_m_312", 0x5a0564e0},
	{"IME3_PROGRAMBUFFER_m_313", 0x5a0564e4},
	{"IME3_PROGRAMBUFFER_m_314", 0x5a0564e8},
	{"IME3_PROGRAMBUFFER_m_315", 0x5a0564ec},
	{"IME3_PROGRAMBUFFER_m_316", 0x5a0564f0},
	{"IME3_PROGRAMBUFFER_m_317", 0x5a0564f4},
	{"IME3_PROGRAMBUFFER_m_318", 0x5a0564f8},
	{"IME3_PROGRAMBUFFER_m_319", 0x5a0564fc},
	{"IME3_PROGRAMBUFFER_m_320", 0x5a056500},
	{"IME3_PROGRAMBUFFER_m_321", 0x5a056504},
	{"IME3_PROGRAMBUFFER_m_322", 0x5a056508},
	{"IME3_PROGRAMBUFFER_m_323", 0x5a05650c},
	{"IME3_PROGRAMBUFFER_m_324", 0x5a056510},
	{"IME3_PROGRAMBUFFER_m_325", 0x5a056514},
	{"IME3_PROGRAMBUFFER_m_326", 0x5a056518},
	{"IME3_PROGRAMBUFFER_m_327", 0x5a05651c},
	{"IME3_PROGRAMBUFFER_m_328", 0x5a056520},
	{"IME3_PROGRAMBUFFER_m_329", 0x5a056524},
	{"IME3_PROGRAMBUFFER_m_330", 0x5a056528},
	{"IME3_PROGRAMBUFFER_m_331", 0x5a05652c},
	{"IME3_PROGRAMBUFFER_m_332", 0x5a056530},
	{"IME3_PROGRAMBUFFER_m_333", 0x5a056534},
	{"IME3_PROGRAMBUFFER_m_334", 0x5a056538},
	{"IME3_PROGRAMBUFFER_m_335", 0x5a05653c},
	{"IME3_PROGRAMBUFFER_m_336", 0x5a056540},
	{"IME3_PROGRAMBUFFER_m_337", 0x5a056544},
	{"IME3_PROGRAMBUFFER_m_338", 0x5a056548},
	{"IME3_PROGRAMBUFFER_m_339", 0x5a05654c},
	{"IME3_PROGRAMBUFFER_m_340", 0x5a056550},
	{"IME3_PROGRAMBUFFER_m_341", 0x5a056554},
	{"IME3_PROGRAMBUFFER_m_342", 0x5a056558},
	{"IME3_PROGRAMBUFFER_m_343", 0x5a05655c},
	{"IME3_PROGRAMBUFFER_m_344", 0x5a056560},
	{"IME3_PROGRAMBUFFER_m_345", 0x5a056564},
	{"IME3_PROGRAMBUFFER_m_346", 0x5a056568},
	{"IME3_PROGRAMBUFFER_m_347", 0x5a05656c},
	{"IME3_PROGRAMBUFFER_m_348", 0x5a056570},
	{"IME3_PROGRAMBUFFER_m_349", 0x5a056574},
	{"IME3_PROGRAMBUFFER_m_350", 0x5a056578},
	{"IME3_PROGRAMBUFFER_m_351", 0x5a05657c},
	{"IME3_PROGRAMBUFFER_m_352", 0x5a056580},
	{"IME3_PROGRAMBUFFER_m_353", 0x5a056584},
	{"IME3_PROGRAMBUFFER_m_354", 0x5a056588},
	{"IME3_PROGRAMBUFFER_m_355", 0x5a05658c},
	{"IME3_PROGRAMBUFFER_m_356", 0x5a056590},
	{"IME3_PROGRAMBUFFER_m_357", 0x5a056594},
	{"IME3_PROGRAMBUFFER_m_358", 0x5a056598},
	{"IME3_PROGRAMBUFFER_m_359", 0x5a05659c},
	{"IME3_PROGRAMBUFFER_m_360", 0x5a0565a0},
	{"IME3_PROGRAMBUFFER_m_361", 0x5a0565a4},
	{"IME3_PROGRAMBUFFER_m_362", 0x5a0565a8},
	{"IME3_PROGRAMBUFFER_m_363", 0x5a0565ac},
	{"IME3_PROGRAMBUFFER_m_364", 0x5a0565b0},
	{"IME3_PROGRAMBUFFER_m_365", 0x5a0565b4},
	{"IME3_PROGRAMBUFFER_m_366", 0x5a0565b8},
	{"IME3_PROGRAMBUFFER_m_367", 0x5a0565bc},
	{"IME3_PROGRAMBUFFER_m_368", 0x5a0565c0},
	{"IME3_PROGRAMBUFFER_m_369", 0x5a0565c4},
	{"IME3_PROGRAMBUFFER_m_370", 0x5a0565c8},
	{"IME3_PROGRAMBUFFER_m_371", 0x5a0565cc},
	{"IME3_PROGRAMBUFFER_m_372", 0x5a0565d0},
	{"IME3_PROGRAMBUFFER_m_373", 0x5a0565d4},
	{"IME3_PROGRAMBUFFER_m_374", 0x5a0565d8},
	{"IME3_PROGRAMBUFFER_m_375", 0x5a0565dc},
	{"IME3_PROGRAMBUFFER_m_376", 0x5a0565e0},
	{"IME3_PROGRAMBUFFER_m_377", 0x5a0565e4},
	{"IME3_PROGRAMBUFFER_m_378", 0x5a0565e8},
	{"IME3_PROGRAMBUFFER_m_379", 0x5a0565ec},
	{"IME3_PROGRAMBUFFER_m_380", 0x5a0565f0},
	{"IME3_PROGRAMBUFFER_m_381", 0x5a0565f4},
	{"IME3_PROGRAMBUFFER_m_382", 0x5a0565f8},
	{"IME3_PROGRAMBUFFER_m_383", 0x5a0565fc},
	{"IME3_PROGRAMBUFFER_m_384", 0x5a056600},
	{"IME3_PROGRAMBUFFER_m_385", 0x5a056604},
	{"IME3_PROGRAMBUFFER_m_386", 0x5a056608},
	{"IME3_PROGRAMBUFFER_m_387", 0x5a05660c},
	{"IME3_PROGRAMBUFFER_m_388", 0x5a056610},
	{"IME3_PROGRAMBUFFER_m_389", 0x5a056614},
	{"IME3_PROGRAMBUFFER_m_390", 0x5a056618},
	{"IME3_PROGRAMBUFFER_m_391", 0x5a05661c},
	{"IME3_PROGRAMBUFFER_m_392", 0x5a056620},
	{"IME3_PROGRAMBUFFER_m_393", 0x5a056624},
	{"IME3_PROGRAMBUFFER_m_394", 0x5a056628},
	{"IME3_PROGRAMBUFFER_m_395", 0x5a05662c},
	{"IME3_PROGRAMBUFFER_m_396", 0x5a056630},
	{"IME3_PROGRAMBUFFER_m_397", 0x5a056634},
	{"IME3_PROGRAMBUFFER_m_398", 0x5a056638},
	{"IME3_PROGRAMBUFFER_m_399", 0x5a05663c},
	{"IME3_PROGRAMBUFFER_m_400", 0x5a056640},
	{"IME3_PROGRAMBUFFER_m_401", 0x5a056644},
	{"IME3_PROGRAMBUFFER_m_402", 0x5a056648},
	{"IME3_PROGRAMBUFFER_m_403", 0x5a05664c},
	{"IME3_PROGRAMBUFFER_m_404", 0x5a056650},
	{"IME3_PROGRAMBUFFER_m_405", 0x5a056654},
	{"IME3_PROGRAMBUFFER_m_406", 0x5a056658},
	{"IME3_PROGRAMBUFFER_m_407", 0x5a05665c},
	{"IME3_PROGRAMBUFFER_m_408", 0x5a056660},
	{"IME3_PROGRAMBUFFER_m_409", 0x5a056664},
	{"IME3_PROGRAMBUFFER_m_410", 0x5a056668},
	{"IME3_PROGRAMBUFFER_m_411", 0x5a05666c},
	{"IME3_PROGRAMBUFFER_m_412", 0x5a056670},
	{"IME3_PROGRAMBUFFER_m_413", 0x5a056674},
	{"IME3_PROGRAMBUFFER_m_414", 0x5a056678},
	{"IME3_PROGRAMBUFFER_m_415", 0x5a05667c},
	{"IME3_PROGRAMBUFFER_m_416", 0x5a056680},
	{"IME3_PROGRAMBUFFER_m_417", 0x5a056684},
	{"IME3_PROGRAMBUFFER_m_418", 0x5a056688},
	{"IME3_PROGRAMBUFFER_m_419", 0x5a05668c},
	{"IME3_PROGRAMBUFFER_m_420", 0x5a056690},
	{"IME3_PROGRAMBUFFER_m_421", 0x5a056694},
	{"IME3_PROGRAMBUFFER_m_422", 0x5a056698},
	{"IME3_PROGRAMBUFFER_m_423", 0x5a05669c},
	{"IME3_PROGRAMBUFFER_m_424", 0x5a0566a0},
	{"IME3_PROGRAMBUFFER_m_425", 0x5a0566a4},
	{"IME3_PROGRAMBUFFER_m_426", 0x5a0566a8},
	{"IME3_PROGRAMBUFFER_m_427", 0x5a0566ac},
	{"IME3_PROGRAMBUFFER_m_428", 0x5a0566b0},
	{"IME3_PROGRAMBUFFER_m_429", 0x5a0566b4},
	{"IME3_PROGRAMBUFFER_m_430", 0x5a0566b8},
	{"IME3_PROGRAMBUFFER_m_431", 0x5a0566bc},
	{"IME3_PROGRAMBUFFER_m_432", 0x5a0566c0},
	{"IME3_PROGRAMBUFFER_m_433", 0x5a0566c4},
	{"IME3_PROGRAMBUFFER_m_434", 0x5a0566c8},
	{"IME3_PROGRAMBUFFER_m_435", 0x5a0566cc},
	{"IME3_PROGRAMBUFFER_m_436", 0x5a0566d0},
	{"IME3_PROGRAMBUFFER_m_437", 0x5a0566d4},
	{"IME3_PROGRAMBUFFER_m_438", 0x5a0566d8},
	{"IME3_PROGRAMBUFFER_m_439", 0x5a0566dc},
	{"IME3_PROGRAMBUFFER_m_440", 0x5a0566e0},
	{"IME3_PROGRAMBUFFER_m_441", 0x5a0566e4},
	{"IME3_PROGRAMBUFFER_m_442", 0x5a0566e8},
	{"IME3_PROGRAMBUFFER_m_443", 0x5a0566ec},
	{"IME3_PROGRAMBUFFER_m_444", 0x5a0566f0},
	{"IME3_PROGRAMBUFFER_m_445", 0x5a0566f4},
	{"IME3_PROGRAMBUFFER_m_446", 0x5a0566f8},
	{"IME3_PROGRAMBUFFER_m_447", 0x5a0566fc},
	{"IME3_PROGRAMBUFFER_m_448", 0x5a056700},
	{"IME3_PROGRAMBUFFER_m_449", 0x5a056704},
	{"IME3_PROGRAMBUFFER_m_450", 0x5a056708},
	{"IME3_PROGRAMBUFFER_m_451", 0x5a05670c},
	{"IME3_PROGRAMBUFFER_m_452", 0x5a056710},
	{"IME3_PROGRAMBUFFER_m_453", 0x5a056714},
	{"IME3_PROGRAMBUFFER_m_454", 0x5a056718},
	{"IME3_PROGRAMBUFFER_m_455", 0x5a05671c},
	{"IME3_PROGRAMBUFFER_m_456", 0x5a056720},
	{"IME3_PROGRAMBUFFER_m_457", 0x5a056724},
	{"IME3_PROGRAMBUFFER_m_458", 0x5a056728},
	{"IME3_PROGRAMBUFFER_m_459", 0x5a05672c},
	{"IME3_PROGRAMBUFFER_m_460", 0x5a056730},
	{"IME3_PROGRAMBUFFER_m_461", 0x5a056734},
	{"IME3_PROGRAMBUFFER_m_462", 0x5a056738},
	{"IME3_PROGRAMBUFFER_m_463", 0x5a05673c},
	{"IME3_PROGRAMBUFFER_m_464", 0x5a056740},
	{"IME3_PROGRAMBUFFER_m_465", 0x5a056744},
	{"IME3_PROGRAMBUFFER_m_466", 0x5a056748},
	{"IME3_PROGRAMBUFFER_m_467", 0x5a05674c},
	{"IME3_PROGRAMBUFFER_m_468", 0x5a056750},
	{"IME3_PROGRAMBUFFER_m_469", 0x5a056754},
	{"IME3_PROGRAMBUFFER_m_470", 0x5a056758},
	{"IME3_PROGRAMBUFFER_m_471", 0x5a05675c},
	{"IME3_PROGRAMBUFFER_m_472", 0x5a056760},
	{"IME3_PROGRAMBUFFER_m_473", 0x5a056764},
	{"IME3_PROGRAMBUFFER_m_474", 0x5a056768},
	{"IME3_PROGRAMBUFFER_m_475", 0x5a05676c},
	{"IME3_PROGRAMBUFFER_m_476", 0x5a056770},
	{"IME3_PROGRAMBUFFER_m_477", 0x5a056774},
	{"IME3_PROGRAMBUFFER_m_478", 0x5a056778},
	{"IME3_PROGRAMBUFFER_m_479", 0x5a05677c},
	{"IME3_PROGRAMBUFFER_m_480", 0x5a056780},
	{"IME3_PROGRAMBUFFER_m_481", 0x5a056784},
	{"IME3_PROGRAMBUFFER_m_482", 0x5a056788},
	{"IME3_PROGRAMBUFFER_m_483", 0x5a05678c},
	{"IME3_PROGRAMBUFFER_m_484", 0x5a056790},
	{"IME3_PROGRAMBUFFER_m_485", 0x5a056794},
	{"IME3_PROGRAMBUFFER_m_486", 0x5a056798},
	{"IME3_PROGRAMBUFFER_m_487", 0x5a05679c},
	{"IME3_PROGRAMBUFFER_m_488", 0x5a0567a0},
	{"IME3_PROGRAMBUFFER_m_489", 0x5a0567a4},
	{"IME3_PROGRAMBUFFER_m_490", 0x5a0567a8},
	{"IME3_PROGRAMBUFFER_m_491", 0x5a0567ac},
	{"IME3_PROGRAMBUFFER_m_492", 0x5a0567b0},
	{"IME3_PROGRAMBUFFER_m_493", 0x5a0567b4},
	{"IME3_PROGRAMBUFFER_m_494", 0x5a0567b8},
	{"IME3_PROGRAMBUFFER_m_495", 0x5a0567bc},
	{"IME3_PROGRAMBUFFER_m_496", 0x5a0567c0},
	{"IME3_PROGRAMBUFFER_m_497", 0x5a0567c4},
	{"IME3_PROGRAMBUFFER_m_498", 0x5a0567c8},
	{"IME3_PROGRAMBUFFER_m_499", 0x5a0567cc},
	{"IME3_PROGRAMBUFFER_m_500", 0x5a0567d0},
	{"IME3_PROGRAMBUFFER_m_501", 0x5a0567d4},
	{"IME3_PROGRAMBUFFER_m_502", 0x5a0567d8},
	{"IME3_PROGRAMBUFFER_m_503", 0x5a0567dc},
	{"IME3_PROGRAMBUFFER_m_504", 0x5a0567e0},
	{"IME3_PROGRAMBUFFER_m_505", 0x5a0567e4},
	{"IME3_PROGRAMBUFFER_m_506", 0x5a0567e8},
	{"IME3_PROGRAMBUFFER_m_507", 0x5a0567ec},
	{"IME3_PROGRAMBUFFER_m_508", 0x5a0567f0},
	{"IME3_PROGRAMBUFFER_m_509", 0x5a0567f4},
	{"IME3_PROGRAMBUFFER_m_510", 0x5a0567f8},
	{"IME3_PROGRAMBUFFER_m_511", 0x5a0567fc},
	{"IME3_PROGRAMBUFFER_m_512", 0x5a056800},
	{"IME3_PROGRAMBUFFER_m_513", 0x5a056804},
	{"IME3_PROGRAMBUFFER_m_514", 0x5a056808},
	{"IME3_PROGRAMBUFFER_m_515", 0x5a05680c},
	{"IME3_PROGRAMBUFFER_m_516", 0x5a056810},
	{"IME3_PROGRAMBUFFER_m_517", 0x5a056814},
	{"IME3_PROGRAMBUFFER_m_518", 0x5a056818},
	{"IME3_PROGRAMBUFFER_m_519", 0x5a05681c},
	{"IME3_PROGRAMBUFFER_m_520", 0x5a056820},
	{"IME3_PROGRAMBUFFER_m_521", 0x5a056824},
	{"IME3_PROGRAMBUFFER_m_522", 0x5a056828},
	{"IME3_PROGRAMBUFFER_m_523", 0x5a05682c},
	{"IME3_PROGRAMBUFFER_m_524", 0x5a056830},
	{"IME3_PROGRAMBUFFER_m_525", 0x5a056834},
	{"IME3_PROGRAMBUFFER_m_526", 0x5a056838},
	{"IME3_PROGRAMBUFFER_m_527", 0x5a05683c},
	{"IME3_PROGRAMBUFFER_m_528", 0x5a056840},
	{"IME3_PROGRAMBUFFER_m_529", 0x5a056844},
	{"IME3_PROGRAMBUFFER_m_530", 0x5a056848},
	{"IME3_PROGRAMBUFFER_m_531", 0x5a05684c},
	{"IME3_PROGRAMBUFFER_m_532", 0x5a056850},
	{"IME3_PROGRAMBUFFER_m_533", 0x5a056854},
	{"IME3_PROGRAMBUFFER_m_534", 0x5a056858},
	{"IME3_PROGRAMBUFFER_m_535", 0x5a05685c},
	{"IME3_PROGRAMBUFFER_m_536", 0x5a056860},
	{"IME3_PROGRAMBUFFER_m_537", 0x5a056864},
	{"IME3_PROGRAMBUFFER_m_538", 0x5a056868},
	{"IME3_PROGRAMBUFFER_m_539", 0x5a05686c},
	{"IME3_PROGRAMBUFFER_m_540", 0x5a056870},
	{"IME3_PROGRAMBUFFER_m_541", 0x5a056874},
	{"IME3_PROGRAMBUFFER_m_542", 0x5a056878},
	{"IME3_PROGRAMBUFFER_m_543", 0x5a05687c},
	{"IME3_PROGRAMBUFFER_m_544", 0x5a056880},
	{"IME3_PROGRAMBUFFER_m_545", 0x5a056884},
	{"IME3_PROGRAMBUFFER_m_546", 0x5a056888},
	{"IME3_PROGRAMBUFFER_m_547", 0x5a05688c},
	{"IME3_PROGRAMBUFFER_m_548", 0x5a056890},
	{"IME3_PROGRAMBUFFER_m_549", 0x5a056894},
	{"IME3_PROGRAMBUFFER_m_550", 0x5a056898},
	{"IME3_PROGRAMBUFFER_m_551", 0x5a05689c},
	{"IME3_PROGRAMBUFFER_m_552", 0x5a0568a0},
	{"IME3_PROGRAMBUFFER_m_553", 0x5a0568a4},
	{"IME3_PROGRAMBUFFER_m_554", 0x5a0568a8},
	{"IME3_PROGRAMBUFFER_m_555", 0x5a0568ac},
	{"IME3_PROGRAMBUFFER_m_556", 0x5a0568b0},
	{"IME3_PROGRAMBUFFER_m_557", 0x5a0568b4},
	{"IME3_PROGRAMBUFFER_m_558", 0x5a0568b8},
	{"IME3_PROGRAMBUFFER_m_559", 0x5a0568bc},
	{"IME3_PROGRAMBUFFER_m_560", 0x5a0568c0},
	{"IME3_PROGRAMBUFFER_m_561", 0x5a0568c4},
	{"IME3_PROGRAMBUFFER_m_562", 0x5a0568c8},
	{"IME3_PROGRAMBUFFER_m_563", 0x5a0568cc},
	{"IME3_PROGRAMBUFFER_m_564", 0x5a0568d0},
	{"IME3_PROGRAMBUFFER_m_565", 0x5a0568d4},
	{"IME3_PROGRAMBUFFER_m_566", 0x5a0568d8},
	{"IME3_PROGRAMBUFFER_m_567", 0x5a0568dc},
	{"IME3_PROGRAMBUFFER_m_568", 0x5a0568e0},
	{"IME3_PROGRAMBUFFER_m_569", 0x5a0568e4},
	{"IME3_PROGRAMBUFFER_m_570", 0x5a0568e8},
	{"IME3_PROGRAMBUFFER_m_571", 0x5a0568ec},
	{"IME3_PROGRAMBUFFER_m_572", 0x5a0568f0},
	{"IME3_PROGRAMBUFFER_m_573", 0x5a0568f4},
	{"IME3_PROGRAMBUFFER_m_574", 0x5a0568f8},
	{"IME3_PROGRAMBUFFER_m_575", 0x5a0568fc},
	{"IME3_PROGRAMBUFFER_m_576", 0x5a056900},
	{"IME3_PROGRAMBUFFER_m_577", 0x5a056904},
	{"IME3_PROGRAMBUFFER_m_578", 0x5a056908},
	{"IME3_PROGRAMBUFFER_m_579", 0x5a05690c},
	{"IME3_PROGRAMBUFFER_m_580", 0x5a056910},
	{"IME3_PROGRAMBUFFER_m_581", 0x5a056914},
	{"IME3_PROGRAMBUFFER_m_582", 0x5a056918},
	{"IME3_PROGRAMBUFFER_m_583", 0x5a05691c},
	{"IME3_PROGRAMBUFFER_m_584", 0x5a056920},
	{"IME3_PROGRAMBUFFER_m_585", 0x5a056924},
	{"IME3_PROGRAMBUFFER_m_586", 0x5a056928},
	{"IME3_PROGRAMBUFFER_m_587", 0x5a05692c},
	{"IME3_PROGRAMBUFFER_m_588", 0x5a056930},
	{"IME3_PROGRAMBUFFER_m_589", 0x5a056934},
	{"IME3_PROGRAMBUFFER_m_590", 0x5a056938},
	{"IME3_PROGRAMBUFFER_m_591", 0x5a05693c},
	{"IME3_PROGRAMBUFFER_m_592", 0x5a056940},
	{"IME3_PROGRAMBUFFER_m_593", 0x5a056944},
	{"IME3_PROGRAMBUFFER_m_594", 0x5a056948},
	{"IME3_PROGRAMBUFFER_m_595", 0x5a05694c},
	{"IME3_PROGRAMBUFFER_m_596", 0x5a056950},
	{"IME3_PROGRAMBUFFER_m_597", 0x5a056954},
	{"IME3_PROGRAMBUFFER_m_598", 0x5a056958},
	{"IME3_PROGRAMBUFFER_m_599", 0x5a05695c},
	{"IME3_PROGRAMBUFFER_m_600", 0x5a056960},
	{"IME3_PROGRAMBUFFER_m_601", 0x5a056964},
	{"IME3_PROGRAMBUFFER_m_602", 0x5a056968},
	{"IME3_PROGRAMBUFFER_m_603", 0x5a05696c},
	{"IME3_PROGRAMBUFFER_m_604", 0x5a056970},
	{"IME3_PROGRAMBUFFER_m_605", 0x5a056974},
	{"IME3_PROGRAMBUFFER_m_606", 0x5a056978},
	{"IME3_PROGRAMBUFFER_m_607", 0x5a05697c},
	{"IME3_PROGRAMBUFFER_m_608", 0x5a056980},
	{"IME3_PROGRAMBUFFER_m_609", 0x5a056984},
	{"IME3_PROGRAMBUFFER_m_610", 0x5a056988},
	{"IME3_PROGRAMBUFFER_m_611", 0x5a05698c},
	{"IME3_PROGRAMBUFFER_m_612", 0x5a056990},
	{"IME3_PROGRAMBUFFER_m_613", 0x5a056994},
	{"IME3_PROGRAMBUFFER_m_614", 0x5a056998},
	{"IME3_PROGRAMBUFFER_m_615", 0x5a05699c},
	{"IME3_PROGRAMBUFFER_m_616", 0x5a0569a0},
	{"IME3_PROGRAMBUFFER_m_617", 0x5a0569a4},
	{"IME3_PROGRAMBUFFER_m_618", 0x5a0569a8},
	{"IME3_PROGRAMBUFFER_m_619", 0x5a0569ac},
	{"IME3_PROGRAMBUFFER_m_620", 0x5a0569b0},
	{"IME3_PROGRAMBUFFER_m_621", 0x5a0569b4},
	{"IME3_PROGRAMBUFFER_m_622", 0x5a0569b8},
	{"IME3_PROGRAMBUFFER_m_623", 0x5a0569bc},
	{"IME3_PROGRAMBUFFER_m_624", 0x5a0569c0},
	{"IME3_PROGRAMBUFFER_m_625", 0x5a0569c4},
	{"IME3_PROGRAMBUFFER_m_626", 0x5a0569c8},
	{"IME3_PROGRAMBUFFER_m_627", 0x5a0569cc},
	{"IME3_PROGRAMBUFFER_m_628", 0x5a0569d0},
	{"IME3_PROGRAMBUFFER_m_629", 0x5a0569d4},
	{"IME3_PROGRAMBUFFER_m_630", 0x5a0569d8},
	{"IME3_PROGRAMBUFFER_m_631", 0x5a0569dc},
	{"IME3_PROGRAMBUFFER_m_632", 0x5a0569e0},
	{"IME3_PROGRAMBUFFER_m_633", 0x5a0569e4},
	{"IME3_PROGRAMBUFFER_m_634", 0x5a0569e8},
	{"IME3_PROGRAMBUFFER_m_635", 0x5a0569ec},
	{"IME3_PROGRAMBUFFER_m_636", 0x5a0569f0},
	{"IME3_PROGRAMBUFFER_m_637", 0x5a0569f4},
	{"IME3_PROGRAMBUFFER_m_638", 0x5a0569f8},
	{"IME3_PROGRAMBUFFER_m_639", 0x5a0569fc},
	{"IME3_PROGRAMBUFFER_m_640", 0x5a056a00},
	{"IME3_PROGRAMBUFFER_m_641", 0x5a056a04},
	{"IME3_PROGRAMBUFFER_m_642", 0x5a056a08},
	{"IME3_PROGRAMBUFFER_m_643", 0x5a056a0c},
	{"IME3_PROGRAMBUFFER_m_644", 0x5a056a10},
	{"IME3_PROGRAMBUFFER_m_645", 0x5a056a14},
	{"IME3_PROGRAMBUFFER_m_646", 0x5a056a18},
	{"IME3_PROGRAMBUFFER_m_647", 0x5a056a1c},
	{"IME3_PROGRAMBUFFER_m_648", 0x5a056a20},
	{"IME3_PROGRAMBUFFER_m_649", 0x5a056a24},
	{"IME3_PROGRAMBUFFER_m_650", 0x5a056a28},
	{"IME3_PROGRAMBUFFER_m_651", 0x5a056a2c},
	{"IME3_PROGRAMBUFFER_m_652", 0x5a056a30},
	{"IME3_PROGRAMBUFFER_m_653", 0x5a056a34},
	{"IME3_PROGRAMBUFFER_m_654", 0x5a056a38},
	{"IME3_PROGRAMBUFFER_m_655", 0x5a056a3c},
	{"IME3_PROGRAMBUFFER_m_656", 0x5a056a40},
	{"IME3_PROGRAMBUFFER_m_657", 0x5a056a44},
	{"IME3_PROGRAMBUFFER_m_658", 0x5a056a48},
	{"IME3_PROGRAMBUFFER_m_659", 0x5a056a4c},
	{"IME3_PROGRAMBUFFER_m_660", 0x5a056a50},
	{"IME3_PROGRAMBUFFER_m_661", 0x5a056a54},
	{"IME3_PROGRAMBUFFER_m_662", 0x5a056a58},
	{"IME3_PROGRAMBUFFER_m_663", 0x5a056a5c},
	{"IME3_PROGRAMBUFFER_m_664", 0x5a056a60},
	{"IME3_PROGRAMBUFFER_m_665", 0x5a056a64},
	{"IME3_PROGRAMBUFFER_m_666", 0x5a056a68},
	{"IME3_PROGRAMBUFFER_m_667", 0x5a056a6c},
	{"IME3_PROGRAMBUFFER_m_668", 0x5a056a70},
	{"IME3_PROGRAMBUFFER_m_669", 0x5a056a74},
	{"IME3_PROGRAMBUFFER_m_670", 0x5a056a78},
	{"IME3_PROGRAMBUFFER_m_671", 0x5a056a7c},
	{"IME3_PROGRAMBUFFER_m_672", 0x5a056a80},
	{"IME3_PROGRAMBUFFER_m_673", 0x5a056a84},
	{"IME3_PROGRAMBUFFER_m_674", 0x5a056a88},
	{"IME3_PROGRAMBUFFER_m_675", 0x5a056a8c},
	{"IME3_PROGRAMBUFFER_m_676", 0x5a056a90},
	{"IME3_PROGRAMBUFFER_m_677", 0x5a056a94},
	{"IME3_PROGRAMBUFFER_m_678", 0x5a056a98},
	{"IME3_PROGRAMBUFFER_m_679", 0x5a056a9c},
	{"IME3_PROGRAMBUFFER_m_680", 0x5a056aa0},
	{"IME3_PROGRAMBUFFER_m_681", 0x5a056aa4},
	{"IME3_PROGRAMBUFFER_m_682", 0x5a056aa8},
	{"IME3_PROGRAMBUFFER_m_683", 0x5a056aac},
	{"IME3_PROGRAMBUFFER_m_684", 0x5a056ab0},
	{"IME3_PROGRAMBUFFER_m_685", 0x5a056ab4},
	{"IME3_PROGRAMBUFFER_m_686", 0x5a056ab8},
	{"IME3_PROGRAMBUFFER_m_687", 0x5a056abc},
	{"IME3_PROGRAMBUFFER_m_688", 0x5a056ac0},
	{"IME3_PROGRAMBUFFER_m_689", 0x5a056ac4},
	{"IME3_PROGRAMBUFFER_m_690", 0x5a056ac8},
	{"IME3_PROGRAMBUFFER_m_691", 0x5a056acc},
	{"IME3_PROGRAMBUFFER_m_692", 0x5a056ad0},
	{"IME3_PROGRAMBUFFER_m_693", 0x5a056ad4},
	{"IME3_PROGRAMBUFFER_m_694", 0x5a056ad8},
	{"IME3_PROGRAMBUFFER_m_695", 0x5a056adc},
	{"IME3_PROGRAMBUFFER_m_696", 0x5a056ae0},
	{"IME3_PROGRAMBUFFER_m_697", 0x5a056ae4},
	{"IME3_PROGRAMBUFFER_m_698", 0x5a056ae8},
	{"IME3_PROGRAMBUFFER_m_699", 0x5a056aec},
	{"IME3_PROGRAMBUFFER_m_700", 0x5a056af0},
	{"IME3_PROGRAMBUFFER_m_701", 0x5a056af4},
	{"IME3_PROGRAMBUFFER_m_702", 0x5a056af8},
	{"IME3_PROGRAMBUFFER_m_703", 0x5a056afc},
	{"IME3_PROGRAMBUFFER_m_704", 0x5a056b00},
	{"IME3_PROGRAMBUFFER_m_705", 0x5a056b04},
	{"IME3_PROGRAMBUFFER_m_706", 0x5a056b08},
	{"IME3_PROGRAMBUFFER_m_707", 0x5a056b0c},
	{"IME3_PROGRAMBUFFER_m_708", 0x5a056b10},
	{"IME3_PROGRAMBUFFER_m_709", 0x5a056b14},
	{"IME3_PROGRAMBUFFER_m_710", 0x5a056b18},
	{"IME3_PROGRAMBUFFER_m_711", 0x5a056b1c},
	{"IME3_PROGRAMBUFFER_m_712", 0x5a056b20},
	{"IME3_PROGRAMBUFFER_m_713", 0x5a056b24},
	{"IME3_PROGRAMBUFFER_m_714", 0x5a056b28},
	{"IME3_PROGRAMBUFFER_m_715", 0x5a056b2c},
	{"IME3_PROGRAMBUFFER_m_716", 0x5a056b30},
	{"IME3_PROGRAMBUFFER_m_717", 0x5a056b34},
	{"IME3_PROGRAMBUFFER_m_718", 0x5a056b38},
	{"IME3_PROGRAMBUFFER_m_719", 0x5a056b3c},
	{"IME3_PROGRAMBUFFER_m_720", 0x5a056b40},
	{"IME3_PROGRAMBUFFER_m_721", 0x5a056b44},
	{"IME3_PROGRAMBUFFER_m_722", 0x5a056b48},
	{"IME3_PROGRAMBUFFER_m_723", 0x5a056b4c},
	{"IME3_PROGRAMBUFFER_m_724", 0x5a056b50},
	{"IME3_PROGRAMBUFFER_m_725", 0x5a056b54},
	{"IME3_PROGRAMBUFFER_m_726", 0x5a056b58},
	{"IME3_PROGRAMBUFFER_m_727", 0x5a056b5c},
	{"IME3_PROGRAMBUFFER_m_728", 0x5a056b60},
	{"IME3_PROGRAMBUFFER_m_729", 0x5a056b64},
	{"IME3_PROGRAMBUFFER_m_730", 0x5a056b68},
	{"IME3_PROGRAMBUFFER_m_731", 0x5a056b6c},
	{"IME3_PROGRAMBUFFER_m_732", 0x5a056b70},
	{"IME3_PROGRAMBUFFER_m_733", 0x5a056b74},
	{"IME3_PROGRAMBUFFER_m_734", 0x5a056b78},
	{"IME3_PROGRAMBUFFER_m_735", 0x5a056b7c},
	{"IME3_PROGRAMBUFFER_m_736", 0x5a056b80},
	{"IME3_PROGRAMBUFFER_m_737", 0x5a056b84},
	{"IME3_PROGRAMBUFFER_m_738", 0x5a056b88},
	{"IME3_PROGRAMBUFFER_m_739", 0x5a056b8c},
	{"IME3_PROGRAMBUFFER_m_740", 0x5a056b90},
	{"IME3_PROGRAMBUFFER_m_741", 0x5a056b94},
	{"IME3_PROGRAMBUFFER_m_742", 0x5a056b98},
	{"IME3_PROGRAMBUFFER_m_743", 0x5a056b9c},
	{"IME3_PROGRAMBUFFER_m_744", 0x5a056ba0},
	{"IME3_PROGRAMBUFFER_m_745", 0x5a056ba4},
	{"IME3_PROGRAMBUFFER_m_746", 0x5a056ba8},
	{"IME3_PROGRAMBUFFER_m_747", 0x5a056bac},
	{"IME3_PROGRAMBUFFER_m_748", 0x5a056bb0},
	{"IME3_PROGRAMBUFFER_m_749", 0x5a056bb4},
	{"IME3_PROGRAMBUFFER_m_750", 0x5a056bb8},
	{"IME3_PROGRAMBUFFER_m_751", 0x5a056bbc},
	{"IME3_PROGRAMBUFFER_m_752", 0x5a056bc0},
	{"IME3_PROGRAMBUFFER_m_753", 0x5a056bc4},
	{"IME3_PROGRAMBUFFER_m_754", 0x5a056bc8},
	{"IME3_PROGRAMBUFFER_m_755", 0x5a056bcc},
	{"IME3_PROGRAMBUFFER_m_756", 0x5a056bd0},
	{"IME3_PROGRAMBUFFER_m_757", 0x5a056bd4},
	{"IME3_PROGRAMBUFFER_m_758", 0x5a056bd8},
	{"IME3_PROGRAMBUFFER_m_759", 0x5a056bdc},
	{"IME3_PROGRAMBUFFER_m_760", 0x5a056be0},
	{"IME3_PROGRAMBUFFER_m_761", 0x5a056be4},
	{"IME3_PROGRAMBUFFER_m_762", 0x5a056be8},
	{"IME3_PROGRAMBUFFER_m_763", 0x5a056bec},
	{"IME3_PROGRAMBUFFER_m_764", 0x5a056bf0},
	{"IME3_PROGRAMBUFFER_m_765", 0x5a056bf4},
	{"IME3_PROGRAMBUFFER_m_766", 0x5a056bf8},
	{"IME3_PROGRAMBUFFER_m_767", 0x5a056bfc},
	{"IME3_PROGRAMBUFFER_m_768", 0x5a056c00},
	{"IME3_PROGRAMBUFFER_m_769", 0x5a056c04},
	{"IME3_PROGRAMBUFFER_m_770", 0x5a056c08},
	{"IME3_PROGRAMBUFFER_m_771", 0x5a056c0c},
	{"IME3_PROGRAMBUFFER_m_772", 0x5a056c10},
	{"IME3_PROGRAMBUFFER_m_773", 0x5a056c14},
	{"IME3_PROGRAMBUFFER_m_774", 0x5a056c18},
	{"IME3_PROGRAMBUFFER_m_775", 0x5a056c1c},
	{"IME3_PROGRAMBUFFER_m_776", 0x5a056c20},
	{"IME3_PROGRAMBUFFER_m_777", 0x5a056c24},
	{"IME3_PROGRAMBUFFER_m_778", 0x5a056c28},
	{"IME3_PROGRAMBUFFER_m_779", 0x5a056c2c},
	{"IME3_PROGRAMBUFFER_m_780", 0x5a056c30},
	{"IME3_PROGRAMBUFFER_m_781", 0x5a056c34},
	{"IME3_PROGRAMBUFFER_m_782", 0x5a056c38},
	{"IME3_PROGRAMBUFFER_m_783", 0x5a056c3c},
	{"IME3_PROGRAMBUFFER_m_784", 0x5a056c40},
	{"IME3_PROGRAMBUFFER_m_785", 0x5a056c44},
	{"IME3_PROGRAMBUFFER_m_786", 0x5a056c48},
	{"IME3_PROGRAMBUFFER_m_787", 0x5a056c4c},
	{"IME3_PROGRAMBUFFER_m_788", 0x5a056c50},
	{"IME3_PROGRAMBUFFER_m_789", 0x5a056c54},
	{"IME3_PROGRAMBUFFER_m_790", 0x5a056c58},
	{"IME3_PROGRAMBUFFER_m_791", 0x5a056c5c},
	{"IME3_PROGRAMBUFFER_m_792", 0x5a056c60},
	{"IME3_PROGRAMBUFFER_m_793", 0x5a056c64},
	{"IME3_PROGRAMBUFFER_m_794", 0x5a056c68},
	{"IME3_PROGRAMBUFFER_m_795", 0x5a056c6c},
	{"IME3_PROGRAMBUFFER_m_796", 0x5a056c70},
	{"IME3_PROGRAMBUFFER_m_797", 0x5a056c74},
	{"IME3_PROGRAMBUFFER_m_798", 0x5a056c78},
	{"IME3_PROGRAMBUFFER_m_799", 0x5a056c7c},
	{"IME3_PROGRAMBUFFER_m_800", 0x5a056c80},
	{"IME3_PROGRAMBUFFER_m_801", 0x5a056c84},
	{"IME3_PROGRAMBUFFER_m_802", 0x5a056c88},
	{"IME3_PROGRAMBUFFER_m_803", 0x5a056c8c},
	{"IME3_PROGRAMBUFFER_m_804", 0x5a056c90},
	{"IME3_PROGRAMBUFFER_m_805", 0x5a056c94},
	{"IME3_PROGRAMBUFFER_m_806", 0x5a056c98},
	{"IME3_PROGRAMBUFFER_m_807", 0x5a056c9c},
	{"IME3_PROGRAMBUFFER_m_808", 0x5a056ca0},
	{"IME3_PROGRAMBUFFER_m_809", 0x5a056ca4},
	{"IME3_PROGRAMBUFFER_m_810", 0x5a056ca8},
	{"IME3_PROGRAMBUFFER_m_811", 0x5a056cac},
	{"IME3_PROGRAMBUFFER_m_812", 0x5a056cb0},
	{"IME3_PROGRAMBUFFER_m_813", 0x5a056cb4},
	{"IME3_PROGRAMBUFFER_m_814", 0x5a056cb8},
	{"IME3_PROGRAMBUFFER_m_815", 0x5a056cbc},
	{"IME3_PROGRAMBUFFER_m_816", 0x5a056cc0},
	{"IME3_PROGRAMBUFFER_m_817", 0x5a056cc4},
	{"IME3_PROGRAMBUFFER_m_818", 0x5a056cc8},
	{"IME3_PROGRAMBUFFER_m_819", 0x5a056ccc},
	{"IME3_PROGRAMBUFFER_m_820", 0x5a056cd0},
	{"IME3_PROGRAMBUFFER_m_821", 0x5a056cd4},
	{"IME3_PROGRAMBUFFER_m_822", 0x5a056cd8},
	{"IME3_PROGRAMBUFFER_m_823", 0x5a056cdc},
	{"IME3_PROGRAMBUFFER_m_824", 0x5a056ce0},
	{"IME3_PROGRAMBUFFER_m_825", 0x5a056ce4},
	{"IME3_PROGRAMBUFFER_m_826", 0x5a056ce8},
	{"IME3_PROGRAMBUFFER_m_827", 0x5a056cec},
	{"IME3_PROGRAMBUFFER_m_828", 0x5a056cf0},
	{"IME3_PROGRAMBUFFER_m_829", 0x5a056cf4},
	{"IME3_PROGRAMBUFFER_m_830", 0x5a056cf8},
	{"IME3_PROGRAMBUFFER_m_831", 0x5a056cfc},
	{"IME3_PROGRAMBUFFER_m_832", 0x5a056d00},
	{"IME3_PROGRAMBUFFER_m_833", 0x5a056d04},
	{"IME3_PROGRAMBUFFER_m_834", 0x5a056d08},
	{"IME3_PROGRAMBUFFER_m_835", 0x5a056d0c},
	{"IME3_PROGRAMBUFFER_m_836", 0x5a056d10},
	{"IME3_PROGRAMBUFFER_m_837", 0x5a056d14},
	{"IME3_PROGRAMBUFFER_m_838", 0x5a056d18},
	{"IME3_PROGRAMBUFFER_m_839", 0x5a056d1c},
	{"IME3_PROGRAMBUFFER_m_840", 0x5a056d20},
	{"IME3_PROGRAMBUFFER_m_841", 0x5a056d24},
	{"IME3_PROGRAMBUFFER_m_842", 0x5a056d28},
	{"IME3_PROGRAMBUFFER_m_843", 0x5a056d2c},
	{"IME3_PROGRAMBUFFER_m_844", 0x5a056d30},
	{"IME3_PROGRAMBUFFER_m_845", 0x5a056d34},
	{"IME3_PROGRAMBUFFER_m_846", 0x5a056d38},
	{"IME3_PROGRAMBUFFER_m_847", 0x5a056d3c},
	{"IME3_PROGRAMBUFFER_m_848", 0x5a056d40},
	{"IME3_PROGRAMBUFFER_m_849", 0x5a056d44},
	{"IME3_PROGRAMBUFFER_m_850", 0x5a056d48},
	{"IME3_PROGRAMBUFFER_m_851", 0x5a056d4c},
	{"IME3_PROGRAMBUFFER_m_852", 0x5a056d50},
	{"IME3_PROGRAMBUFFER_m_853", 0x5a056d54},
	{"IME3_PROGRAMBUFFER_m_854", 0x5a056d58},
	{"IME3_PROGRAMBUFFER_m_855", 0x5a056d5c},
	{"IME3_PROGRAMBUFFER_m_856", 0x5a056d60},
	{"IME3_PROGRAMBUFFER_m_857", 0x5a056d64},
	{"IME3_PROGRAMBUFFER_m_858", 0x5a056d68},
	{"IME3_PROGRAMBUFFER_m_859", 0x5a056d6c},
	{"IME3_PROGRAMBUFFER_m_860", 0x5a056d70},
	{"IME3_PROGRAMBUFFER_m_861", 0x5a056d74},
	{"IME3_PROGRAMBUFFER_m_862", 0x5a056d78},
	{"IME3_PROGRAMBUFFER_m_863", 0x5a056d7c},
	{"IME3_PROGRAMBUFFER_m_864", 0x5a056d80},
	{"IME3_PROGRAMBUFFER_m_865", 0x5a056d84},
	{"IME3_PROGRAMBUFFER_m_866", 0x5a056d88},
	{"IME3_PROGRAMBUFFER_m_867", 0x5a056d8c},
	{"IME3_PROGRAMBUFFER_m_868", 0x5a056d90},
	{"IME3_PROGRAMBUFFER_m_869", 0x5a056d94},
	{"IME3_PROGRAMBUFFER_m_870", 0x5a056d98},
	{"IME3_PROGRAMBUFFER_m_871", 0x5a056d9c},
	{"IME3_PROGRAMBUFFER_m_872", 0x5a056da0},
	{"IME3_PROGRAMBUFFER_m_873", 0x5a056da4},
	{"IME3_PROGRAMBUFFER_m_874", 0x5a056da8},
	{"IME3_PROGRAMBUFFER_m_875", 0x5a056dac},
	{"IME3_PROGRAMBUFFER_m_876", 0x5a056db0},
	{"IME3_PROGRAMBUFFER_m_877", 0x5a056db4},
	{"IME3_PROGRAMBUFFER_m_878", 0x5a056db8},
	{"IME3_PROGRAMBUFFER_m_879", 0x5a056dbc},
	{"IME3_PROGRAMBUFFER_m_880", 0x5a056dc0},
	{"IME3_PROGRAMBUFFER_m_881", 0x5a056dc4},
	{"IME3_PROGRAMBUFFER_m_882", 0x5a056dc8},
	{"IME3_PROGRAMBUFFER_m_883", 0x5a056dcc},
	{"IME3_PROGRAMBUFFER_m_884", 0x5a056dd0},
	{"IME3_PROGRAMBUFFER_m_885", 0x5a056dd4},
	{"IME3_PROGRAMBUFFER_m_886", 0x5a056dd8},
	{"IME3_PROGRAMBUFFER_m_887", 0x5a056ddc},
	{"IME3_PROGRAMBUFFER_m_888", 0x5a056de0},
	{"IME3_PROGRAMBUFFER_m_889", 0x5a056de4},
	{"IME3_PROGRAMBUFFER_m_890", 0x5a056de8},
	{"IME3_PROGRAMBUFFER_m_891", 0x5a056dec},
	{"IME3_PROGRAMBUFFER_m_892", 0x5a056df0},
	{"IME3_PROGRAMBUFFER_m_893", 0x5a056df4},
	{"IME3_PROGRAMBUFFER_m_894", 0x5a056df8},
	{"IME3_PROGRAMBUFFER_m_895", 0x5a056dfc},
	{"IME3_PROGRAMBUFFER_m_896", 0x5a056e00},
	{"IME3_PROGRAMBUFFER_m_897", 0x5a056e04},
	{"IME3_PROGRAMBUFFER_m_898", 0x5a056e08},
	{"IME3_PROGRAMBUFFER_m_899", 0x5a056e0c},
	{"IME3_PROGRAMBUFFER_m_900", 0x5a056e10},
	{"IME3_PROGRAMBUFFER_m_901", 0x5a056e14},
	{"IME3_PROGRAMBUFFER_m_902", 0x5a056e18},
	{"IME3_PROGRAMBUFFER_m_903", 0x5a056e1c},
	{"IME3_PROGRAMBUFFER_m_904", 0x5a056e20},
	{"IME3_PROGRAMBUFFER_m_905", 0x5a056e24},
	{"IME3_PROGRAMBUFFER_m_906", 0x5a056e28},
	{"IME3_PROGRAMBUFFER_m_907", 0x5a056e2c},
	{"IME3_PROGRAMBUFFER_m_908", 0x5a056e30},
	{"IME3_PROGRAMBUFFER_m_909", 0x5a056e34},
	{"IME3_PROGRAMBUFFER_m_910", 0x5a056e38},
	{"IME3_PROGRAMBUFFER_m_911", 0x5a056e3c},
	{"IME3_PROGRAMBUFFER_m_912", 0x5a056e40},
	{"IME3_PROGRAMBUFFER_m_913", 0x5a056e44},
	{"IME3_PROGRAMBUFFER_m_914", 0x5a056e48},
	{"IME3_PROGRAMBUFFER_m_915", 0x5a056e4c},
	{"IME3_PROGRAMBUFFER_m_916", 0x5a056e50},
	{"IME3_PROGRAMBUFFER_m_917", 0x5a056e54},
	{"IME3_PROGRAMBUFFER_m_918", 0x5a056e58},
	{"IME3_PROGRAMBUFFER_m_919", 0x5a056e5c},
	{"IME3_PROGRAMBUFFER_m_920", 0x5a056e60},
	{"IME3_PROGRAMBUFFER_m_921", 0x5a056e64},
	{"IME3_PROGRAMBUFFER_m_922", 0x5a056e68},
	{"IME3_PROGRAMBUFFER_m_923", 0x5a056e6c},
	{"IME3_PROGRAMBUFFER_m_924", 0x5a056e70},
	{"IME3_PROGRAMBUFFER_m_925", 0x5a056e74},
	{"IME3_PROGRAMBUFFER_m_926", 0x5a056e78},
	{"IME3_PROGRAMBUFFER_m_927", 0x5a056e7c},
	{"IME3_PROGRAMBUFFER_m_928", 0x5a056e80},
	{"IME3_PROGRAMBUFFER_m_929", 0x5a056e84},
	{"IME3_PROGRAMBUFFER_m_930", 0x5a056e88},
	{"IME3_PROGRAMBUFFER_m_931", 0x5a056e8c},
	{"IME3_PROGRAMBUFFER_m_932", 0x5a056e90},
	{"IME3_PROGRAMBUFFER_m_933", 0x5a056e94},
	{"IME3_PROGRAMBUFFER_m_934", 0x5a056e98},
	{"IME3_PROGRAMBUFFER_m_935", 0x5a056e9c},
	{"IME3_PROGRAMBUFFER_m_936", 0x5a056ea0},
	{"IME3_PROGRAMBUFFER_m_937", 0x5a056ea4},
	{"IME3_PROGRAMBUFFER_m_938", 0x5a056ea8},
	{"IME3_PROGRAMBUFFER_m_939", 0x5a056eac},
	{"IME3_PROGRAMBUFFER_m_940", 0x5a056eb0},
	{"IME3_PROGRAMBUFFER_m_941", 0x5a056eb4},
	{"IME3_PROGRAMBUFFER_m_942", 0x5a056eb8},
	{"IME3_PROGRAMBUFFER_m_943", 0x5a056ebc},
	{"IME3_PROGRAMBUFFER_m_944", 0x5a056ec0},
	{"IME3_PROGRAMBUFFER_m_945", 0x5a056ec4},
	{"IME3_PROGRAMBUFFER_m_946", 0x5a056ec8},
	{"IME3_PROGRAMBUFFER_m_947", 0x5a056ecc},
	{"IME3_PROGRAMBUFFER_m_948", 0x5a056ed0},
	{"IME3_PROGRAMBUFFER_m_949", 0x5a056ed4},
	{"IME3_PROGRAMBUFFER_m_950", 0x5a056ed8},
	{"IME3_PROGRAMBUFFER_m_951", 0x5a056edc},
	{"IME3_PROGRAMBUFFER_m_952", 0x5a056ee0},
	{"IME3_PROGRAMBUFFER_m_953", 0x5a056ee4},
	{"IME3_PROGRAMBUFFER_m_954", 0x5a056ee8},
	{"IME3_PROGRAMBUFFER_m_955", 0x5a056eec},
	{"IME3_PROGRAMBUFFER_m_956", 0x5a056ef0},
	{"IME3_PROGRAMBUFFER_m_957", 0x5a056ef4},
	{"IME3_PROGRAMBUFFER_m_958", 0x5a056ef8},
	{"IME3_PROGRAMBUFFER_m_959", 0x5a056efc},
	{"IME3_PROGRAMBUFFER_m_960", 0x5a056f00},
	{"IME3_PROGRAMBUFFER_m_961", 0x5a056f04},
	{"IME3_PROGRAMBUFFER_m_962", 0x5a056f08},
	{"IME3_PROGRAMBUFFER_m_963", 0x5a056f0c},
	{"IME3_PROGRAMBUFFER_m_964", 0x5a056f10},
	{"IME3_PROGRAMBUFFER_m_965", 0x5a056f14},
	{"IME3_PROGRAMBUFFER_m_966", 0x5a056f18},
	{"IME3_PROGRAMBUFFER_m_967", 0x5a056f1c},
	{"IME3_PROGRAMBUFFER_m_968", 0x5a056f20},
	{"IME3_PROGRAMBUFFER_m_969", 0x5a056f24},
	{"IME3_PROGRAMBUFFER_m_970", 0x5a056f28},
	{"IME3_PROGRAMBUFFER_m_971", 0x5a056f2c},
	{"IME3_PROGRAMBUFFER_m_972", 0x5a056f30},
	{"IME3_PROGRAMBUFFER_m_973", 0x5a056f34},
	{"IME3_PROGRAMBUFFER_m_974", 0x5a056f38},
	{"IME3_PROGRAMBUFFER_m_975", 0x5a056f3c},
	{"IME3_PROGRAMBUFFER_m_976", 0x5a056f40},
	{"IME3_PROGRAMBUFFER_m_977", 0x5a056f44},
	{"IME3_PROGRAMBUFFER_m_978", 0x5a056f48},
	{"IME3_PROGRAMBUFFER_m_979", 0x5a056f4c},
	{"IME3_PROGRAMBUFFER_m_980", 0x5a056f50},
	{"IME3_PROGRAMBUFFER_m_981", 0x5a056f54},
	{"IME3_PROGRAMBUFFER_m_982", 0x5a056f58},
	{"IME3_PROGRAMBUFFER_m_983", 0x5a056f5c},
	{"IME3_PROGRAMBUFFER_m_984", 0x5a056f60},
	{"IME3_PROGRAMBUFFER_m_985", 0x5a056f64},
	{"IME3_PROGRAMBUFFER_m_986", 0x5a056f68},
	{"IME3_PROGRAMBUFFER_m_987", 0x5a056f6c},
	{"IME3_PROGRAMBUFFER_m_988", 0x5a056f70},
	{"IME3_PROGRAMBUFFER_m_989", 0x5a056f74},
	{"IME3_PROGRAMBUFFER_m_990", 0x5a056f78},
	{"IME3_PROGRAMBUFFER_m_991", 0x5a056f7c},
	{"IME3_PROGRAMBUFFER_m_992", 0x5a056f80},
	{"IME3_PROGRAMBUFFER_m_993", 0x5a056f84},
	{"IME3_PROGRAMBUFFER_m_994", 0x5a056f88},
	{"IME3_PROGRAMBUFFER_m_995", 0x5a056f8c},
	{"IME3_PROGRAMBUFFER_m_996", 0x5a056f90},
	{"IME3_PROGRAMBUFFER_m_997", 0x5a056f94},
	{"IME3_PROGRAMBUFFER_m_998", 0x5a056f98},
	{"IME3_PROGRAMBUFFER_m_999", 0x5a056f9c},
	{"IME3_PROGRAMBUFFER_m_1000", 0x5a056fa0},
	{"IME3_PROGRAMBUFFER_m_1001", 0x5a056fa4},
	{"IME3_PROGRAMBUFFER_m_1002", 0x5a056fa8},
	{"IME3_PROGRAMBUFFER_m_1003", 0x5a056fac},
	{"IME3_PROGRAMBUFFER_m_1004", 0x5a056fb0},
	{"IME3_PROGRAMBUFFER_m_1005", 0x5a056fb4},
	{"IME3_PROGRAMBUFFER_m_1006", 0x5a056fb8},
	{"IME3_PROGRAMBUFFER_m_1007", 0x5a056fbc},
	{"IME3_PROGRAMBUFFER_m_1008", 0x5a056fc0},
	{"IME3_PROGRAMBUFFER_m_1009", 0x5a056fc4},
	{"IME3_PROGRAMBUFFER_m_1010", 0x5a056fc8},
	{"IME3_PROGRAMBUFFER_m_1011", 0x5a056fcc},
	{"IME3_PROGRAMBUFFER_m_1012", 0x5a056fd0},
	{"IME3_PROGRAMBUFFER_m_1013", 0x5a056fd4},
	{"IME3_PROGRAMBUFFER_m_1014", 0x5a056fd8},
	{"IME3_PROGRAMBUFFER_m_1015", 0x5a056fdc},
	{"IME3_PROGRAMBUFFER_m_1016", 0x5a056fe0},
	{"IME3_PROGRAMBUFFER_m_1017", 0x5a056fe4},
	{"IME3_PROGRAMBUFFER_m_1018", 0x5a056fe8},
	{"IME3_PROGRAMBUFFER_m_1019", 0x5a056fec},
	{"IME3_PROGRAMBUFFER_m_1020", 0x5a056ff0},
	{"IME3_PROGRAMBUFFER_m_1021", 0x5a056ff4},
	{"IME3_PROGRAMBUFFER_m_1022", 0x5a056ff8},
	{"IME3_PROGRAMBUFFER_m_1023", 0x5a056ffc},
	{"IME3_PROGRAMBUFFER_m_1024", 0x5a057000},
	{"IME3_PROGRAMBUFFER_m_1025", 0x5a057004},
	{"IME3_PROGRAMBUFFER_m_1026", 0x5a057008},
	{"IME3_PROGRAMBUFFER_m_1027", 0x5a05700c},
	{"IME3_PROGRAMBUFFER_m_1028", 0x5a057010},
	{"IME3_PROGRAMBUFFER_m_1029", 0x5a057014},
	{"IME3_PROGRAMBUFFER_m_1030", 0x5a057018},
	{"IME3_PROGRAMBUFFER_m_1031", 0x5a05701c},
	{"IME3_PROGRAMBUFFER_m_1032", 0x5a057020},
	{"IME3_PROGRAMBUFFER_m_1033", 0x5a057024},
	{"IME3_PROGRAMBUFFER_m_1034", 0x5a057028},
	{"IME3_PROGRAMBUFFER_m_1035", 0x5a05702c},
	{"IME3_PROGRAMBUFFER_m_1036", 0x5a057030},
	{"IME3_PROGRAMBUFFER_m_1037", 0x5a057034},
	{"IME3_PROGRAMBUFFER_m_1038", 0x5a057038},
	{"IME3_PROGRAMBUFFER_m_1039", 0x5a05703c},
	{"IME3_PROGRAMBUFFER_m_1040", 0x5a057040},
	{"IME3_PROGRAMBUFFER_m_1041", 0x5a057044},
	{"IME3_PROGRAMBUFFER_m_1042", 0x5a057048},
	{"IME3_PROGRAMBUFFER_m_1043", 0x5a05704c},
	{"IME3_PROGRAMBUFFER_m_1044", 0x5a057050},
	{"IME3_PROGRAMBUFFER_m_1045", 0x5a057054},
	{"IME3_PROGRAMBUFFER_m_1046", 0x5a057058},
	{"IME3_PROGRAMBUFFER_m_1047", 0x5a05705c},
	{"IME3_PROGRAMBUFFER_m_1048", 0x5a057060},
	{"IME3_PROGRAMBUFFER_m_1049", 0x5a057064},
	{"IME3_PROGRAMBUFFER_m_1050", 0x5a057068},
	{"IME3_PROGRAMBUFFER_m_1051", 0x5a05706c},
	{"IME3_PROGRAMBUFFER_m_1052", 0x5a057070},
	{"IME3_PROGRAMBUFFER_m_1053", 0x5a057074},
	{"IME3_PROGRAMBUFFER_m_1054", 0x5a057078},
	{"IME3_PROGRAMBUFFER_m_1055", 0x5a05707c},
	{"IME3_PROGRAMBUFFER_m_1056", 0x5a057080},
	{"IME3_PROGRAMBUFFER_m_1057", 0x5a057084},
	{"IME3_PROGRAMBUFFER_m_1058", 0x5a057088},
	{"IME3_PROGRAMBUFFER_m_1059", 0x5a05708c},
	{"IME3_PROGRAMBUFFER_m_1060", 0x5a057090},
	{"IME3_PROGRAMBUFFER_m_1061", 0x5a057094},
	{"IME3_PROGRAMBUFFER_m_1062", 0x5a057098},
	{"IME3_PROGRAMBUFFER_m_1063", 0x5a05709c},
	{"IME3_PROGRAMBUFFER_m_1064", 0x5a0570a0},
	{"IME3_PROGRAMBUFFER_m_1065", 0x5a0570a4},
	{"IME3_PROGRAMBUFFER_m_1066", 0x5a0570a8},
	{"IME3_PROGRAMBUFFER_m_1067", 0x5a0570ac},
	{"IME3_PROGRAMBUFFER_m_1068", 0x5a0570b0},
	{"IME3_PROGRAMBUFFER_m_1069", 0x5a0570b4},
	{"IME3_PROGRAMBUFFER_m_1070", 0x5a0570b8},
	{"IME3_PROGRAMBUFFER_m_1071", 0x5a0570bc},
	{"IME3_PROGRAMBUFFER_m_1072", 0x5a0570c0},
	{"IME3_PROGRAMBUFFER_m_1073", 0x5a0570c4},
	{"IME3_PROGRAMBUFFER_m_1074", 0x5a0570c8},
	{"IME3_PROGRAMBUFFER_m_1075", 0x5a0570cc},
	{"IME3_PROGRAMBUFFER_m_1076", 0x5a0570d0},
	{"IME3_PROGRAMBUFFER_m_1077", 0x5a0570d4},
	{"IME3_PROGRAMBUFFER_m_1078", 0x5a0570d8},
	{"IME3_PROGRAMBUFFER_m_1079", 0x5a0570dc},
	{"IME3_PROGRAMBUFFER_m_1080", 0x5a0570e0},
	{"IME3_PROGRAMBUFFER_m_1081", 0x5a0570e4},
	{"IME3_PROGRAMBUFFER_m_1082", 0x5a0570e8},
	{"IME3_PROGRAMBUFFER_m_1083", 0x5a0570ec},
	{"IME3_PROGRAMBUFFER_m_1084", 0x5a0570f0},
	{"IME3_PROGRAMBUFFER_m_1085", 0x5a0570f4},
	{"IME3_PROGRAMBUFFER_m_1086", 0x5a0570f8},
	{"IME3_PROGRAMBUFFER_m_1087", 0x5a0570fc},
	{"IME3_PROGRAMBUFFER_m_1088", 0x5a057100},
	{"IME3_PROGRAMBUFFER_m_1089", 0x5a057104},
	{"IME3_PROGRAMBUFFER_m_1090", 0x5a057108},
	{"IME3_PROGRAMBUFFER_m_1091", 0x5a05710c},
	{"IME3_PROGRAMBUFFER_m_1092", 0x5a057110},
	{"IME3_PROGRAMBUFFER_m_1093", 0x5a057114},
	{"IME3_PROGRAMBUFFER_m_1094", 0x5a057118},
	{"IME3_PROGRAMBUFFER_m_1095", 0x5a05711c},
	{"IME3_PROGRAMBUFFER_m_1096", 0x5a057120},
	{"IME3_PROGRAMBUFFER_m_1097", 0x5a057124},
	{"IME3_PROGRAMBUFFER_m_1098", 0x5a057128},
	{"IME3_PROGRAMBUFFER_m_1099", 0x5a05712c},
	{"IME3_PROGRAMBUFFER_m_1100", 0x5a057130},
	{"IME3_PROGRAMBUFFER_m_1101", 0x5a057134},
	{"IME3_PROGRAMBUFFER_m_1102", 0x5a057138},
	{"IME3_PROGRAMBUFFER_m_1103", 0x5a05713c},
	{"IME3_PROGRAMBUFFER_m_1104", 0x5a057140},
	{"IME3_PROGRAMBUFFER_m_1105", 0x5a057144},
	{"IME3_PROGRAMBUFFER_m_1106", 0x5a057148},
	{"IME3_PROGRAMBUFFER_m_1107", 0x5a05714c},
	{"IME3_PROGRAMBUFFER_m_1108", 0x5a057150},
	{"IME3_PROGRAMBUFFER_m_1109", 0x5a057154},
	{"IME3_PROGRAMBUFFER_m_1110", 0x5a057158},
	{"IME3_PROGRAMBUFFER_m_1111", 0x5a05715c},
	{"IME3_PROGRAMBUFFER_m_1112", 0x5a057160},
	{"IME3_PROGRAMBUFFER_m_1113", 0x5a057164},
	{"IME3_PROGRAMBUFFER_m_1114", 0x5a057168},
	{"IME3_PROGRAMBUFFER_m_1115", 0x5a05716c},
	{"IME3_PROGRAMBUFFER_m_1116", 0x5a057170},
	{"IME3_PROGRAMBUFFER_m_1117", 0x5a057174},
	{"IME3_PROGRAMBUFFER_m_1118", 0x5a057178},
	{"IME3_PROGRAMBUFFER_m_1119", 0x5a05717c},
	{"IME3_PROGRAMBUFFER_m_1120", 0x5a057180},
	{"IME3_PROGRAMBUFFER_m_1121", 0x5a057184},
	{"IME3_PROGRAMBUFFER_m_1122", 0x5a057188},
	{"IME3_PROGRAMBUFFER_m_1123", 0x5a05718c},
	{"IME3_PROGRAMBUFFER_m_1124", 0x5a057190},
	{"IME3_PROGRAMBUFFER_m_1125", 0x5a057194},
	{"IME3_PROGRAMBUFFER_m_1126", 0x5a057198},
	{"IME3_PROGRAMBUFFER_m_1127", 0x5a05719c},
	{"IME3_PROGRAMBUFFER_m_1128", 0x5a0571a0},
	{"IME3_PROGRAMBUFFER_m_1129", 0x5a0571a4},
	{"IME3_PROGRAMBUFFER_m_1130", 0x5a0571a8},
	{"IME3_PROGRAMBUFFER_m_1131", 0x5a0571ac},
	{"IME3_PROGRAMBUFFER_m_1132", 0x5a0571b0},
	{"IME3_PROGRAMBUFFER_m_1133", 0x5a0571b4},
	{"IME3_PROGRAMBUFFER_m_1134", 0x5a0571b8},
	{"IME3_PROGRAMBUFFER_m_1135", 0x5a0571bc},
	{"IME3_PROGRAMBUFFER_m_1136", 0x5a0571c0},
	{"IME3_PROGRAMBUFFER_m_1137", 0x5a0571c4},
	{"IME3_PROGRAMBUFFER_m_1138", 0x5a0571c8},
	{"IME3_PROGRAMBUFFER_m_1139", 0x5a0571cc},
	{"IME3_PROGRAMBUFFER_m_1140", 0x5a0571d0},
	{"IME3_PROGRAMBUFFER_m_1141", 0x5a0571d4},
	{"IME3_PROGRAMBUFFER_m_1142", 0x5a0571d8},
	{"IME3_PROGRAMBUFFER_m_1143", 0x5a0571dc},
	{"IME3_PROGRAMBUFFER_m_1144", 0x5a0571e0},
	{"IME3_PROGRAMBUFFER_m_1145", 0x5a0571e4},
	{"IME3_PROGRAMBUFFER_m_1146", 0x5a0571e8},
	{"IME3_PROGRAMBUFFER_m_1147", 0x5a0571ec},
	{"IME3_PROGRAMBUFFER_m_1148", 0x5a0571f0},
	{"IME3_PROGRAMBUFFER_m_1149", 0x5a0571f4},
	{"IME3_PROGRAMBUFFER_m_1150", 0x5a0571f8},
	{"IME3_PROGRAMBUFFER_m_1151", 0x5a0571fc},
	{"IME3_PROGRAMBUFFER_m_1152", 0x5a057200},
	{"IME3_PROGRAMBUFFER_m_1153", 0x5a057204},
	{"IME3_PROGRAMBUFFER_m_1154", 0x5a057208},
	{"IME3_PROGRAMBUFFER_m_1155", 0x5a05720c},
	{"IME3_PROGRAMBUFFER_m_1156", 0x5a057210},
	{"IME3_PROGRAMBUFFER_m_1157", 0x5a057214},
	{"IME3_PROGRAMBUFFER_m_1158", 0x5a057218},
	{"IME3_PROGRAMBUFFER_m_1159", 0x5a05721c},
	{"IME3_PROGRAMBUFFER_m_1160", 0x5a057220},
	{"IME3_PROGRAMBUFFER_m_1161", 0x5a057224},
	{"IME3_PROGRAMBUFFER_m_1162", 0x5a057228},
	{"IME3_PROGRAMBUFFER_m_1163", 0x5a05722c},
	{"IME3_PROGRAMBUFFER_m_1164", 0x5a057230},
	{"IME3_PROGRAMBUFFER_m_1165", 0x5a057234},
	{"IME3_PROGRAMBUFFER_m_1166", 0x5a057238},
	{"IME3_PROGRAMBUFFER_m_1167", 0x5a05723c},
	{"IME3_PROGRAMBUFFER_m_1168", 0x5a057240},
	{"IME3_PROGRAMBUFFER_m_1169", 0x5a057244},
	{"IME3_PROGRAMBUFFER_m_1170", 0x5a057248},
	{"IME3_PROGRAMBUFFER_m_1171", 0x5a05724c},
	{"IME3_PROGRAMBUFFER_m_1172", 0x5a057250},
	{"IME3_PROGRAMBUFFER_m_1173", 0x5a057254},
	{"IME3_PROGRAMBUFFER_m_1174", 0x5a057258},
	{"IME3_PROGRAMBUFFER_m_1175", 0x5a05725c},
	{"IME3_PROGRAMBUFFER_m_1176", 0x5a057260},
	{"IME3_PROGRAMBUFFER_m_1177", 0x5a057264},
	{"IME3_PROGRAMBUFFER_m_1178", 0x5a057268},
	{"IME3_PROGRAMBUFFER_m_1179", 0x5a05726c},
	{"IME3_PROGRAMBUFFER_m_1180", 0x5a057270},
	{"IME3_PROGRAMBUFFER_m_1181", 0x5a057274},
	{"IME3_PROGRAMBUFFER_m_1182", 0x5a057278},
	{"IME3_PROGRAMBUFFER_m_1183", 0x5a05727c},
	{"IME3_PROGRAMBUFFER_m_1184", 0x5a057280},
	{"IME3_PROGRAMBUFFER_m_1185", 0x5a057284},
	{"IME3_PROGRAMBUFFER_m_1186", 0x5a057288},
	{"IME3_PROGRAMBUFFER_m_1187", 0x5a05728c},
	{"IME3_PROGRAMBUFFER_m_1188", 0x5a057290},
	{"IME3_PROGRAMBUFFER_m_1189", 0x5a057294},
	{"IME3_PROGRAMBUFFER_m_1190", 0x5a057298},
	{"IME3_PROGRAMBUFFER_m_1191", 0x5a05729c},
	{"IME3_PROGRAMBUFFER_m_1192", 0x5a0572a0},
	{"IME3_PROGRAMBUFFER_m_1193", 0x5a0572a4},
	{"IME3_PROGRAMBUFFER_m_1194", 0x5a0572a8},
	{"IME3_PROGRAMBUFFER_m_1195", 0x5a0572ac},
	{"IME3_PROGRAMBUFFER_m_1196", 0x5a0572b0},
	{"IME3_PROGRAMBUFFER_m_1197", 0x5a0572b4},
	{"IME3_PROGRAMBUFFER_m_1198", 0x5a0572b8},
	{"IME3_PROGRAMBUFFER_m_1199", 0x5a0572bc},
	{"IME3_PROGRAMBUFFER_m_1200", 0x5a0572c0},
	{"IME3_PROGRAMBUFFER_m_1201", 0x5a0572c4},
	{"IME3_PROGRAMBUFFER_m_1202", 0x5a0572c8},
	{"IME3_PROGRAMBUFFER_m_1203", 0x5a0572cc},
	{"IME3_PROGRAMBUFFER_m_1204", 0x5a0572d0},
	{"IME3_PROGRAMBUFFER_m_1205", 0x5a0572d4},
	{"IME3_PROGRAMBUFFER_m_1206", 0x5a0572d8},
	{"IME3_PROGRAMBUFFER_m_1207", 0x5a0572dc},
	{"IME3_PROGRAMBUFFER_m_1208", 0x5a0572e0},
	{"IME3_PROGRAMBUFFER_m_1209", 0x5a0572e4},
	{"IME3_PROGRAMBUFFER_m_1210", 0x5a0572e8},
	{"IME3_PROGRAMBUFFER_m_1211", 0x5a0572ec},
	{"IME3_PROGRAMBUFFER_m_1212", 0x5a0572f0},
	{"IME3_PROGRAMBUFFER_m_1213", 0x5a0572f4},
	{"IME3_PROGRAMBUFFER_m_1214", 0x5a0572f8},
	{"IME3_PROGRAMBUFFER_m_1215", 0x5a0572fc},
	{"IME3_PROGRAMBUFFER_m_1216", 0x5a057300},
	{"IME3_PROGRAMBUFFER_m_1217", 0x5a057304},
	{"IME3_PROGRAMBUFFER_m_1218", 0x5a057308},
	{"IME3_PROGRAMBUFFER_m_1219", 0x5a05730c},
	{"IME3_PROGRAMBUFFER_m_1220", 0x5a057310},
	{"IME3_PROGRAMBUFFER_m_1221", 0x5a057314},
	{"IME3_PROGRAMBUFFER_m_1222", 0x5a057318},
	{"IME3_PROGRAMBUFFER_m_1223", 0x5a05731c},
	{"IME3_PROGRAMBUFFER_m_1224", 0x5a057320},
	{"IME3_PROGRAMBUFFER_m_1225", 0x5a057324},
	{"IME3_PROGRAMBUFFER_m_1226", 0x5a057328},
	{"IME3_PROGRAMBUFFER_m_1227", 0x5a05732c},
	{"IME3_PROGRAMBUFFER_m_1228", 0x5a057330},
	{"IME3_PROGRAMBUFFER_m_1229", 0x5a057334},
	{"IME3_PROGRAMBUFFER_m_1230", 0x5a057338},
	{"IME3_PROGRAMBUFFER_m_1231", 0x5a05733c},
	{"IME3_PROGRAMBUFFER_m_1232", 0x5a057340},
	{"IME3_PROGRAMBUFFER_m_1233", 0x5a057344},
	{"IME3_PROGRAMBUFFER_m_1234", 0x5a057348},
	{"IME3_PROGRAMBUFFER_m_1235", 0x5a05734c},
	{"IME3_PROGRAMBUFFER_m_1236", 0x5a057350},
	{"IME3_PROGRAMBUFFER_m_1237", 0x5a057354},
	{"IME3_PROGRAMBUFFER_m_1238", 0x5a057358},
	{"IME3_PROGRAMBUFFER_m_1239", 0x5a05735c},
	{"IME3_PROGRAMBUFFER_m_1240", 0x5a057360},
	{"IME3_PROGRAMBUFFER_m_1241", 0x5a057364},
	{"IME3_PROGRAMBUFFER_m_1242", 0x5a057368},
	{"IME3_PROGRAMBUFFER_m_1243", 0x5a05736c},
	{"IME3_PROGRAMBUFFER_m_1244", 0x5a057370},
	{"IME3_PROGRAMBUFFER_m_1245", 0x5a057374},
	{"IME3_PROGRAMBUFFER_m_1246", 0x5a057378},
	{"IME3_PROGRAMBUFFER_m_1247", 0x5a05737c},
	{"IME3_PROGRAMBUFFER_m_1248", 0x5a057380},
	{"IME3_PROGRAMBUFFER_m_1249", 0x5a057384},
	{"IME3_PROGRAMBUFFER_m_1250", 0x5a057388},
	{"IME3_PROGRAMBUFFER_m_1251", 0x5a05738c},
	{"IME3_PROGRAMBUFFER_m_1252", 0x5a057390},
	{"IME3_PROGRAMBUFFER_m_1253", 0x5a057394},
	{"IME3_PROGRAMBUFFER_m_1254", 0x5a057398},
	{"IME3_PROGRAMBUFFER_m_1255", 0x5a05739c},
	{"IME3_PROGRAMBUFFER_m_1256", 0x5a0573a0},
	{"IME3_PROGRAMBUFFER_m_1257", 0x5a0573a4},
	{"IME3_PROGRAMBUFFER_m_1258", 0x5a0573a8},
	{"IME3_PROGRAMBUFFER_m_1259", 0x5a0573ac},
	{"IME3_PROGRAMBUFFER_m_1260", 0x5a0573b0},
	{"IME3_PROGRAMBUFFER_m_1261", 0x5a0573b4},
	{"IME3_PROGRAMBUFFER_m_1262", 0x5a0573b8},
	{"IME3_PROGRAMBUFFER_m_1263", 0x5a0573bc},
	{"IME3_PROGRAMBUFFER_m_1264", 0x5a0573c0},
	{"IME3_PROGRAMBUFFER_m_1265", 0x5a0573c4},
	{"IME3_PROGRAMBUFFER_m_1266", 0x5a0573c8},
	{"IME3_PROGRAMBUFFER_m_1267", 0x5a0573cc},
	{"IME3_PROGRAMBUFFER_m_1268", 0x5a0573d0},
	{"IME3_PROGRAMBUFFER_m_1269", 0x5a0573d4},
	{"IME3_PROGRAMBUFFER_m_1270", 0x5a0573d8},
	{"IME3_PROGRAMBUFFER_m_1271", 0x5a0573dc},
	{"IME3_PROGRAMBUFFER_m_1272", 0x5a0573e0},
	{"IME3_PROGRAMBUFFER_m_1273", 0x5a0573e4},
	{"IME3_PROGRAMBUFFER_m_1274", 0x5a0573e8},
	{"IME3_PROGRAMBUFFER_m_1275", 0x5a0573ec},
	{"IME3_PROGRAMBUFFER_m_1276", 0x5a0573f0},
	{"IME3_PROGRAMBUFFER_m_1277", 0x5a0573f4},
	{"IME3_PROGRAMBUFFER_m_1278", 0x5a0573f8},
	{"IME3_PROGRAMBUFFER_m_1279", 0x5a0573fc},
	{"IME3_PROGRAMBUFFER_m_1280", 0x5a057400},
	{"IME3_PROGRAMBUFFER_m_1281", 0x5a057404},
	{"IME3_PROGRAMBUFFER_m_1282", 0x5a057408},
	{"IME3_PROGRAMBUFFER_m_1283", 0x5a05740c},
	{"IME3_PROGRAMBUFFER_m_1284", 0x5a057410},
	{"IME3_PROGRAMBUFFER_m_1285", 0x5a057414},
	{"IME3_PROGRAMBUFFER_m_1286", 0x5a057418},
	{"IME3_PROGRAMBUFFER_m_1287", 0x5a05741c},
	{"IME3_PROGRAMBUFFER_m_1288", 0x5a057420},
	{"IME3_PROGRAMBUFFER_m_1289", 0x5a057424},
	{"IME3_PROGRAMBUFFER_m_1290", 0x5a057428},
	{"IME3_PROGRAMBUFFER_m_1291", 0x5a05742c},
	{"IME3_PROGRAMBUFFER_m_1292", 0x5a057430},
	{"IME3_PROGRAMBUFFER_m_1293", 0x5a057434},
	{"IME3_PROGRAMBUFFER_m_1294", 0x5a057438},
	{"IME3_PROGRAMBUFFER_m_1295", 0x5a05743c},
	{"IME3_PROGRAMBUFFER_m_1296", 0x5a057440},
	{"IME3_PROGRAMBUFFER_m_1297", 0x5a057444},
	{"IME3_PROGRAMBUFFER_m_1298", 0x5a057448},
	{"IME3_PROGRAMBUFFER_m_1299", 0x5a05744c},
	{"IME3_PROGRAMBUFFER_m_1300", 0x5a057450},
	{"IME3_PROGRAMBUFFER_m_1301", 0x5a057454},
	{"IME3_PROGRAMBUFFER_m_1302", 0x5a057458},
	{"IME3_PROGRAMBUFFER_m_1303", 0x5a05745c},
	{"IME3_PROGRAMBUFFER_m_1304", 0x5a057460},
	{"IME3_PROGRAMBUFFER_m_1305", 0x5a057464},
	{"IME3_PROGRAMBUFFER_m_1306", 0x5a057468},
	{"IME3_PROGRAMBUFFER_m_1307", 0x5a05746c},
	{"IME3_PROGRAMBUFFER_m_1308", 0x5a057470},
	{"IME3_PROGRAMBUFFER_m_1309", 0x5a057474},
	{"IME3_PROGRAMBUFFER_m_1310", 0x5a057478},
	{"IME3_PROGRAMBUFFER_m_1311", 0x5a05747c},
	{"IME3_PROGRAMBUFFER_m_1312", 0x5a057480},
	{"IME3_PROGRAMBUFFER_m_1313", 0x5a057484},
	{"IME3_PROGRAMBUFFER_m_1314", 0x5a057488},
	{"IME3_PROGRAMBUFFER_m_1315", 0x5a05748c},
	{"IME3_PROGRAMBUFFER_m_1316", 0x5a057490},
	{"IME3_PROGRAMBUFFER_m_1317", 0x5a057494},
	{"IME3_PROGRAMBUFFER_m_1318", 0x5a057498},
	{"IME3_PROGRAMBUFFER_m_1319", 0x5a05749c},
	{"IME3_PROGRAMBUFFER_m_1320", 0x5a0574a0},
	{"IME3_PROGRAMBUFFER_m_1321", 0x5a0574a4},
	{"IME3_PROGRAMBUFFER_m_1322", 0x5a0574a8},
	{"IME3_PROGRAMBUFFER_m_1323", 0x5a0574ac},
	{"IME3_PROGRAMBUFFER_m_1324", 0x5a0574b0},
	{"IME3_PROGRAMBUFFER_m_1325", 0x5a0574b4},
	{"IME3_PROGRAMBUFFER_m_1326", 0x5a0574b8},
	{"IME3_PROGRAMBUFFER_m_1327", 0x5a0574bc},
	{"IME3_PROGRAMBUFFER_m_1328", 0x5a0574c0},
	{"IME3_PROGRAMBUFFER_m_1329", 0x5a0574c4},
	{"IME3_PROGRAMBUFFER_m_1330", 0x5a0574c8},
	{"IME3_PROGRAMBUFFER_m_1331", 0x5a0574cc},
	{"IME3_PROGRAMBUFFER_m_1332", 0x5a0574d0},
	{"IME3_PROGRAMBUFFER_m_1333", 0x5a0574d4},
	{"IME3_PROGRAMBUFFER_m_1334", 0x5a0574d8},
	{"IME3_PROGRAMBUFFER_m_1335", 0x5a0574dc},
	{"IME3_PROGRAMBUFFER_m_1336", 0x5a0574e0},
	{"IME3_PROGRAMBUFFER_m_1337", 0x5a0574e4},
	{"IME3_PROGRAMBUFFER_m_1338", 0x5a0574e8},
	{"IME3_PROGRAMBUFFER_m_1339", 0x5a0574ec},
	{"IME3_PROGRAMBUFFER_m_1340", 0x5a0574f0},
	{"IME3_PROGRAMBUFFER_m_1341", 0x5a0574f4},
	{"IME3_PROGRAMBUFFER_m_1342", 0x5a0574f8},
	{"IME3_PROGRAMBUFFER_m_1343", 0x5a0574fc},
	{"IME3_PROGRAMBUFFER_m_1344", 0x5a057500},
	{"IME3_PROGRAMBUFFER_m_1345", 0x5a057504},
	{"IME3_PROGRAMBUFFER_m_1346", 0x5a057508},
	{"IME3_PROGRAMBUFFER_m_1347", 0x5a05750c},
	{"IME3_PROGRAMBUFFER_m_1348", 0x5a057510},
	{"IME3_PROGRAMBUFFER_m_1349", 0x5a057514},
	{"IME3_PROGRAMBUFFER_m_1350", 0x5a057518},
	{"IME3_PROGRAMBUFFER_m_1351", 0x5a05751c},
	{"IME3_PROGRAMBUFFER_m_1352", 0x5a057520},
	{"IME3_PROGRAMBUFFER_m_1353", 0x5a057524},
	{"IME3_PROGRAMBUFFER_m_1354", 0x5a057528},
	{"IME3_PROGRAMBUFFER_m_1355", 0x5a05752c},
	{"IME3_PROGRAMBUFFER_m_1356", 0x5a057530},
	{"IME3_PROGRAMBUFFER_m_1357", 0x5a057534},
	{"IME3_PROGRAMBUFFER_m_1358", 0x5a057538},
	{"IME3_PROGRAMBUFFER_m_1359", 0x5a05753c},
	{"IME3_PROGRAMBUFFER_m_1360", 0x5a057540},
	{"IME3_PROGRAMBUFFER_m_1361", 0x5a057544},
	{"IME3_PROGRAMBUFFER_m_1362", 0x5a057548},
	{"IME3_PROGRAMBUFFER_m_1363", 0x5a05754c},
	{"IME3_PROGRAMBUFFER_m_1364", 0x5a057550},
	{"IME3_PROGRAMBUFFER_m_1365", 0x5a057554},
	{"IME3_PROGRAMBUFFER_m_1366", 0x5a057558},
	{"IME3_PROGRAMBUFFER_m_1367", 0x5a05755c},
	{"IME3_PROGRAMBUFFER_m_1368", 0x5a057560},
	{"IME3_PROGRAMBUFFER_m_1369", 0x5a057564},
	{"IME3_PROGRAMBUFFER_m_1370", 0x5a057568},
	{"IME3_PROGRAMBUFFER_m_1371", 0x5a05756c},
	{"IME3_PROGRAMBUFFER_m_1372", 0x5a057570},
	{"IME3_PROGRAMBUFFER_m_1373", 0x5a057574},
	{"IME3_PROGRAMBUFFER_m_1374", 0x5a057578},
	{"IME3_PROGRAMBUFFER_m_1375", 0x5a05757c},
	{"IME3_PROGRAMBUFFER_m_1376", 0x5a057580},
	{"IME3_PROGRAMBUFFER_m_1377", 0x5a057584},
	{"IME3_PROGRAMBUFFER_m_1378", 0x5a057588},
	{"IME3_PROGRAMBUFFER_m_1379", 0x5a05758c},
	{"IME3_PROGRAMBUFFER_m_1380", 0x5a057590},
	{"IME3_PROGRAMBUFFER_m_1381", 0x5a057594},
	{"IME3_PROGRAMBUFFER_m_1382", 0x5a057598},
	{"IME3_PROGRAMBUFFER_m_1383", 0x5a05759c},
	{"IME3_PROGRAMBUFFER_m_1384", 0x5a0575a0},
	{"IME3_PROGRAMBUFFER_m_1385", 0x5a0575a4},
	{"IME3_PROGRAMBUFFER_m_1386", 0x5a0575a8},
	{"IME3_PROGRAMBUFFER_m_1387", 0x5a0575ac},
	{"IME3_PROGRAMBUFFER_m_1388", 0x5a0575b0},
	{"IME3_PROGRAMBUFFER_m_1389", 0x5a0575b4},
	{"IME3_PROGRAMBUFFER_m_1390", 0x5a0575b8},
	{"IME3_PROGRAMBUFFER_m_1391", 0x5a0575bc},
	{"IME3_PROGRAMBUFFER_m_1392", 0x5a0575c0},
	{"IME3_PROGRAMBUFFER_m_1393", 0x5a0575c4},
	{"IME3_PROGRAMBUFFER_m_1394", 0x5a0575c8},
	{"IME3_PROGRAMBUFFER_m_1395", 0x5a0575cc},
	{"IME3_PROGRAMBUFFER_m_1396", 0x5a0575d0},
	{"IME3_PROGRAMBUFFER_m_1397", 0x5a0575d4},
	{"IME3_PROGRAMBUFFER_m_1398", 0x5a0575d8},
	{"IME3_PROGRAMBUFFER_m_1399", 0x5a0575dc},
	{"IME3_PROGRAMBUFFER_m_1400", 0x5a0575e0},
	{"IME3_PROGRAMBUFFER_m_1401", 0x5a0575e4},
	{"IME3_PROGRAMBUFFER_m_1402", 0x5a0575e8},
	{"IME3_PROGRAMBUFFER_m_1403", 0x5a0575ec},
	{"IME3_PROGRAMBUFFER_m_1404", 0x5a0575f0},
	{"IME3_PROGRAMBUFFER_m_1405", 0x5a0575f4},
	{"IME3_PROGRAMBUFFER_m_1406", 0x5a0575f8},
	{"IME3_PROGRAMBUFFER_m_1407", 0x5a0575fc},
	{"IME3_PROGRAMBUFFER_m_1408", 0x5a057600},
	{"IME3_PROGRAMBUFFER_m_1409", 0x5a057604},
	{"IME3_PROGRAMBUFFER_m_1410", 0x5a057608},
	{"IME3_PROGRAMBUFFER_m_1411", 0x5a05760c},
	{"IME3_PROGRAMBUFFER_m_1412", 0x5a057610},
	{"IME3_PROGRAMBUFFER_m_1413", 0x5a057614},
	{"IME3_PROGRAMBUFFER_m_1414", 0x5a057618},
	{"IME3_PROGRAMBUFFER_m_1415", 0x5a05761c},
	{"IME3_PROGRAMBUFFER_m_1416", 0x5a057620},
	{"IME3_PROGRAMBUFFER_m_1417", 0x5a057624},
	{"IME3_PROGRAMBUFFER_m_1418", 0x5a057628},
	{"IME3_PROGRAMBUFFER_m_1419", 0x5a05762c},
	{"IME3_PROGRAMBUFFER_m_1420", 0x5a057630},
	{"IME3_PROGRAMBUFFER_m_1421", 0x5a057634},
	{"IME3_PROGRAMBUFFER_m_1422", 0x5a057638},
	{"IME3_PROGRAMBUFFER_m_1423", 0x5a05763c},
	{"IME3_PROGRAMBUFFER_m_1424", 0x5a057640},
	{"IME3_PROGRAMBUFFER_m_1425", 0x5a057644},
	{"IME3_PROGRAMBUFFER_m_1426", 0x5a057648},
	{"IME3_PROGRAMBUFFER_m_1427", 0x5a05764c},
	{"IME3_PROGRAMBUFFER_m_1428", 0x5a057650},
	{"IME3_PROGRAMBUFFER_m_1429", 0x5a057654},
	{"IME3_PROGRAMBUFFER_m_1430", 0x5a057658},
	{"IME3_PROGRAMBUFFER_m_1431", 0x5a05765c},
	{"IME3_PROGRAMBUFFER_m_1432", 0x5a057660},
	{"IME3_PROGRAMBUFFER_m_1433", 0x5a057664},
	{"IME3_PROGRAMBUFFER_m_1434", 0x5a057668},
	{"IME3_PROGRAMBUFFER_m_1435", 0x5a05766c},
	{"IME3_PROGRAMBUFFER_m_1436", 0x5a057670},
	{"IME3_PROGRAMBUFFER_m_1437", 0x5a057674},
	{"IME3_PROGRAMBUFFER_m_1438", 0x5a057678},
	{"IME3_PROGRAMBUFFER_m_1439", 0x5a05767c},
	{"IME3_PROGRAMBUFFER_m_1440", 0x5a057680},
	{"IME3_PROGRAMBUFFER_m_1441", 0x5a057684},
	{"IME3_PROGRAMBUFFER_m_1442", 0x5a057688},
	{"IME3_PROGRAMBUFFER_m_1443", 0x5a05768c},
	{"IME3_PROGRAMBUFFER_m_1444", 0x5a057690},
	{"IME3_PROGRAMBUFFER_m_1445", 0x5a057694},
	{"IME3_PROGRAMBUFFER_m_1446", 0x5a057698},
	{"IME3_PROGRAMBUFFER_m_1447", 0x5a05769c},
	{"IME3_PROGRAMBUFFER_m_1448", 0x5a0576a0},
	{"IME3_PROGRAMBUFFER_m_1449", 0x5a0576a4},
	{"IME3_PROGRAMBUFFER_m_1450", 0x5a0576a8},
	{"IME3_PROGRAMBUFFER_m_1451", 0x5a0576ac},
	{"IME3_PROGRAMBUFFER_m_1452", 0x5a0576b0},
	{"IME3_PROGRAMBUFFER_m_1453", 0x5a0576b4},
	{"IME3_PROGRAMBUFFER_m_1454", 0x5a0576b8},
	{"IME3_PROGRAMBUFFER_m_1455", 0x5a0576bc},
	{"IME3_PROGRAMBUFFER_m_1456", 0x5a0576c0},
	{"IME3_PROGRAMBUFFER_m_1457", 0x5a0576c4},
	{"IME3_PROGRAMBUFFER_m_1458", 0x5a0576c8},
	{"IME3_PROGRAMBUFFER_m_1459", 0x5a0576cc},
	{"IME3_PROGRAMBUFFER_m_1460", 0x5a0576d0},
	{"IME3_PROGRAMBUFFER_m_1461", 0x5a0576d4},
	{"IME3_PROGRAMBUFFER_m_1462", 0x5a0576d8},
	{"IME3_PROGRAMBUFFER_m_1463", 0x5a0576dc},
	{"IME3_PROGRAMBUFFER_m_1464", 0x5a0576e0},
	{"IME3_PROGRAMBUFFER_m_1465", 0x5a0576e4},
	{"IME3_PROGRAMBUFFER_m_1466", 0x5a0576e8},
	{"IME3_PROGRAMBUFFER_m_1467", 0x5a0576ec},
	{"IME3_PROGRAMBUFFER_m_1468", 0x5a0576f0},
	{"IME3_PROGRAMBUFFER_m_1469", 0x5a0576f4},
	{"IME3_PROGRAMBUFFER_m_1470", 0x5a0576f8},
	{"IME3_PROGRAMBUFFER_m_1471", 0x5a0576fc},
	{"IME3_PROGRAMBUFFER_m_1472", 0x5a057700},
	{"IME3_PROGRAMBUFFER_m_1473", 0x5a057704},
	{"IME3_PROGRAMBUFFER_m_1474", 0x5a057708},
	{"IME3_PROGRAMBUFFER_m_1475", 0x5a05770c},
	{"IME3_PROGRAMBUFFER_m_1476", 0x5a057710},
	{"IME3_PROGRAMBUFFER_m_1477", 0x5a057714},
	{"IME3_PROGRAMBUFFER_m_1478", 0x5a057718},
	{"IME3_PROGRAMBUFFER_m_1479", 0x5a05771c},
	{"IME3_PROGRAMBUFFER_m_1480", 0x5a057720},
	{"IME3_PROGRAMBUFFER_m_1481", 0x5a057724},
	{"IME3_PROGRAMBUFFER_m_1482", 0x5a057728},
	{"IME3_PROGRAMBUFFER_m_1483", 0x5a05772c},
	{"IME3_PROGRAMBUFFER_m_1484", 0x5a057730},
	{"IME3_PROGRAMBUFFER_m_1485", 0x5a057734},
	{"IME3_PROGRAMBUFFER_m_1486", 0x5a057738},
	{"IME3_PROGRAMBUFFER_m_1487", 0x5a05773c},
	{"IME3_PROGRAMBUFFER_m_1488", 0x5a057740},
	{"IME3_PROGRAMBUFFER_m_1489", 0x5a057744},
	{"IME3_PROGRAMBUFFER_m_1490", 0x5a057748},
	{"IME3_PROGRAMBUFFER_m_1491", 0x5a05774c},
	{"IME3_PROGRAMBUFFER_m_1492", 0x5a057750},
	{"IME3_PROGRAMBUFFER_m_1493", 0x5a057754},
	{"IME3_PROGRAMBUFFER_m_1494", 0x5a057758},
	{"IME3_PROGRAMBUFFER_m_1495", 0x5a05775c},
	{"IME3_PROGRAMBUFFER_m_1496", 0x5a057760},
	{"IME3_PROGRAMBUFFER_m_1497", 0x5a057764},
	{"IME3_PROGRAMBUFFER_m_1498", 0x5a057768},
	{"IME3_PROGRAMBUFFER_m_1499", 0x5a05776c},
	{"IME3_PROGRAMBUFFER_m_1500", 0x5a057770},
	{"IME3_PROGRAMBUFFER_m_1501", 0x5a057774},
	{"IME3_PROGRAMBUFFER_m_1502", 0x5a057778},
	{"IME3_PROGRAMBUFFER_m_1503", 0x5a05777c},
	{"IME3_PROGRAMBUFFER_m_1504", 0x5a057780},
	{"IME3_PROGRAMBUFFER_m_1505", 0x5a057784},
	{"IME3_PROGRAMBUFFER_m_1506", 0x5a057788},
	{"IME3_PROGRAMBUFFER_m_1507", 0x5a05778c},
	{"IME3_PROGRAMBUFFER_m_1508", 0x5a057790},
	{"IME3_PROGRAMBUFFER_m_1509", 0x5a057794},
	{"IME3_PROGRAMBUFFER_m_1510", 0x5a057798},
	{"IME3_PROGRAMBUFFER_m_1511", 0x5a05779c},
	{"IME3_PROGRAMBUFFER_m_1512", 0x5a0577a0},
	{"IME3_PROGRAMBUFFER_m_1513", 0x5a0577a4},
	{"IME3_PROGRAMBUFFER_m_1514", 0x5a0577a8},
	{"IME3_PROGRAMBUFFER_m_1515", 0x5a0577ac},
	{"IME3_PROGRAMBUFFER_m_1516", 0x5a0577b0},
	{"IME3_PROGRAMBUFFER_m_1517", 0x5a0577b4},
	{"IME3_PROGRAMBUFFER_m_1518", 0x5a0577b8},
	{"IME3_PROGRAMBUFFER_m_1519", 0x5a0577bc},
	{"IME3_PROGRAMBUFFER_m_1520", 0x5a0577c0},
	{"IME3_PROGRAMBUFFER_m_1521", 0x5a0577c4},
	{"IME3_PROGRAMBUFFER_m_1522", 0x5a0577c8},
	{"IME3_PROGRAMBUFFER_m_1523", 0x5a0577cc},
	{"IME3_PROGRAMBUFFER_m_1524", 0x5a0577d0},
	{"IME3_PROGRAMBUFFER_m_1525", 0x5a0577d4},
	{"IME3_PROGRAMBUFFER_m_1526", 0x5a0577d8},
	{"IME3_PROGRAMBUFFER_m_1527", 0x5a0577dc},
	{"IME3_PROGRAMBUFFER_m_1528", 0x5a0577e0},
	{"IME3_PROGRAMBUFFER_m_1529", 0x5a0577e4},
	{"IME3_PROGRAMBUFFER_m_1530", 0x5a0577e8},
	{"IME3_PROGRAMBUFFER_m_1531", 0x5a0577ec},
	{"IME3_PROGRAMBUFFER_m_1532", 0x5a0577f0},
	{"IME3_PROGRAMBUFFER_m_1533", 0x5a0577f4},
	{"IME3_PROGRAMBUFFER_m_1534", 0x5a0577f8},
	{"IME3_PROGRAMBUFFER_m_1535", 0x5a0577fc},
	{"IME3_PROGRAMBUFFER_m_1536", 0x5a057800},
	{"IME3_PROGRAMBUFFER_m_1537", 0x5a057804},
	{"IME3_PROGRAMBUFFER_m_1538", 0x5a057808},
	{"IME3_PROGRAMBUFFER_m_1539", 0x5a05780c},
	{"IME3_PROGRAMBUFFER_m_1540", 0x5a057810},
	{"IME3_PROGRAMBUFFER_m_1541", 0x5a057814},
	{"IME3_PROGRAMBUFFER_m_1542", 0x5a057818},
	{"IME3_PROGRAMBUFFER_m_1543", 0x5a05781c},
	{"IME3_PROGRAMBUFFER_m_1544", 0x5a057820},
	{"IME3_PROGRAMBUFFER_m_1545", 0x5a057824},
	{"IME3_PROGRAMBUFFER_m_1546", 0x5a057828},
	{"IME3_PROGRAMBUFFER_m_1547", 0x5a05782c},
	{"IME3_PROGRAMBUFFER_m_1548", 0x5a057830},
	{"IME3_PROGRAMBUFFER_m_1549", 0x5a057834},
	{"IME3_PROGRAMBUFFER_m_1550", 0x5a057838},
	{"IME3_PROGRAMBUFFER_m_1551", 0x5a05783c},
	{"IME3_PROGRAMBUFFER_m_1552", 0x5a057840},
	{"IME3_PROGRAMBUFFER_m_1553", 0x5a057844},
	{"IME3_PROGRAMBUFFER_m_1554", 0x5a057848},
	{"IME3_PROGRAMBUFFER_m_1555", 0x5a05784c},
	{"IME3_PROGRAMBUFFER_m_1556", 0x5a057850},
	{"IME3_PROGRAMBUFFER_m_1557", 0x5a057854},
	{"IME3_PROGRAMBUFFER_m_1558", 0x5a057858},
	{"IME3_PROGRAMBUFFER_m_1559", 0x5a05785c},
	{"IME3_PROGRAMBUFFER_m_1560", 0x5a057860},
	{"IME3_PROGRAMBUFFER_m_1561", 0x5a057864},
	{"IME3_PROGRAMBUFFER_m_1562", 0x5a057868},
	{"IME3_PROGRAMBUFFER_m_1563", 0x5a05786c},
	{"IME3_PROGRAMBUFFER_m_1564", 0x5a057870},
	{"IME3_PROGRAMBUFFER_m_1565", 0x5a057874},
	{"IME3_PROGRAMBUFFER_m_1566", 0x5a057878},
	{"IME3_PROGRAMBUFFER_m_1567", 0x5a05787c},
	{"IME3_PROGRAMBUFFER_m_1568", 0x5a057880},
	{"IME3_PROGRAMBUFFER_m_1569", 0x5a057884},
	{"IME3_PROGRAMBUFFER_m_1570", 0x5a057888},
	{"IME3_PROGRAMBUFFER_m_1571", 0x5a05788c},
	{"IME3_PROGRAMBUFFER_m_1572", 0x5a057890},
	{"IME3_PROGRAMBUFFER_m_1573", 0x5a057894},
	{"IME3_PROGRAMBUFFER_m_1574", 0x5a057898},
	{"IME3_PROGRAMBUFFER_m_1575", 0x5a05789c},
	{"IME3_PROGRAMBUFFER_m_1576", 0x5a0578a0},
	{"IME3_PROGRAMBUFFER_m_1577", 0x5a0578a4},
	{"IME3_PROGRAMBUFFER_m_1578", 0x5a0578a8},
	{"IME3_PROGRAMBUFFER_m_1579", 0x5a0578ac},
	{"IME3_PROGRAMBUFFER_m_1580", 0x5a0578b0},
	{"IME3_PROGRAMBUFFER_m_1581", 0x5a0578b4},
	{"IME3_PROGRAMBUFFER_m_1582", 0x5a0578b8},
	{"IME3_PROGRAMBUFFER_m_1583", 0x5a0578bc},
	{"IME3_PROGRAMBUFFER_m_1584", 0x5a0578c0},
	{"IME3_PROGRAMBUFFER_m_1585", 0x5a0578c4},
	{"IME3_PROGRAMBUFFER_m_1586", 0x5a0578c8},
	{"IME3_PROGRAMBUFFER_m_1587", 0x5a0578cc},
	{"IME3_PROGRAMBUFFER_m_1588", 0x5a0578d0},
	{"IME3_PROGRAMBUFFER_m_1589", 0x5a0578d4},
	{"IME3_PROGRAMBUFFER_m_1590", 0x5a0578d8},
	{"IME3_PROGRAMBUFFER_m_1591", 0x5a0578dc},
	{"IME3_PROGRAMBUFFER_m_1592", 0x5a0578e0},
	{"IME3_PROGRAMBUFFER_m_1593", 0x5a0578e4},
	{"IME3_PROGRAMBUFFER_m_1594", 0x5a0578e8},
	{"IME3_PROGRAMBUFFER_m_1595", 0x5a0578ec},
	{"IME3_PROGRAMBUFFER_m_1596", 0x5a0578f0},
	{"IME3_PROGRAMBUFFER_m_1597", 0x5a0578f4},
	{"IME3_PROGRAMBUFFER_m_1598", 0x5a0578f8},
	{"IME3_PROGRAMBUFFER_m_1599", 0x5a0578fc},
	{"IME3_PROGRAMBUFFER_m_1600", 0x5a057900},
	{"IME3_PROGRAMBUFFER_m_1601", 0x5a057904},
	{"IME3_PROGRAMBUFFER_m_1602", 0x5a057908},
	{"IME3_PROGRAMBUFFER_m_1603", 0x5a05790c},
	{"IME3_PROGRAMBUFFER_m_1604", 0x5a057910},
	{"IME3_PROGRAMBUFFER_m_1605", 0x5a057914},
	{"IME3_PROGRAMBUFFER_m_1606", 0x5a057918},
	{"IME3_PROGRAMBUFFER_m_1607", 0x5a05791c},
	{"IME3_PROGRAMBUFFER_m_1608", 0x5a057920},
	{"IME3_PROGRAMBUFFER_m_1609", 0x5a057924},
	{"IME3_PROGRAMBUFFER_m_1610", 0x5a057928},
	{"IME3_PROGRAMBUFFER_m_1611", 0x5a05792c},
	{"IME3_PROGRAMBUFFER_m_1612", 0x5a057930},
	{"IME3_PROGRAMBUFFER_m_1613", 0x5a057934},
	{"IME3_PROGRAMBUFFER_m_1614", 0x5a057938},
	{"IME3_PROGRAMBUFFER_m_1615", 0x5a05793c},
	{"IME3_PROGRAMBUFFER_m_1616", 0x5a057940},
	{"IME3_PROGRAMBUFFER_m_1617", 0x5a057944},
	{"IME3_PROGRAMBUFFER_m_1618", 0x5a057948},
	{"IME3_PROGRAMBUFFER_m_1619", 0x5a05794c},
	{"IME3_PROGRAMBUFFER_m_1620", 0x5a057950},
	{"IME3_PROGRAMBUFFER_m_1621", 0x5a057954},
	{"IME3_PROGRAMBUFFER_m_1622", 0x5a057958},
	{"IME3_PROGRAMBUFFER_m_1623", 0x5a05795c},
	{"IME3_PROGRAMBUFFER_m_1624", 0x5a057960},
	{"IME3_PROGRAMBUFFER_m_1625", 0x5a057964},
	{"IME3_PROGRAMBUFFER_m_1626", 0x5a057968},
	{"IME3_PROGRAMBUFFER_m_1627", 0x5a05796c},
	{"IME3_PROGRAMBUFFER_m_1628", 0x5a057970},
	{"IME3_PROGRAMBUFFER_m_1629", 0x5a057974},
	{"IME3_PROGRAMBUFFER_m_1630", 0x5a057978},
	{"IME3_PROGRAMBUFFER_m_1631", 0x5a05797c},
	{"IME3_PROGRAMBUFFER_m_1632", 0x5a057980},
	{"IME3_PROGRAMBUFFER_m_1633", 0x5a057984},
	{"IME3_PROGRAMBUFFER_m_1634", 0x5a057988},
	{"IME3_PROGRAMBUFFER_m_1635", 0x5a05798c},
	{"IME3_PROGRAMBUFFER_m_1636", 0x5a057990},
	{"IME3_PROGRAMBUFFER_m_1637", 0x5a057994},
	{"IME3_PROGRAMBUFFER_m_1638", 0x5a057998},
	{"IME3_PROGRAMBUFFER_m_1639", 0x5a05799c},
	{"IME3_PROGRAMBUFFER_m_1640", 0x5a0579a0},
	{"IME3_PROGRAMBUFFER_m_1641", 0x5a0579a4},
	{"IME3_PROGRAMBUFFER_m_1642", 0x5a0579a8},
	{"IME3_PROGRAMBUFFER_m_1643", 0x5a0579ac},
	{"IME3_PROGRAMBUFFER_m_1644", 0x5a0579b0},
	{"IME3_PROGRAMBUFFER_m_1645", 0x5a0579b4},
	{"IME3_PROGRAMBUFFER_m_1646", 0x5a0579b8},
	{"IME3_PROGRAMBUFFER_m_1647", 0x5a0579bc},
	{"IME3_PROGRAMBUFFER_m_1648", 0x5a0579c0},
	{"IME3_PROGRAMBUFFER_m_1649", 0x5a0579c4},
	{"IME3_PROGRAMBUFFER_m_1650", 0x5a0579c8},
	{"IME3_PROGRAMBUFFER_m_1651", 0x5a0579cc},
	{"IME3_PROGRAMBUFFER_m_1652", 0x5a0579d0},
	{"IME3_PROGRAMBUFFER_m_1653", 0x5a0579d4},
	{"IME3_PROGRAMBUFFER_m_1654", 0x5a0579d8},
	{"IME3_PROGRAMBUFFER_m_1655", 0x5a0579dc},
	{"IME3_PROGRAMBUFFER_m_1656", 0x5a0579e0},
	{"IME3_PROGRAMBUFFER_m_1657", 0x5a0579e4},
	{"IME3_PROGRAMBUFFER_m_1658", 0x5a0579e8},
	{"IME3_PROGRAMBUFFER_m_1659", 0x5a0579ec},
	{"IME3_PROGRAMBUFFER_m_1660", 0x5a0579f0},
	{"IME3_PROGRAMBUFFER_m_1661", 0x5a0579f4},
	{"IME3_PROGRAMBUFFER_m_1662", 0x5a0579f8},
	{"IME3_PROGRAMBUFFER_m_1663", 0x5a0579fc},
	{"IME3_PROGRAMBUFFER_m_1664", 0x5a057a00},
	{"IME3_PROGRAMBUFFER_m_1665", 0x5a057a04},
	{"IME3_PROGRAMBUFFER_m_1666", 0x5a057a08},
	{"IME3_PROGRAMBUFFER_m_1667", 0x5a057a0c},
	{"IME3_PROGRAMBUFFER_m_1668", 0x5a057a10},
	{"IME3_PROGRAMBUFFER_m_1669", 0x5a057a14},
	{"IME3_PROGRAMBUFFER_m_1670", 0x5a057a18},
	{"IME3_PROGRAMBUFFER_m_1671", 0x5a057a1c},
	{"IME3_PROGRAMBUFFER_m_1672", 0x5a057a20},
	{"IME3_PROGRAMBUFFER_m_1673", 0x5a057a24},
	{"IME3_PROGRAMBUFFER_m_1674", 0x5a057a28},
	{"IME3_PROGRAMBUFFER_m_1675", 0x5a057a2c},
	{"IME3_PROGRAMBUFFER_m_1676", 0x5a057a30},
	{"IME3_PROGRAMBUFFER_m_1677", 0x5a057a34},
	{"IME3_PROGRAMBUFFER_m_1678", 0x5a057a38},
	{"IME3_PROGRAMBUFFER_m_1679", 0x5a057a3c},
	{"IME3_PROGRAMBUFFER_m_1680", 0x5a057a40},
	{"IME3_PROGRAMBUFFER_m_1681", 0x5a057a44},
	{"IME3_PROGRAMBUFFER_m_1682", 0x5a057a48},
	{"IME3_PROGRAMBUFFER_m_1683", 0x5a057a4c},
	{"IME3_PROGRAMBUFFER_m_1684", 0x5a057a50},
	{"IME3_PROGRAMBUFFER_m_1685", 0x5a057a54},
	{"IME3_PROGRAMBUFFER_m_1686", 0x5a057a58},
	{"IME3_PROGRAMBUFFER_m_1687", 0x5a057a5c},
	{"IME3_PROGRAMBUFFER_m_1688", 0x5a057a60},
	{"IME3_PROGRAMBUFFER_m_1689", 0x5a057a64},
	{"IME3_PROGRAMBUFFER_m_1690", 0x5a057a68},
	{"IME3_PROGRAMBUFFER_m_1691", 0x5a057a6c},
	{"IME3_PROGRAMBUFFER_m_1692", 0x5a057a70},
	{"IME3_PROGRAMBUFFER_m_1693", 0x5a057a74},
	{"IME3_PROGRAMBUFFER_m_1694", 0x5a057a78},
	{"IME3_PROGRAMBUFFER_m_1695", 0x5a057a7c},
	{"IME3_PROGRAMBUFFER_m_1696", 0x5a057a80},
	{"IME3_PROGRAMBUFFER_m_1697", 0x5a057a84},
	{"IME3_PROGRAMBUFFER_m_1698", 0x5a057a88},
	{"IME3_PROGRAMBUFFER_m_1699", 0x5a057a8c},
	{"IME3_PROGRAMBUFFER_m_1700", 0x5a057a90},
	{"IME3_PROGRAMBUFFER_m_1701", 0x5a057a94},
	{"IME3_PROGRAMBUFFER_m_1702", 0x5a057a98},
	{"IME3_PROGRAMBUFFER_m_1703", 0x5a057a9c},
	{"IME3_PROGRAMBUFFER_m_1704", 0x5a057aa0},
	{"IME3_PROGRAMBUFFER_m_1705", 0x5a057aa4},
	{"IME3_PROGRAMBUFFER_m_1706", 0x5a057aa8},
	{"IME3_PROGRAMBUFFER_m_1707", 0x5a057aac},
	{"IME3_PROGRAMBUFFER_m_1708", 0x5a057ab0},
	{"IME3_PROGRAMBUFFER_m_1709", 0x5a057ab4},
	{"IME3_PROGRAMBUFFER_m_1710", 0x5a057ab8},
	{"IME3_PROGRAMBUFFER_m_1711", 0x5a057abc},
	{"IME3_PROGRAMBUFFER_m_1712", 0x5a057ac0},
	{"IME3_PROGRAMBUFFER_m_1713", 0x5a057ac4},
	{"IME3_PROGRAMBUFFER_m_1714", 0x5a057ac8},
	{"IME3_PROGRAMBUFFER_m_1715", 0x5a057acc},
	{"IME3_PROGRAMBUFFER_m_1716", 0x5a057ad0},
	{"IME3_PROGRAMBUFFER_m_1717", 0x5a057ad4},
	{"IME3_PROGRAMBUFFER_m_1718", 0x5a057ad8},
	{"IME3_PROGRAMBUFFER_m_1719", 0x5a057adc},
	{"IME3_PROGRAMBUFFER_m_1720", 0x5a057ae0},
	{"IME3_PROGRAMBUFFER_m_1721", 0x5a057ae4},
	{"IME3_PROGRAMBUFFER_m_1722", 0x5a057ae8},
	{"IME3_PROGRAMBUFFER_m_1723", 0x5a057aec},
	{"IME3_PROGRAMBUFFER_m_1724", 0x5a057af0},
	{"IME3_PROGRAMBUFFER_m_1725", 0x5a057af4},
	{"IME3_PROGRAMBUFFER_m_1726", 0x5a057af8},
	{"IME3_PROGRAMBUFFER_m_1727", 0x5a057afc},
	{"IME3_PROGRAMBUFFER_m_1728", 0x5a057b00},
	{"IME3_PROGRAMBUFFER_m_1729", 0x5a057b04},
	{"IME3_PROGRAMBUFFER_m_1730", 0x5a057b08},
	{"IME3_PROGRAMBUFFER_m_1731", 0x5a057b0c},
	{"IME3_PROGRAMBUFFER_m_1732", 0x5a057b10},
	{"IME3_PROGRAMBUFFER_m_1733", 0x5a057b14},
	{"IME3_PROGRAMBUFFER_m_1734", 0x5a057b18},
	{"IME3_PROGRAMBUFFER_m_1735", 0x5a057b1c},
	{"IME3_PROGRAMBUFFER_m_1736", 0x5a057b20},
	{"IME3_PROGRAMBUFFER_m_1737", 0x5a057b24},
	{"IME3_PROGRAMBUFFER_m_1738", 0x5a057b28},
	{"IME3_PROGRAMBUFFER_m_1739", 0x5a057b2c},
	{"IME3_PROGRAMBUFFER_m_1740", 0x5a057b30},
	{"IME3_PROGRAMBUFFER_m_1741", 0x5a057b34},
	{"IME3_PROGRAMBUFFER_m_1742", 0x5a057b38},
	{"IME3_PROGRAMBUFFER_m_1743", 0x5a057b3c},
	{"IME3_PROGRAMBUFFER_m_1744", 0x5a057b40},
	{"IME3_PROGRAMBUFFER_m_1745", 0x5a057b44},
	{"IME3_PROGRAMBUFFER_m_1746", 0x5a057b48},
	{"IME3_PROGRAMBUFFER_m_1747", 0x5a057b4c},
	{"IME3_PROGRAMBUFFER_m_1748", 0x5a057b50},
	{"IME3_PROGRAMBUFFER_m_1749", 0x5a057b54},
	{"IME3_PROGRAMBUFFER_m_1750", 0x5a057b58},
	{"IME3_PROGRAMBUFFER_m_1751", 0x5a057b5c},
	{"IME3_PROGRAMBUFFER_m_1752", 0x5a057b60},
	{"IME3_PROGRAMBUFFER_m_1753", 0x5a057b64},
	{"IME3_PROGRAMBUFFER_m_1754", 0x5a057b68},
	{"IME3_PROGRAMBUFFER_m_1755", 0x5a057b6c},
	{"IME3_PROGRAMBUFFER_m_1756", 0x5a057b70},
	{"IME3_PROGRAMBUFFER_m_1757", 0x5a057b74},
	{"IME3_PROGRAMBUFFER_m_1758", 0x5a057b78},
	{"IME3_PROGRAMBUFFER_m_1759", 0x5a057b7c},
	{"IME3_PROGRAMBUFFER_m_1760", 0x5a057b80},
	{"IME3_PROGRAMBUFFER_m_1761", 0x5a057b84},
	{"IME3_PROGRAMBUFFER_m_1762", 0x5a057b88},
	{"IME3_PROGRAMBUFFER_m_1763", 0x5a057b8c},
	{"IME3_PROGRAMBUFFER_m_1764", 0x5a057b90},
	{"IME3_PROGRAMBUFFER_m_1765", 0x5a057b94},
	{"IME3_PROGRAMBUFFER_m_1766", 0x5a057b98},
	{"IME3_PROGRAMBUFFER_m_1767", 0x5a057b9c},
	{"IME3_PROGRAMBUFFER_m_1768", 0x5a057ba0},
	{"IME3_PROGRAMBUFFER_m_1769", 0x5a057ba4},
	{"IME3_PROGRAMBUFFER_m_1770", 0x5a057ba8},
	{"IME3_PROGRAMBUFFER_m_1771", 0x5a057bac},
	{"IME3_PROGRAMBUFFER_m_1772", 0x5a057bb0},
	{"IME3_PROGRAMBUFFER_m_1773", 0x5a057bb4},
	{"IME3_PROGRAMBUFFER_m_1774", 0x5a057bb8},
	{"IME3_PROGRAMBUFFER_m_1775", 0x5a057bbc},
	{"IME3_PROGRAMBUFFER_m_1776", 0x5a057bc0},
	{"IME3_PROGRAMBUFFER_m_1777", 0x5a057bc4},
	{"IME3_PROGRAMBUFFER_m_1778", 0x5a057bc8},
	{"IME3_PROGRAMBUFFER_m_1779", 0x5a057bcc},
	{"IME3_PROGRAMBUFFER_m_1780", 0x5a057bd0},
	{"IME3_PROGRAMBUFFER_m_1781", 0x5a057bd4},
	{"IME3_PROGRAMBUFFER_m_1782", 0x5a057bd8},
	{"IME3_PROGRAMBUFFER_m_1783", 0x5a057bdc},
	{"IME3_PROGRAMBUFFER_m_1784", 0x5a057be0},
	{"IME3_PROGRAMBUFFER_m_1785", 0x5a057be4},
	{"IME3_PROGRAMBUFFER_m_1786", 0x5a057be8},
	{"IME3_PROGRAMBUFFER_m_1787", 0x5a057bec},
	{"IME3_PROGRAMBUFFER_m_1788", 0x5a057bf0},
	{"IME3_PROGRAMBUFFER_m_1789", 0x5a057bf4},
	{"IME3_PROGRAMBUFFER_m_1790", 0x5a057bf8},
	{"IME3_PROGRAMBUFFER_m_1791", 0x5a057bfc},
	{"IME3_PROGRAMBUFFER_m_1792", 0x5a057c00},
	{"IME3_PROGRAMBUFFER_m_1793", 0x5a057c04},
	{"IME3_PROGRAMBUFFER_m_1794", 0x5a057c08},
	{"IME3_PROGRAMBUFFER_m_1795", 0x5a057c0c},
	{"IME3_PROGRAMBUFFER_m_1796", 0x5a057c10},
	{"IME3_PROGRAMBUFFER_m_1797", 0x5a057c14},
	{"IME3_PROGRAMBUFFER_m_1798", 0x5a057c18},
	{"IME3_PROGRAMBUFFER_m_1799", 0x5a057c1c},
	{"IME3_PROGRAMBUFFER_m_1800", 0x5a057c20},
	{"IME3_PROGRAMBUFFER_m_1801", 0x5a057c24},
	{"IME3_PROGRAMBUFFER_m_1802", 0x5a057c28},
	{"IME3_PROGRAMBUFFER_m_1803", 0x5a057c2c},
	{"IME3_PROGRAMBUFFER_m_1804", 0x5a057c30},
	{"IME3_PROGRAMBUFFER_m_1805", 0x5a057c34},
	{"IME3_PROGRAMBUFFER_m_1806", 0x5a057c38},
	{"IME3_PROGRAMBUFFER_m_1807", 0x5a057c3c},
	{"IME3_PROGRAMBUFFER_m_1808", 0x5a057c40},
	{"IME3_PROGRAMBUFFER_m_1809", 0x5a057c44},
	{"IME3_PROGRAMBUFFER_m_1810", 0x5a057c48},
	{"IME3_PROGRAMBUFFER_m_1811", 0x5a057c4c},
	{"IME3_PROGRAMBUFFER_m_1812", 0x5a057c50},
	{"IME3_PROGRAMBUFFER_m_1813", 0x5a057c54},
	{"IME3_PROGRAMBUFFER_m_1814", 0x5a057c58},
	{"IME3_PROGRAMBUFFER_m_1815", 0x5a057c5c},
	{"IME3_PROGRAMBUFFER_m_1816", 0x5a057c60},
	{"IME3_PROGRAMBUFFER_m_1817", 0x5a057c64},
	{"IME3_PROGRAMBUFFER_m_1818", 0x5a057c68},
	{"IME3_PROGRAMBUFFER_m_1819", 0x5a057c6c},
	{"IME3_PROGRAMBUFFER_m_1820", 0x5a057c70},
	{"IME3_PROGRAMBUFFER_m_1821", 0x5a057c74},
	{"IME3_PROGRAMBUFFER_m_1822", 0x5a057c78},
	{"IME3_PROGRAMBUFFER_m_1823", 0x5a057c7c},
	{"IME3_PROGRAMBUFFER_m_1824", 0x5a057c80},
	{"IME3_PROGRAMBUFFER_m_1825", 0x5a057c84},
	{"IME3_PROGRAMBUFFER_m_1826", 0x5a057c88},
	{"IME3_PROGRAMBUFFER_m_1827", 0x5a057c8c},
	{"IME3_PROGRAMBUFFER_m_1828", 0x5a057c90},
	{"IME3_PROGRAMBUFFER_m_1829", 0x5a057c94},
	{"IME3_PROGRAMBUFFER_m_1830", 0x5a057c98},
	{"IME3_PROGRAMBUFFER_m_1831", 0x5a057c9c},
	{"IME3_PROGRAMBUFFER_m_1832", 0x5a057ca0},
	{"IME3_PROGRAMBUFFER_m_1833", 0x5a057ca4},
	{"IME3_PROGRAMBUFFER_m_1834", 0x5a057ca8},
	{"IME3_PROGRAMBUFFER_m_1835", 0x5a057cac},
	{"IME3_PROGRAMBUFFER_m_1836", 0x5a057cb0},
	{"IME3_PROGRAMBUFFER_m_1837", 0x5a057cb4},
	{"IME3_PROGRAMBUFFER_m_1838", 0x5a057cb8},
	{"IME3_PROGRAMBUFFER_m_1839", 0x5a057cbc},
	{"IME3_PROGRAMBUFFER_m_1840", 0x5a057cc0},
	{"IME3_PROGRAMBUFFER_m_1841", 0x5a057cc4},
	{"IME3_PROGRAMBUFFER_m_1842", 0x5a057cc8},
	{"IME3_PROGRAMBUFFER_m_1843", 0x5a057ccc},
	{"IME3_PROGRAMBUFFER_m_1844", 0x5a057cd0},
	{"IME3_PROGRAMBUFFER_m_1845", 0x5a057cd4},
	{"IME3_PROGRAMBUFFER_m_1846", 0x5a057cd8},
	{"IME3_PROGRAMBUFFER_m_1847", 0x5a057cdc},
	{"IME3_PROGRAMBUFFER_m_1848", 0x5a057ce0},
	{"IME3_PROGRAMBUFFER_m_1849", 0x5a057ce4},
	{"IME3_PROGRAMBUFFER_m_1850", 0x5a057ce8},
	{"IME3_PROGRAMBUFFER_m_1851", 0x5a057cec},
	{"IME3_PROGRAMBUFFER_m_1852", 0x5a057cf0},
	{"IME3_PROGRAMBUFFER_m_1853", 0x5a057cf4},
	{"IME3_PROGRAMBUFFER_m_1854", 0x5a057cf8},
	{"IME3_PROGRAMBUFFER_m_1855", 0x5a057cfc},
	{"IME3_PROGRAMBUFFER_m_1856", 0x5a057d00},
	{"IME3_PROGRAMBUFFER_m_1857", 0x5a057d04},
	{"IME3_PROGRAMBUFFER_m_1858", 0x5a057d08},
	{"IME3_PROGRAMBUFFER_m_1859", 0x5a057d0c},
	{"IME3_PROGRAMBUFFER_m_1860", 0x5a057d10},
	{"IME3_PROGRAMBUFFER_m_1861", 0x5a057d14},
	{"IME3_PROGRAMBUFFER_m_1862", 0x5a057d18},
	{"IME3_PROGRAMBUFFER_m_1863", 0x5a057d1c},
	{"IME3_PROGRAMBUFFER_m_1864", 0x5a057d20},
	{"IME3_PROGRAMBUFFER_m_1865", 0x5a057d24},
	{"IME3_PROGRAMBUFFER_m_1866", 0x5a057d28},
	{"IME3_PROGRAMBUFFER_m_1867", 0x5a057d2c},
	{"IME3_PROGRAMBUFFER_m_1868", 0x5a057d30},
	{"IME3_PROGRAMBUFFER_m_1869", 0x5a057d34},
	{"IME3_PROGRAMBUFFER_m_1870", 0x5a057d38},
	{"IME3_PROGRAMBUFFER_m_1871", 0x5a057d3c},
	{"IME3_PROGRAMBUFFER_m_1872", 0x5a057d40},
	{"IME3_PROGRAMBUFFER_m_1873", 0x5a057d44},
	{"IME3_PROGRAMBUFFER_m_1874", 0x5a057d48},
	{"IME3_PROGRAMBUFFER_m_1875", 0x5a057d4c},
	{"IME3_PROGRAMBUFFER_m_1876", 0x5a057d50},
	{"IME3_PROGRAMBUFFER_m_1877", 0x5a057d54},
	{"IME3_PROGRAMBUFFER_m_1878", 0x5a057d58},
	{"IME3_PROGRAMBUFFER_m_1879", 0x5a057d5c},
	{"IME3_PROGRAMBUFFER_m_1880", 0x5a057d60},
	{"IME3_PROGRAMBUFFER_m_1881", 0x5a057d64},
	{"IME3_PROGRAMBUFFER_m_1882", 0x5a057d68},
	{"IME3_PROGRAMBUFFER_m_1883", 0x5a057d6c},
	{"IME3_PROGRAMBUFFER_m_1884", 0x5a057d70},
	{"IME3_PROGRAMBUFFER_m_1885", 0x5a057d74},
	{"IME3_PROGRAMBUFFER_m_1886", 0x5a057d78},
	{"IME3_PROGRAMBUFFER_m_1887", 0x5a057d7c},
	{"IME3_PROGRAMBUFFER_m_1888", 0x5a057d80},
	{"IME3_PROGRAMBUFFER_m_1889", 0x5a057d84},
	{"IME3_PROGRAMBUFFER_m_1890", 0x5a057d88},
	{"IME3_PROGRAMBUFFER_m_1891", 0x5a057d8c},
	{"IME3_PROGRAMBUFFER_m_1892", 0x5a057d90},
	{"IME3_PROGRAMBUFFER_m_1893", 0x5a057d94},
	{"IME3_PROGRAMBUFFER_m_1894", 0x5a057d98},
	{"IME3_PROGRAMBUFFER_m_1895", 0x5a057d9c},
	{"IME3_PROGRAMBUFFER_m_1896", 0x5a057da0},
	{"IME3_PROGRAMBUFFER_m_1897", 0x5a057da4},
	{"IME3_PROGRAMBUFFER_m_1898", 0x5a057da8},
	{"IME3_PROGRAMBUFFER_m_1899", 0x5a057dac},
	{"IME3_PROGRAMBUFFER_m_1900", 0x5a057db0},
	{"IME3_PROGRAMBUFFER_m_1901", 0x5a057db4},
	{"IME3_PROGRAMBUFFER_m_1902", 0x5a057db8},
	{"IME3_PROGRAMBUFFER_m_1903", 0x5a057dbc},
	{"IME3_PROGRAMBUFFER_m_1904", 0x5a057dc0},
	{"IME3_PROGRAMBUFFER_m_1905", 0x5a057dc4},
	{"IME3_PROGRAMBUFFER_m_1906", 0x5a057dc8},
	{"IME3_PROGRAMBUFFER_m_1907", 0x5a057dcc},
	{"IME3_PROGRAMBUFFER_m_1908", 0x5a057dd0},
	{"IME3_PROGRAMBUFFER_m_1909", 0x5a057dd4},
	{"IME3_PROGRAMBUFFER_m_1910", 0x5a057dd8},
	{"IME3_PROGRAMBUFFER_m_1911", 0x5a057ddc},
	{"IME3_PROGRAMBUFFER_m_1912", 0x5a057de0},
	{"IME3_PROGRAMBUFFER_m_1913", 0x5a057de4},
	{"IME3_PROGRAMBUFFER_m_1914", 0x5a057de8},
	{"IME3_PROGRAMBUFFER_m_1915", 0x5a057dec},
	{"IME3_PROGRAMBUFFER_m_1916", 0x5a057df0},
	{"IME3_PROGRAMBUFFER_m_1917", 0x5a057df4},
	{"IME3_PROGRAMBUFFER_m_1918", 0x5a057df8},
	{"IME3_PROGRAMBUFFER_m_1919", 0x5a057dfc},
	{"IME3_PROGRAMBUFFER_m_1920", 0x5a057e00},
	{"IME3_PROGRAMBUFFER_m_1921", 0x5a057e04},
	{"IME3_PROGRAMBUFFER_m_1922", 0x5a057e08},
	{"IME3_PROGRAMBUFFER_m_1923", 0x5a057e0c},
	{"IME3_PROGRAMBUFFER_m_1924", 0x5a057e10},
	{"IME3_PROGRAMBUFFER_m_1925", 0x5a057e14},
	{"IME3_PROGRAMBUFFER_m_1926", 0x5a057e18},
	{"IME3_PROGRAMBUFFER_m_1927", 0x5a057e1c},
	{"IME3_PROGRAMBUFFER_m_1928", 0x5a057e20},
	{"IME3_PROGRAMBUFFER_m_1929", 0x5a057e24},
	{"IME3_PROGRAMBUFFER_m_1930", 0x5a057e28},
	{"IME3_PROGRAMBUFFER_m_1931", 0x5a057e2c},
	{"IME3_PROGRAMBUFFER_m_1932", 0x5a057e30},
	{"IME3_PROGRAMBUFFER_m_1933", 0x5a057e34},
	{"IME3_PROGRAMBUFFER_m_1934", 0x5a057e38},
	{"IME3_PROGRAMBUFFER_m_1935", 0x5a057e3c},
	{"IME3_PROGRAMBUFFER_m_1936", 0x5a057e40},
	{"IME3_PROGRAMBUFFER_m_1937", 0x5a057e44},
	{"IME3_PROGRAMBUFFER_m_1938", 0x5a057e48},
	{"IME3_PROGRAMBUFFER_m_1939", 0x5a057e4c},
	{"IME3_PROGRAMBUFFER_m_1940", 0x5a057e50},
	{"IME3_PROGRAMBUFFER_m_1941", 0x5a057e54},
	{"IME3_PROGRAMBUFFER_m_1942", 0x5a057e58},
	{"IME3_PROGRAMBUFFER_m_1943", 0x5a057e5c},
	{"IME3_PROGRAMBUFFER_m_1944", 0x5a057e60},
	{"IME3_PROGRAMBUFFER_m_1945", 0x5a057e64},
	{"IME3_PROGRAMBUFFER_m_1946", 0x5a057e68},
	{"IME3_PROGRAMBUFFER_m_1947", 0x5a057e6c},
	{"IME3_PROGRAMBUFFER_m_1948", 0x5a057e70},
	{"IME3_PROGRAMBUFFER_m_1949", 0x5a057e74},
	{"IME3_PROGRAMBUFFER_m_1950", 0x5a057e78},
	{"IME3_PROGRAMBUFFER_m_1951", 0x5a057e7c},
	{"IME3_PROGRAMBUFFER_m_1952", 0x5a057e80},
	{"IME3_PROGRAMBUFFER_m_1953", 0x5a057e84},
	{"IME3_PROGRAMBUFFER_m_1954", 0x5a057e88},
	{"IME3_PROGRAMBUFFER_m_1955", 0x5a057e8c},
	{"IME3_PROGRAMBUFFER_m_1956", 0x5a057e90},
	{"IME3_PROGRAMBUFFER_m_1957", 0x5a057e94},
	{"IME3_PROGRAMBUFFER_m_1958", 0x5a057e98},
	{"IME3_PROGRAMBUFFER_m_1959", 0x5a057e9c},
	{"IME3_PROGRAMBUFFER_m_1960", 0x5a057ea0},
	{"IME3_PROGRAMBUFFER_m_1961", 0x5a057ea4},
	{"IME3_PROGRAMBUFFER_m_1962", 0x5a057ea8},
	{"IME3_PROGRAMBUFFER_m_1963", 0x5a057eac},
	{"IME3_PROGRAMBUFFER_m_1964", 0x5a057eb0},
	{"IME3_PROGRAMBUFFER_m_1965", 0x5a057eb4},
	{"IME3_PROGRAMBUFFER_m_1966", 0x5a057eb8},
	{"IME3_PROGRAMBUFFER_m_1967", 0x5a057ebc},
	{"IME3_PROGRAMBUFFER_m_1968", 0x5a057ec0},
	{"IME3_PROGRAMBUFFER_m_1969", 0x5a057ec4},
	{"IME3_PROGRAMBUFFER_m_1970", 0x5a057ec8},
	{"IME3_PROGRAMBUFFER_m_1971", 0x5a057ecc},
	{"IME3_PROGRAMBUFFER_m_1972", 0x5a057ed0},
	{"IME3_PROGRAMBUFFER_m_1973", 0x5a057ed4},
	{"IME3_PROGRAMBUFFER_m_1974", 0x5a057ed8},
	{"IME3_PROGRAMBUFFER_m_1975", 0x5a057edc},
	{"IME3_PROGRAMBUFFER_m_1976", 0x5a057ee0},
	{"IME3_PROGRAMBUFFER_m_1977", 0x5a057ee4},
	{"IME3_PROGRAMBUFFER_m_1978", 0x5a057ee8},
	{"IME3_PROGRAMBUFFER_m_1979", 0x5a057eec},
	{"IME3_PROGRAMBUFFER_m_1980", 0x5a057ef0},
	{"IME3_PROGRAMBUFFER_m_1981", 0x5a057ef4},
	{"IME3_PROGRAMBUFFER_m_1982", 0x5a057ef8},
	{"IME3_PROGRAMBUFFER_m_1983", 0x5a057efc},
	{"IME3_PROGRAMBUFFER_m_1984", 0x5a057f00},
	{"IME3_PROGRAMBUFFER_m_1985", 0x5a057f04},
	{"IME3_PROGRAMBUFFER_m_1986", 0x5a057f08},
	{"IME3_PROGRAMBUFFER_m_1987", 0x5a057f0c},
	{"IME3_PROGRAMBUFFER_m_1988", 0x5a057f10},
	{"IME3_PROGRAMBUFFER_m_1989", 0x5a057f14},
	{"IME3_PROGRAMBUFFER_m_1990", 0x5a057f18},
	{"IME3_PROGRAMBUFFER_m_1991", 0x5a057f1c},
	{"IME3_PROGRAMBUFFER_m_1992", 0x5a057f20},
	{"IME3_PROGRAMBUFFER_m_1993", 0x5a057f24},
	{"IME3_PROGRAMBUFFER_m_1994", 0x5a057f28},
	{"IME3_PROGRAMBUFFER_m_1995", 0x5a057f2c},
	{"IME3_PROGRAMBUFFER_m_1996", 0x5a057f30},
	{"IME3_PROGRAMBUFFER_m_1997", 0x5a057f34},
	{"IME3_PROGRAMBUFFER_m_1998", 0x5a057f38},
	{"IME3_PROGRAMBUFFER_m_1999", 0x5a057f3c},
	{"IME3_PROGRAMBUFFER_m_2000", 0x5a057f40},
	{"IME3_PROGRAMBUFFER_m_2001", 0x5a057f44},
	{"IME3_PROGRAMBUFFER_m_2002", 0x5a057f48},
	{"IME3_PROGRAMBUFFER_m_2003", 0x5a057f4c},
	{"IME3_PROGRAMBUFFER_m_2004", 0x5a057f50},
	{"IME3_PROGRAMBUFFER_m_2005", 0x5a057f54},
	{"IME3_PROGRAMBUFFER_m_2006", 0x5a057f58},
	{"IME3_PROGRAMBUFFER_m_2007", 0x5a057f5c},
	{"IME3_PROGRAMBUFFER_m_2008", 0x5a057f60},
	{"IME3_PROGRAMBUFFER_m_2009", 0x5a057f64},
	{"IME3_PROGRAMBUFFER_m_2010", 0x5a057f68},
	{"IME3_PROGRAMBUFFER_m_2011", 0x5a057f6c},
	{"IME3_PROGRAMBUFFER_m_2012", 0x5a057f70},
	{"IME3_PROGRAMBUFFER_m_2013", 0x5a057f74},
	{"IME3_PROGRAMBUFFER_m_2014", 0x5a057f78},
	{"IME3_PROGRAMBUFFER_m_2015", 0x5a057f7c},
	{"IME3_PROGRAMBUFFER_m_2016", 0x5a057f80},
	{"IME3_PROGRAMBUFFER_m_2017", 0x5a057f84},
	{"IME3_PROGRAMBUFFER_m_2018", 0x5a057f88},
	{"IME3_PROGRAMBUFFER_m_2019", 0x5a057f8c},
	{"IME3_PROGRAMBUFFER_m_2020", 0x5a057f90},
	{"IME3_PROGRAMBUFFER_m_2021", 0x5a057f94},
	{"IME3_PROGRAMBUFFER_m_2022", 0x5a057f98},
	{"IME3_PROGRAMBUFFER_m_2023", 0x5a057f9c},
	{"IME3_PROGRAMBUFFER_m_2024", 0x5a057fa0},
	{"IME3_PROGRAMBUFFER_m_2025", 0x5a057fa4},
	{"IME3_PROGRAMBUFFER_m_2026", 0x5a057fa8},
	{"IME3_PROGRAMBUFFER_m_2027", 0x5a057fac},
	{"IME3_PROGRAMBUFFER_m_2028", 0x5a057fb0},
	{"IME3_PROGRAMBUFFER_m_2029", 0x5a057fb4},
	{"IME3_PROGRAMBUFFER_m_2030", 0x5a057fb8},
	{"IME3_PROGRAMBUFFER_m_2031", 0x5a057fbc},
	{"IME3_PROGRAMBUFFER_m_2032", 0x5a057fc0},
	{"IME3_PROGRAMBUFFER_m_2033", 0x5a057fc4},
	{"IME3_PROGRAMBUFFER_m_2034", 0x5a057fc8},
	{"IME3_PROGRAMBUFFER_m_2035", 0x5a057fcc},
	{"IME3_PROGRAMBUFFER_m_2036", 0x5a057fd0},
	{"IME3_PROGRAMBUFFER_m_2037", 0x5a057fd4},
	{"IME3_PROGRAMBUFFER_m_2038", 0x5a057fd8},
	{"IME3_PROGRAMBUFFER_m_2039", 0x5a057fdc},
	{"IME3_PROGRAMBUFFER_m_2040", 0x5a057fe0},
	{"IME3_PROGRAMBUFFER_m_2041", 0x5a057fe4},
	{"IME3_PROGRAMBUFFER_m_2042", 0x5a057fe8},
	{"IME3_PROGRAMBUFFER_m_2043", 0x5a057fec},
	{"IME3_PROGRAMBUFFER_m_2044", 0x5a057ff0},
	{"IME3_PROGRAMBUFFER_m_2045", 0x5a057ff4},
	{"IME3_PROGRAMBUFFER_m_2046", 0x5a057ff8},
	{"IME3_PROGRAMBUFFER_m_2047", 0x5a057ffc},
};
void omap4_regdump_ime3_l3interconnect_channel_63(void) {
	pr_info("ime3_l3interconnect_channel_63:\n");
	regdump(regdata_ime3_l3interconnect_channel_63, ARRAY_SIZE(regdata_ime3_l3interconnect_channel_63));
}

const struct reginfo regdata_ipe3_ipgw_icont[] = {
	{"IPE3_SYSCONFIG", 0x000d8c08},
	{"IPE3_IRQSTATUS_RAW_0", 0x000d8c14},
	{"IPE3_IRQSTATUS_RAW_1", 0x000d8c18},
	{"IPE3_IRQSTATUS_RAW_2", 0x000d8c1c},
	{"IPE3_IRQSTATUS_RAW_3", 0x000d8c20},
	{"IPE3_IRQSTATUS_0", 0x000d8c30},
	{"IPE3_IRQSTATUS_1", 0x000d8c34},
	{"IPE3_IRQSTATUS_2", 0x000d8c38},
	{"IPE3_IRQSTATUS_3", 0x000d8c3c},
	{"IPE3_IRQENABLE_SET_0", 0x000d8c4c},
	{"IPE3_IRQENABLE_SET_1", 0x000d8c50},
	{"IPE3_IRQENABLE_SET_2", 0x000d8c54},
	{"IPE3_IRQENABLE_SET_3", 0x000d8c58},
	{"IPE3_IRQENABLE_CLR_0", 0x000d8c68},
	{"IPE3_IRQENABLE_CLR_1", 0x000d8c6c},
	{"IPE3_IRQENABLE_CLR_2", 0x000d8c70},
	{"IPE3_IRQENABLE_CLR_3", 0x000d8c74},
	{"IPE3_IRQSTATUS_ACLREN", 0x000d8cc0},
};
void omap4_regdump_ipe3_ipgw_icont(void) {
	pr_info("ipe3_ipgw_icont:\n");
	regdump(regdata_ipe3_ipgw_icont, ARRAY_SIZE(regdata_ipe3_ipgw_icont));
}

const struct reginfo regdata_ipe3_ipgw_dsp[] = {
	{"IPE3_SYSCONFIG", 0x01e58c08},
	{"IPE3_IRQSTATUS_RAW_0", 0x01e58c14},
	{"IPE3_IRQSTATUS_RAW_1", 0x01e58c18},
	{"IPE3_IRQSTATUS_RAW_2", 0x01e58c1c},
	{"IPE3_IRQSTATUS_RAW_3", 0x01e58c20},
	{"IPE3_IRQSTATUS_0", 0x01e58c30},
	{"IPE3_IRQSTATUS_1", 0x01e58c34},
	{"IPE3_IRQSTATUS_2", 0x01e58c38},
	{"IPE3_IRQSTATUS_3", 0x01e58c3c},
	{"IPE3_IRQENABLE_SET_0", 0x01e58c4c},
	{"IPE3_IRQENABLE_SET_1", 0x01e58c50},
	{"IPE3_IRQENABLE_SET_2", 0x01e58c54},
	{"IPE3_IRQENABLE_SET_3", 0x01e58c58},
	{"IPE3_IRQENABLE_CLR_0", 0x01e58c68},
	{"IPE3_IRQENABLE_CLR_1", 0x01e58c6c},
	{"IPE3_IRQENABLE_CLR_2", 0x01e58c70},
	{"IPE3_IRQENABLE_CLR_3", 0x01e58c74},
	{"IPE3_IRQSTATUS_ACLREN", 0x01e58cc0},
};
void omap4_regdump_ipe3_ipgw_dsp(void) {
	pr_info("ipe3_ipgw_dsp:\n");
	regdump(regdata_ipe3_ipgw_dsp, ARRAY_SIZE(regdata_ipe3_ipgw_dsp));
}

const struct reginfo regdata_ipe3_ipgw_l3interconnect[] = {
	{"IPE3_SYSCONFIG", 0x5a058c08},
	{"IPE3_IRQSTATUS_RAW_0", 0x5a058c14},
	{"IPE3_IRQSTATUS_RAW_1", 0x5a058c18},
	{"IPE3_IRQSTATUS_RAW_2", 0x5a058c1c},
	{"IPE3_IRQSTATUS_RAW_3", 0x5a058c20},
	{"IPE3_IRQSTATUS_0", 0x5a058c30},
	{"IPE3_IRQSTATUS_1", 0x5a058c34},
	{"IPE3_IRQSTATUS_2", 0x5a058c38},
	{"IPE3_IRQSTATUS_3", 0x5a058c3c},
	{"IPE3_IRQENABLE_SET_0", 0x5a058c4c},
	{"IPE3_IRQENABLE_SET_1", 0x5a058c50},
	{"IPE3_IRQENABLE_SET_2", 0x5a058c54},
	{"IPE3_IRQENABLE_SET_3", 0x5a058c58},
	{"IPE3_IRQENABLE_CLR_0", 0x5a058c68},
	{"IPE3_IRQENABLE_CLR_1", 0x5a058c6c},
	{"IPE3_IRQENABLE_CLR_2", 0x5a058c70},
	{"IPE3_IRQENABLE_CLR_3", 0x5a058c74},
	{"IPE3_IRQSTATUS_ACLREN", 0x5a058cc0},
};
void omap4_regdump_ipe3_ipgw_l3interconnect(void) {
	pr_info("ipe3_ipgw_l3interconnect:\n");
	regdump(regdata_ipe3_ipgw_l3interconnect, ARRAY_SIZE(regdata_ipe3_ipgw_l3interconnect));
}

const struct reginfo regdata_ipe3_bfsw_icont[] = {
	{"IPE3_BFSW_VIEWMODE", 0x000d8a00},
	{"IPE3_BFSW_MSTID", 0x000d8a04},
};
void omap4_regdump_ipe3_bfsw_icont(void) {
	pr_info("ipe3_bfsw_icont:\n");
	regdump(regdata_ipe3_bfsw_icont, ARRAY_SIZE(regdata_ipe3_bfsw_icont));
}

const struct reginfo regdata_ipe3_bfsw_dsp[] = {
	{"IPE3_BFSW_VIEWMODE", 0x01e58a00},
	{"IPE3_BFSW_MSTID", 0x01e58a04},
};
void omap4_regdump_ipe3_bfsw_dsp(void) {
	pr_info("ipe3_bfsw_dsp:\n");
	regdump(regdata_ipe3_bfsw_dsp, ARRAY_SIZE(regdata_ipe3_bfsw_dsp));
}

const struct reginfo regdata_ipe3_bfsw_l3interconnect[] = {
	{"IPE3_BFSW_VIEWMODE", 0x5a058a00},
	{"IPE3_BFSW_MSTID", 0x5a058a04},
};
void omap4_regdump_ipe3_bfsw_l3interconnect(void) {
	pr_info("ipe3_bfsw_l3interconnect:\n");
	regdump(regdata_ipe3_bfsw_l3interconnect, ARRAY_SIZE(regdata_ipe3_bfsw_l3interconnect));
}

const struct reginfo regdata_ipe3_mmr_icont[] = {
	{"IPE3_PID", 0x000d8800},
	{"IPE3_COUNT", 0x000d8804},
	{"IPE3_CTRL", 0x000d8808},
	{"IPE3_NS", 0x000d880c},
	{"IPE3_NA", 0x000d8810},
	{"IPE3_L_LF_T0", 0x000d8814},
	{"IPE3_L_LF_T1", 0x000d8818},
	{"IPE3_L_LF_T2", 0x000d881c},
	{"IPE3_L_LF_T3", 0x000d8820},
	{"IPE3_L_LF_B0", 0x000d8824},
	{"IPE3_L_LF_B1", 0x000d8828},
	{"IPE3_L_LF_B2", 0x000d882c},
	{"IPE3_L_LF_B3", 0x000d8830},
	{"IPE3_C_LF_T0", 0x000d8834},
	{"IPE3_C_LF_T1", 0x000d8838},
	{"IPE3_C_LF_T2", 0x000d883c},
	{"IPE3_C_LF_T3", 0x000d8840},
	{"IPE3_C_LF_B0", 0x000d8844},
	{"IPE3_C_LF_B1", 0x000d8848},
	{"IPE3_C_LF_B2", 0x000d884c},
	{"IPE3_C_LF_B3", 0x000d8850},
};
void omap4_regdump_ipe3_mmr_icont(void) {
	pr_info("ipe3_mmr_icont:\n");
	regdump(regdata_ipe3_mmr_icont, ARRAY_SIZE(regdata_ipe3_mmr_icont));
}

const struct reginfo regdata_ipe3_mmr_dsp[] = {
	{"IPE3_PID", 0x01e58800},
	{"IPE3_COUNT", 0x01e58804},
	{"IPE3_CTRL", 0x01e58808},
	{"IPE3_NS", 0x01e5880c},
	{"IPE3_NA", 0x01e58810},
	{"IPE3_L_LF_T0", 0x01e58814},
	{"IPE3_L_LF_T1", 0x01e58818},
	{"IPE3_L_LF_T2", 0x01e5881c},
	{"IPE3_L_LF_T3", 0x01e58820},
	{"IPE3_L_LF_B0", 0x01e58824},
	{"IPE3_L_LF_B1", 0x01e58828},
	{"IPE3_L_LF_B2", 0x01e5882c},
	{"IPE3_L_LF_B3", 0x01e58830},
	{"IPE3_C_LF_T0", 0x01e58834},
	{"IPE3_C_LF_T1", 0x01e58838},
	{"IPE3_C_LF_T2", 0x01e5883c},
	{"IPE3_C_LF_T3", 0x01e58840},
	{"IPE3_C_LF_B0", 0x01e58844},
	{"IPE3_C_LF_B1", 0x01e58848},
	{"IPE3_C_LF_B2", 0x01e5884c},
	{"IPE3_C_LF_B3", 0x01e58850},
};
void omap4_regdump_ipe3_mmr_dsp(void) {
	pr_info("ipe3_mmr_dsp:\n");
	regdump(regdata_ipe3_mmr_dsp, ARRAY_SIZE(regdata_ipe3_mmr_dsp));
}

const struct reginfo regdata_ipe3_mmr_l3interconnect[] = {
	{"IPE3_PID", 0x5a058800},
	{"IPE3_COUNT", 0x5a058804},
	{"IPE3_CTRL", 0x5a058808},
	{"IPE3_NS", 0x5a05880c},
	{"IPE3_NA", 0x5a058810},
	{"IPE3_L_LF_T0", 0x5a058814},
	{"IPE3_L_LF_T1", 0x5a058818},
	{"IPE3_L_LF_T2", 0x5a05881c},
	{"IPE3_L_LF_T3", 0x5a058820},
	{"IPE3_L_LF_B0", 0x5a058824},
	{"IPE3_L_LF_B1", 0x5a058828},
	{"IPE3_L_LF_B2", 0x5a05882c},
	{"IPE3_L_LF_B3", 0x5a058830},
	{"IPE3_C_LF_T0", 0x5a058834},
	{"IPE3_C_LF_T1", 0x5a058838},
	{"IPE3_C_LF_T2", 0x5a05883c},
	{"IPE3_C_LF_T3", 0x5a058840},
	{"IPE3_C_LF_B0", 0x5a058844},
	{"IPE3_C_LF_B1", 0x5a058848},
	{"IPE3_C_LF_B2", 0x5a05884c},
	{"IPE3_C_LF_B3", 0x5a058850},
};
void omap4_regdump_ipe3_mmr_l3interconnect(void) {
	pr_info("ipe3_mmr_l3interconnect:\n");
	regdump(regdata_ipe3_mmr_l3interconnect, ARRAY_SIZE(regdata_ipe3_mmr_l3interconnect));
}

const struct reginfo regdata_ilf3_icont[] = {
	{"ILF3_REVISION", 0x000d2000},
	{"ILF3_SYSCONFIG", 0x000d2010},
	{"ILF3_IRQSTATUS_RAW_0", 0x000d201c},
	{"ILF3_IRQSTATUS_0", 0x000d2020},
	{"ILF3_IRQENABLE_SET_0", 0x000d2024},
	{"ILF3_IRQENABLE_CLR_0", 0x000d2028},
	{"ILF3_CONFIG", 0x000d2030},
	{"ILF3_STATUS", 0x000d2034},
	{"ILF3_MBCONFIG_SLICEINFO01", 0x000d2038},
	{"ILF3_MBCONFIG_SLICEINFO2", 0x000d203c},
	{"ILF3_MBCONFIG_COEFFICIENTS0123", 0x000d208c},
	{"ILF3_MBCONFIG_COEFFICIENTS4567", 0x000d2090},
	{"ILF3_MBCONFIG_AUTOINC", 0x000d20b0},
	{"ILF3_MBCONFIG_NEXTMBCONFIG", 0x000d20b4},
	{"ILF3_MBSTATUS", 0x000d20b8},
	{"ILF3_COMMAND", 0x000d2ffc},
};
void omap4_regdump_ilf3_icont(void) {
	pr_info("ilf3_icont:\n");
	regdump(regdata_ilf3_icont, ARRAY_SIZE(regdata_ilf3_icont));
	omap4_regdump_ilf3_icont_channel_0();
	omap4_regdump_ilf3_icont_channel_1();
	omap4_regdump_ilf3_icont_channel_2();
	omap4_regdump_ilf3_icont_channel_3();
	omap4_regdump_ilf3_icont_channel_4();
	omap4_regdump_ilf3_icont_channel_5();
	omap4_regdump_ilf3_icont_channel_6();
	omap4_regdump_ilf3_icont_channel_7();
	omap4_regdump_ilf3_icont_channel_8();
	omap4_regdump_ilf3_icont_channel_9();
	omap4_regdump_ilf3_icont_channel_10();
	omap4_regdump_ilf3_icont_channel_11();
	omap4_regdump_ilf3_icont_channel_12();
	omap4_regdump_ilf3_icont_channel_13();
	omap4_regdump_ilf3_icont_channel_14();
	omap4_regdump_ilf3_icont_channel_15();
	omap4_regdump_ilf3_icont_channel_16();
	omap4_regdump_ilf3_icont_channel_17();
	omap4_regdump_ilf3_icont_channel_18();
	omap4_regdump_ilf3_icont_channel_19();
	omap4_regdump_ilf3_icont_channel_20();
	omap4_regdump_ilf3_icont_channel_21();
	omap4_regdump_ilf3_icont_channel_22();
	omap4_regdump_ilf3_icont_channel_23();
	omap4_regdump_ilf3_icont_channel_24();
	omap4_regdump_ilf3_icont_channel_25();
	omap4_regdump_ilf3_icont_channel_26();
	omap4_regdump_ilf3_icont_channel_27();
	omap4_regdump_ilf3_icont_channel_28();
	omap4_regdump_ilf3_icont_channel_29();
	omap4_regdump_ilf3_icont_channel_30();
	omap4_regdump_ilf3_icont_channel_31();
	omap4_regdump_ilf3_icont_channel_32();
	omap4_regdump_ilf3_icont_channel_33();
	omap4_regdump_ilf3_icont_channel_34();
	omap4_regdump_ilf3_icont_channel_35();
	omap4_regdump_ilf3_icont_channel_36();
	omap4_regdump_ilf3_icont_channel_37();
	omap4_regdump_ilf3_icont_channel_38();
	omap4_regdump_ilf3_icont_channel_39();
	omap4_regdump_ilf3_icont_channel_40();
	omap4_regdump_ilf3_icont_channel_41();
	omap4_regdump_ilf3_icont_channel_42();
	omap4_regdump_ilf3_icont_channel_43();
	omap4_regdump_ilf3_icont_channel_44();
	omap4_regdump_ilf3_icont_channel_45();
	omap4_regdump_ilf3_icont_channel_46();
	omap4_regdump_ilf3_icont_channel_47();
	omap4_regdump_ilf3_icont_channel_48();
	omap4_regdump_ilf3_icont_channel_49();
	omap4_regdump_ilf3_icont_channel_50();
	omap4_regdump_ilf3_icont_channel_51();
	omap4_regdump_ilf3_icont_channel_52();
	omap4_regdump_ilf3_icont_channel_53();
	omap4_regdump_ilf3_icont_channel_54();
	omap4_regdump_ilf3_icont_channel_55();
	omap4_regdump_ilf3_icont_channel_56();
	omap4_regdump_ilf3_icont_channel_57();
	omap4_regdump_ilf3_icont_channel_58();
	omap4_regdump_ilf3_icont_channel_59();
	omap4_regdump_ilf3_icont_channel_60();
	omap4_regdump_ilf3_icont_channel_61();
	omap4_regdump_ilf3_icont_channel_62();
	omap4_regdump_ilf3_icont_channel_63();
	omap4_regdump_ilf3_icont_channel_64();
	omap4_regdump_ilf3_icont_channel_65();
	omap4_regdump_ilf3_icont_channel_66();
	omap4_regdump_ilf3_icont_channel_67();
	omap4_regdump_ilf3_icont_channel_68();
	omap4_regdump_ilf3_icont_channel_69();
	omap4_regdump_ilf3_icont_channel_70();
	omap4_regdump_ilf3_icont_channel_71();
	omap4_regdump_ilf3_icont_channel_72();
	omap4_regdump_ilf3_icont_channel_73();
	omap4_regdump_ilf3_icont_channel_74();
	omap4_regdump_ilf3_icont_channel_75();
	omap4_regdump_ilf3_icont_channel_76();
	omap4_regdump_ilf3_icont_channel_77();
	omap4_regdump_ilf3_icont_channel_78();
	omap4_regdump_ilf3_icont_channel_79();
	omap4_regdump_ilf3_icont_channel_80();
	omap4_regdump_ilf3_icont_channel_81();
	omap4_regdump_ilf3_icont_channel_82();
	omap4_regdump_ilf3_icont_channel_83();
	omap4_regdump_ilf3_icont_channel_84();
	omap4_regdump_ilf3_icont_channel_85();
	omap4_regdump_ilf3_icont_channel_86();
	omap4_regdump_ilf3_icont_channel_87();
	omap4_regdump_ilf3_icont_channel_88();
	omap4_regdump_ilf3_icont_channel_89();
	omap4_regdump_ilf3_icont_channel_90();
	omap4_regdump_ilf3_icont_channel_91();
	omap4_regdump_ilf3_icont_channel_92();
	omap4_regdump_ilf3_icont_channel_93();
	omap4_regdump_ilf3_icont_channel_94();
	omap4_regdump_ilf3_icont_channel_95();
	omap4_regdump_ilf3_icont_channel_96();
	omap4_regdump_ilf3_icont_channel_97();
	omap4_regdump_ilf3_icont_channel_98();
	omap4_regdump_ilf3_icont_channel_99();
	omap4_regdump_ilf3_icont_channel_100();
	omap4_regdump_ilf3_icont_channel_101();
	omap4_regdump_ilf3_icont_channel_102();
	omap4_regdump_ilf3_icont_channel_103();
	omap4_regdump_ilf3_icont_channel_104();
	omap4_regdump_ilf3_icont_channel_105();
	omap4_regdump_ilf3_icont_channel_106();
	omap4_regdump_ilf3_icont_channel_107();
	omap4_regdump_ilf3_icont_channel_108();
	omap4_regdump_ilf3_icont_channel_109();
	omap4_regdump_ilf3_icont_channel_110();
	omap4_regdump_ilf3_icont_channel_111();
	omap4_regdump_ilf3_icont_channel_112();
	omap4_regdump_ilf3_icont_channel_113();
	omap4_regdump_ilf3_icont_channel_114();
	omap4_regdump_ilf3_icont_channel_115();
	omap4_regdump_ilf3_icont_channel_116();
	omap4_regdump_ilf3_icont_channel_117();
	omap4_regdump_ilf3_icont_channel_118();
	omap4_regdump_ilf3_icont_channel_119();
	omap4_regdump_ilf3_icont_channel_120();
	omap4_regdump_ilf3_icont_channel_121();
	omap4_regdump_ilf3_icont_channel_122();
	omap4_regdump_ilf3_icont_channel_123();
	omap4_regdump_ilf3_icont_channel_124();
	omap4_regdump_ilf3_icont_channel_125();
	omap4_regdump_ilf3_icont_channel_126();
	omap4_regdump_ilf3_icont_channel_127();
	omap4_regdump_ilf3_icont_channel_128();
	omap4_regdump_ilf3_icont_channel_129();
	omap4_regdump_ilf3_icont_channel_130();
	omap4_regdump_ilf3_icont_channel_131();
	omap4_regdump_ilf3_icont_channel_132();
	omap4_regdump_ilf3_icont_channel_133();
	omap4_regdump_ilf3_icont_channel_134();
	omap4_regdump_ilf3_icont_channel_135();
	omap4_regdump_ilf3_icont_channel_136();
	omap4_regdump_ilf3_icont_channel_137();
	omap4_regdump_ilf3_icont_channel_138();
	omap4_regdump_ilf3_icont_channel_139();
	omap4_regdump_ilf3_icont_channel_140();
	omap4_regdump_ilf3_icont_channel_141();
	omap4_regdump_ilf3_icont_channel_142();
	omap4_regdump_ilf3_icont_channel_143();
	omap4_regdump_ilf3_icont_channel_144();
	omap4_regdump_ilf3_icont_channel_145();
	omap4_regdump_ilf3_icont_channel_146();
	omap4_regdump_ilf3_icont_channel_147();
	omap4_regdump_ilf3_icont_channel_148();
}

const struct reginfo regdata_ilf3_icont_channel_0[] = {
	{"ILF3_BS_l_0", 0x000d21c8},
	{"ILF3_IPB_n_0", 0x000d241c},
	{"ILF3_MBCONFIG_GDPCONFIG_i_0", 0x000d2094},
	{"ILF3_MBCONFIG_MBINFO_k_0", 0x000d2040},
	{"ILF3_MBCONFIG_MB_o_0", 0x000d204c},
	{"ILF3_QP_IDX_j_0", 0x000d2128},
	{"ILF3_QP_m_0", 0x000d20e0},
	{"ILF3_SLICESTATUS_k_0", 0x000d20bc},
};
void omap4_regdump_ilf3_icont_channel_0(void) {
	pr_info("ilf3_icont_channel_0:\n");
	regdump(regdata_ilf3_icont_channel_0, ARRAY_SIZE(regdata_ilf3_icont_channel_0));
}

const struct reginfo regdata_ilf3_icont_channel_1[] = {
	{"ILF3_BS_l_1", 0x000d21cc},
	{"ILF3_IPB_n_1", 0x000d2420},
	{"ILF3_MBCONFIG_GDPCONFIG_i_1", 0x000d2098},
	{"ILF3_MBCONFIG_MBINFO_k_1", 0x000d2044},
	{"ILF3_MBCONFIG_MB_o_1", 0x000d2050},
	{"ILF3_QP_IDX_j_1", 0x000d212c},
	{"ILF3_QP_m_1", 0x000d20e4},
	{"ILF3_SLICESTATUS_k_1", 0x000d20c0},
};
void omap4_regdump_ilf3_icont_channel_1(void) {
	pr_info("ilf3_icont_channel_1:\n");
	regdump(regdata_ilf3_icont_channel_1, ARRAY_SIZE(regdata_ilf3_icont_channel_1));
}

const struct reginfo regdata_ilf3_icont_channel_2[] = {
	{"ILF3_BS_l_2", 0x000d21d0},
	{"ILF3_IPB_n_2", 0x000d2424},
	{"ILF3_MBCONFIG_GDPCONFIG_i_2", 0x000d209c},
	{"ILF3_MBCONFIG_MBINFO_k_2", 0x000d2048},
	{"ILF3_MBCONFIG_MB_o_2", 0x000d2054},
	{"ILF3_QP_IDX_j_2", 0x000d2130},
	{"ILF3_QP_m_2", 0x000d20e8},
	{"ILF3_SLICESTATUS_k_2", 0x000d20c4},
};
void omap4_regdump_ilf3_icont_channel_2(void) {
	pr_info("ilf3_icont_channel_2:\n");
	regdump(regdata_ilf3_icont_channel_2, ARRAY_SIZE(regdata_ilf3_icont_channel_2));
}

const struct reginfo regdata_ilf3_icont_channel_3[] = {
	{"ILF3_BS_l_3", 0x000d21d4},
	{"ILF3_IPB_n_3", 0x000d2428},
	{"ILF3_MBCONFIG_GDPCONFIG_i_3", 0x000d20a0},
	{"ILF3_MBCONFIG_MB_o_3", 0x000d2058},
	{"ILF3_QP_IDX_j_3", 0x000d2134},
	{"ILF3_QP_m_3", 0x000d20ec},
};
void omap4_regdump_ilf3_icont_channel_3(void) {
	pr_info("ilf3_icont_channel_3:\n");
	regdump(regdata_ilf3_icont_channel_3, ARRAY_SIZE(regdata_ilf3_icont_channel_3));
}

const struct reginfo regdata_ilf3_icont_channel_4[] = {
	{"ILF3_BS_l_4", 0x000d21d8},
	{"ILF3_IPB_n_4", 0x000d242c},
	{"ILF3_MBCONFIG_MB_o_4", 0x000d205c},
	{"ILF3_QP_IDX_j_4", 0x000d2138},
	{"ILF3_QP_m_4", 0x000d20f0},
};
void omap4_regdump_ilf3_icont_channel_4(void) {
	pr_info("ilf3_icont_channel_4:\n");
	regdump(regdata_ilf3_icont_channel_4, ARRAY_SIZE(regdata_ilf3_icont_channel_4));
}

const struct reginfo regdata_ilf3_icont_channel_5[] = {
	{"ILF3_BS_l_5", 0x000d21dc},
	{"ILF3_IPB_n_5", 0x000d2430},
	{"ILF3_MBCONFIG_MB_o_5", 0x000d2060},
	{"ILF3_QP_IDX_j_5", 0x000d213c},
	{"ILF3_QP_m_5", 0x000d20f4},
};
void omap4_regdump_ilf3_icont_channel_5(void) {
	pr_info("ilf3_icont_channel_5:\n");
	regdump(regdata_ilf3_icont_channel_5, ARRAY_SIZE(regdata_ilf3_icont_channel_5));
}

const struct reginfo regdata_ilf3_icont_channel_6[] = {
	{"ILF3_BS_l_6", 0x000d21e0},
	{"ILF3_IPB_n_6", 0x000d2434},
	{"ILF3_MBCONFIG_MB_o_6", 0x000d2064},
	{"ILF3_QP_IDX_j_6", 0x000d2140},
	{"ILF3_QP_m_6", 0x000d20f8},
};
void omap4_regdump_ilf3_icont_channel_6(void) {
	pr_info("ilf3_icont_channel_6:\n");
	regdump(regdata_ilf3_icont_channel_6, ARRAY_SIZE(regdata_ilf3_icont_channel_6));
}

const struct reginfo regdata_ilf3_icont_channel_7[] = {
	{"ILF3_BS_l_7", 0x000d21e4},
	{"ILF3_IPB_n_7", 0x000d2438},
	{"ILF3_MBCONFIG_MB_o_7", 0x000d2068},
	{"ILF3_QP_IDX_j_7", 0x000d2144},
	{"ILF3_QP_m_7", 0x000d20fc},
};
void omap4_regdump_ilf3_icont_channel_7(void) {
	pr_info("ilf3_icont_channel_7:\n");
	regdump(regdata_ilf3_icont_channel_7, ARRAY_SIZE(regdata_ilf3_icont_channel_7));
}

const struct reginfo regdata_ilf3_icont_channel_8[] = {
	{"ILF3_BS_l_8", 0x000d21e8},
	{"ILF3_IPB_n_8", 0x000d243c},
	{"ILF3_MBCONFIG_MB_o_8", 0x000d206c},
	{"ILF3_QP_IDX_j_8", 0x000d2148},
	{"ILF3_QP_m_8", 0x000d2100},
};
void omap4_regdump_ilf3_icont_channel_8(void) {
	pr_info("ilf3_icont_channel_8:\n");
	regdump(regdata_ilf3_icont_channel_8, ARRAY_SIZE(regdata_ilf3_icont_channel_8));
}

const struct reginfo regdata_ilf3_icont_channel_9[] = {
	{"ILF3_BS_l_9", 0x000d21ec},
	{"ILF3_IPB_n_9", 0x000d2440},
	{"ILF3_MBCONFIG_MB_o_9", 0x000d2070},
	{"ILF3_QP_IDX_j_9", 0x000d214c},
	{"ILF3_QP_m_9", 0x000d2104},
};
void omap4_regdump_ilf3_icont_channel_9(void) {
	pr_info("ilf3_icont_channel_9:\n");
	regdump(regdata_ilf3_icont_channel_9, ARRAY_SIZE(regdata_ilf3_icont_channel_9));
}

const struct reginfo regdata_ilf3_icont_channel_10[] = {
	{"ILF3_BS_l_10", 0x000d21f0},
	{"ILF3_IPB_n_10", 0x000d2444},
	{"ILF3_MBCONFIG_MB_o_10", 0x000d2074},
	{"ILF3_QP_IDX_j_10", 0x000d2150},
	{"ILF3_QP_m_10", 0x000d2108},
};
void omap4_regdump_ilf3_icont_channel_10(void) {
	pr_info("ilf3_icont_channel_10:\n");
	regdump(regdata_ilf3_icont_channel_10, ARRAY_SIZE(regdata_ilf3_icont_channel_10));
}

const struct reginfo regdata_ilf3_icont_channel_11[] = {
	{"ILF3_BS_l_11", 0x000d21f4},
	{"ILF3_IPB_n_11", 0x000d2448},
	{"ILF3_MBCONFIG_MB_o_11", 0x000d2078},
	{"ILF3_QP_IDX_j_11", 0x000d2154},
	{"ILF3_QP_m_11", 0x000d210c},
};
void omap4_regdump_ilf3_icont_channel_11(void) {
	pr_info("ilf3_icont_channel_11:\n");
	regdump(regdata_ilf3_icont_channel_11, ARRAY_SIZE(regdata_ilf3_icont_channel_11));
}

const struct reginfo regdata_ilf3_icont_channel_12[] = {
	{"ILF3_BS_l_12", 0x000d21f8},
	{"ILF3_IPB_n_12", 0x000d244c},
	{"ILF3_MBCONFIG_MB_o_12", 0x000d207c},
	{"ILF3_QP_IDX_j_12", 0x000d2158},
	{"ILF3_QP_m_12", 0x000d2110},
};
void omap4_regdump_ilf3_icont_channel_12(void) {
	pr_info("ilf3_icont_channel_12:\n");
	regdump(regdata_ilf3_icont_channel_12, ARRAY_SIZE(regdata_ilf3_icont_channel_12));
}

const struct reginfo regdata_ilf3_icont_channel_13[] = {
	{"ILF3_BS_l_13", 0x000d21fc},
	{"ILF3_IPB_n_13", 0x000d2450},
	{"ILF3_MBCONFIG_MB_o_13", 0x000d2080},
	{"ILF3_QP_IDX_j_13", 0x000d215c},
	{"ILF3_QP_m_13", 0x000d2114},
};
void omap4_regdump_ilf3_icont_channel_13(void) {
	pr_info("ilf3_icont_channel_13:\n");
	regdump(regdata_ilf3_icont_channel_13, ARRAY_SIZE(regdata_ilf3_icont_channel_13));
}

const struct reginfo regdata_ilf3_icont_channel_14[] = {
	{"ILF3_BS_l_14", 0x000d2200},
	{"ILF3_IPB_n_14", 0x000d2454},
	{"ILF3_MBCONFIG_MB_o_14", 0x000d2084},
	{"ILF3_QP_IDX_j_14", 0x000d2160},
	{"ILF3_QP_m_14", 0x000d2118},
};
void omap4_regdump_ilf3_icont_channel_14(void) {
	pr_info("ilf3_icont_channel_14:\n");
	regdump(regdata_ilf3_icont_channel_14, ARRAY_SIZE(regdata_ilf3_icont_channel_14));
}

const struct reginfo regdata_ilf3_icont_channel_15[] = {
	{"ILF3_BS_l_15", 0x000d2204},
	{"ILF3_IPB_n_15", 0x000d2458},
	{"ILF3_MBCONFIG_MB_o_15", 0x000d2088},
	{"ILF3_QP_IDX_j_15", 0x000d2164},
	{"ILF3_QP_m_15", 0x000d211c},
};
void omap4_regdump_ilf3_icont_channel_15(void) {
	pr_info("ilf3_icont_channel_15:\n");
	regdump(regdata_ilf3_icont_channel_15, ARRAY_SIZE(regdata_ilf3_icont_channel_15));
}

const struct reginfo regdata_ilf3_icont_channel_16[] = {
	{"ILF3_BS_l_16", 0x000d2208},
	{"ILF3_IPB_n_16", 0x000d245c},
	{"ILF3_QP_IDX_j_16", 0x000d2168},
	{"ILF3_QP_m_16", 0x000d2120},
};
void omap4_regdump_ilf3_icont_channel_16(void) {
	pr_info("ilf3_icont_channel_16:\n");
	regdump(regdata_ilf3_icont_channel_16, ARRAY_SIZE(regdata_ilf3_icont_channel_16));
}

const struct reginfo regdata_ilf3_icont_channel_17[] = {
	{"ILF3_BS_l_17", 0x000d220c},
	{"ILF3_IPB_n_17", 0x000d2460},
	{"ILF3_QP_IDX_j_17", 0x000d216c},
	{"ILF3_QP_m_17", 0x000d2124},
};
void omap4_regdump_ilf3_icont_channel_17(void) {
	pr_info("ilf3_icont_channel_17:\n");
	regdump(regdata_ilf3_icont_channel_17, ARRAY_SIZE(regdata_ilf3_icont_channel_17));
}

const struct reginfo regdata_ilf3_icont_channel_18[] = {
	{"ILF3_BS_l_18", 0x000d2210},
	{"ILF3_IPB_n_18", 0x000d2464},
	{"ILF3_QP_IDX_j_18", 0x000d2170},
};
void omap4_regdump_ilf3_icont_channel_18(void) {
	pr_info("ilf3_icont_channel_18:\n");
	regdump(regdata_ilf3_icont_channel_18, ARRAY_SIZE(regdata_ilf3_icont_channel_18));
}

const struct reginfo regdata_ilf3_icont_channel_19[] = {
	{"ILF3_BS_l_19", 0x000d2214},
	{"ILF3_IPB_n_19", 0x000d2468},
	{"ILF3_QP_IDX_j_19", 0x000d2174},
};
void omap4_regdump_ilf3_icont_channel_19(void) {
	pr_info("ilf3_icont_channel_19:\n");
	regdump(regdata_ilf3_icont_channel_19, ARRAY_SIZE(regdata_ilf3_icont_channel_19));
}

const struct reginfo regdata_ilf3_icont_channel_20[] = {
	{"ILF3_BS_l_20", 0x000d2218},
	{"ILF3_IPB_n_20", 0x000d246c},
	{"ILF3_QP_IDX_j_20", 0x000d2178},
};
void omap4_regdump_ilf3_icont_channel_20(void) {
	pr_info("ilf3_icont_channel_20:\n");
	regdump(regdata_ilf3_icont_channel_20, ARRAY_SIZE(regdata_ilf3_icont_channel_20));
}

const struct reginfo regdata_ilf3_icont_channel_21[] = {
	{"ILF3_BS_l_21", 0x000d221c},
	{"ILF3_IPB_n_21", 0x000d2470},
	{"ILF3_QP_IDX_j_21", 0x000d217c},
};
void omap4_regdump_ilf3_icont_channel_21(void) {
	pr_info("ilf3_icont_channel_21:\n");
	regdump(regdata_ilf3_icont_channel_21, ARRAY_SIZE(regdata_ilf3_icont_channel_21));
}

const struct reginfo regdata_ilf3_icont_channel_22[] = {
	{"ILF3_BS_l_22", 0x000d2220},
	{"ILF3_IPB_n_22", 0x000d2474},
	{"ILF3_QP_IDX_j_22", 0x000d2180},
};
void omap4_regdump_ilf3_icont_channel_22(void) {
	pr_info("ilf3_icont_channel_22:\n");
	regdump(regdata_ilf3_icont_channel_22, ARRAY_SIZE(regdata_ilf3_icont_channel_22));
}

const struct reginfo regdata_ilf3_icont_channel_23[] = {
	{"ILF3_BS_l_23", 0x000d2224},
	{"ILF3_IPB_n_23", 0x000d2478},
	{"ILF3_QP_IDX_j_23", 0x000d2184},
};
void omap4_regdump_ilf3_icont_channel_23(void) {
	pr_info("ilf3_icont_channel_23:\n");
	regdump(regdata_ilf3_icont_channel_23, ARRAY_SIZE(regdata_ilf3_icont_channel_23));
}

const struct reginfo regdata_ilf3_icont_channel_24[] = {
	{"ILF3_BS_l_24", 0x000d2228},
	{"ILF3_IPB_n_24", 0x000d247c},
	{"ILF3_QP_IDX_j_24", 0x000d2188},
};
void omap4_regdump_ilf3_icont_channel_24(void) {
	pr_info("ilf3_icont_channel_24:\n");
	regdump(regdata_ilf3_icont_channel_24, ARRAY_SIZE(regdata_ilf3_icont_channel_24));
}

const struct reginfo regdata_ilf3_icont_channel_25[] = {
	{"ILF3_BS_l_25", 0x000d222c},
	{"ILF3_IPB_n_25", 0x000d2480},
	{"ILF3_QP_IDX_j_25", 0x000d218c},
};
void omap4_regdump_ilf3_icont_channel_25(void) {
	pr_info("ilf3_icont_channel_25:\n");
	regdump(regdata_ilf3_icont_channel_25, ARRAY_SIZE(regdata_ilf3_icont_channel_25));
}

const struct reginfo regdata_ilf3_icont_channel_26[] = {
	{"ILF3_BS_l_26", 0x000d2230},
	{"ILF3_IPB_n_26", 0x000d2484},
	{"ILF3_QP_IDX_j_26", 0x000d2190},
};
void omap4_regdump_ilf3_icont_channel_26(void) {
	pr_info("ilf3_icont_channel_26:\n");
	regdump(regdata_ilf3_icont_channel_26, ARRAY_SIZE(regdata_ilf3_icont_channel_26));
}

const struct reginfo regdata_ilf3_icont_channel_27[] = {
	{"ILF3_BS_l_27", 0x000d2234},
	{"ILF3_IPB_n_27", 0x000d2488},
	{"ILF3_QP_IDX_j_27", 0x000d2194},
};
void omap4_regdump_ilf3_icont_channel_27(void) {
	pr_info("ilf3_icont_channel_27:\n");
	regdump(regdata_ilf3_icont_channel_27, ARRAY_SIZE(regdata_ilf3_icont_channel_27));
}

const struct reginfo regdata_ilf3_icont_channel_28[] = {
	{"ILF3_BS_l_28", 0x000d2238},
	{"ILF3_IPB_n_28", 0x000d248c},
	{"ILF3_QP_IDX_j_28", 0x000d2198},
};
void omap4_regdump_ilf3_icont_channel_28(void) {
	pr_info("ilf3_icont_channel_28:\n");
	regdump(regdata_ilf3_icont_channel_28, ARRAY_SIZE(regdata_ilf3_icont_channel_28));
}

const struct reginfo regdata_ilf3_icont_channel_29[] = {
	{"ILF3_BS_l_29", 0x000d223c},
	{"ILF3_IPB_n_29", 0x000d2490},
	{"ILF3_QP_IDX_j_29", 0x000d219c},
};
void omap4_regdump_ilf3_icont_channel_29(void) {
	pr_info("ilf3_icont_channel_29:\n");
	regdump(regdata_ilf3_icont_channel_29, ARRAY_SIZE(regdata_ilf3_icont_channel_29));
}

const struct reginfo regdata_ilf3_icont_channel_30[] = {
	{"ILF3_BS_l_30", 0x000d2240},
	{"ILF3_IPB_n_30", 0x000d2494},
	{"ILF3_QP_IDX_j_30", 0x000d21a0},
};
void omap4_regdump_ilf3_icont_channel_30(void) {
	pr_info("ilf3_icont_channel_30:\n");
	regdump(regdata_ilf3_icont_channel_30, ARRAY_SIZE(regdata_ilf3_icont_channel_30));
}

const struct reginfo regdata_ilf3_icont_channel_31[] = {
	{"ILF3_BS_l_31", 0x000d2244},
	{"ILF3_IPB_n_31", 0x000d2498},
	{"ILF3_QP_IDX_j_31", 0x000d21a4},
};
void omap4_regdump_ilf3_icont_channel_31(void) {
	pr_info("ilf3_icont_channel_31:\n");
	regdump(regdata_ilf3_icont_channel_31, ARRAY_SIZE(regdata_ilf3_icont_channel_31));
}

const struct reginfo regdata_ilf3_icont_channel_32[] = {
	{"ILF3_BS_l_32", 0x000d2248},
	{"ILF3_IPB_n_32", 0x000d249c},
	{"ILF3_QP_IDX_j_32", 0x000d21a8},
};
void omap4_regdump_ilf3_icont_channel_32(void) {
	pr_info("ilf3_icont_channel_32:\n");
	regdump(regdata_ilf3_icont_channel_32, ARRAY_SIZE(regdata_ilf3_icont_channel_32));
}

const struct reginfo regdata_ilf3_icont_channel_33[] = {
	{"ILF3_BS_l_33", 0x000d224c},
	{"ILF3_IPB_n_33", 0x000d24a0},
	{"ILF3_QP_IDX_j_33", 0x000d21ac},
};
void omap4_regdump_ilf3_icont_channel_33(void) {
	pr_info("ilf3_icont_channel_33:\n");
	regdump(regdata_ilf3_icont_channel_33, ARRAY_SIZE(regdata_ilf3_icont_channel_33));
}

const struct reginfo regdata_ilf3_icont_channel_34[] = {
	{"ILF3_BS_l_34", 0x000d2250},
	{"ILF3_IPB_n_34", 0x000d24a4},
	{"ILF3_QP_IDX_j_34", 0x000d21b0},
};
void omap4_regdump_ilf3_icont_channel_34(void) {
	pr_info("ilf3_icont_channel_34:\n");
	regdump(regdata_ilf3_icont_channel_34, ARRAY_SIZE(regdata_ilf3_icont_channel_34));
}

const struct reginfo regdata_ilf3_icont_channel_35[] = {
	{"ILF3_BS_l_35", 0x000d2254},
	{"ILF3_IPB_n_35", 0x000d24a8},
	{"ILF3_QP_IDX_j_35", 0x000d21b4},
};
void omap4_regdump_ilf3_icont_channel_35(void) {
	pr_info("ilf3_icont_channel_35:\n");
	regdump(regdata_ilf3_icont_channel_35, ARRAY_SIZE(regdata_ilf3_icont_channel_35));
}

const struct reginfo regdata_ilf3_icont_channel_36[] = {
	{"ILF3_BS_l_36", 0x000d2258},
	{"ILF3_IPB_n_36", 0x000d24ac},
	{"ILF3_QP_IDX_j_36", 0x000d21b8},
};
void omap4_regdump_ilf3_icont_channel_36(void) {
	pr_info("ilf3_icont_channel_36:\n");
	regdump(regdata_ilf3_icont_channel_36, ARRAY_SIZE(regdata_ilf3_icont_channel_36));
}

const struct reginfo regdata_ilf3_icont_channel_37[] = {
	{"ILF3_BS_l_37", 0x000d225c},
	{"ILF3_IPB_n_37", 0x000d24b0},
	{"ILF3_QP_IDX_j_37", 0x000d21bc},
};
void omap4_regdump_ilf3_icont_channel_37(void) {
	pr_info("ilf3_icont_channel_37:\n");
	regdump(regdata_ilf3_icont_channel_37, ARRAY_SIZE(regdata_ilf3_icont_channel_37));
}

const struct reginfo regdata_ilf3_icont_channel_38[] = {
	{"ILF3_BS_l_38", 0x000d2260},
	{"ILF3_IPB_n_38", 0x000d24b4},
	{"ILF3_QP_IDX_j_38", 0x000d21c0},
};
void omap4_regdump_ilf3_icont_channel_38(void) {
	pr_info("ilf3_icont_channel_38:\n");
	regdump(regdata_ilf3_icont_channel_38, ARRAY_SIZE(regdata_ilf3_icont_channel_38));
}

const struct reginfo regdata_ilf3_icont_channel_39[] = {
	{"ILF3_BS_l_39", 0x000d2264},
	{"ILF3_IPB_n_39", 0x000d24b8},
	{"ILF3_QP_IDX_j_39", 0x000d21c4},
};
void omap4_regdump_ilf3_icont_channel_39(void) {
	pr_info("ilf3_icont_channel_39:\n");
	regdump(regdata_ilf3_icont_channel_39, ARRAY_SIZE(regdata_ilf3_icont_channel_39));
}

const struct reginfo regdata_ilf3_icont_channel_40[] = {
	{"ILF3_BS_l_40", 0x000d2268},
	{"ILF3_IPB_n_40", 0x000d24bc},
};
void omap4_regdump_ilf3_icont_channel_40(void) {
	pr_info("ilf3_icont_channel_40:\n");
	regdump(regdata_ilf3_icont_channel_40, ARRAY_SIZE(regdata_ilf3_icont_channel_40));
}

const struct reginfo regdata_ilf3_icont_channel_41[] = {
	{"ILF3_BS_l_41", 0x000d226c},
	{"ILF3_IPB_n_41", 0x000d24c0},
};
void omap4_regdump_ilf3_icont_channel_41(void) {
	pr_info("ilf3_icont_channel_41:\n");
	regdump(regdata_ilf3_icont_channel_41, ARRAY_SIZE(regdata_ilf3_icont_channel_41));
}

const struct reginfo regdata_ilf3_icont_channel_42[] = {
	{"ILF3_BS_l_42", 0x000d2270},
	{"ILF3_IPB_n_42", 0x000d24c4},
};
void omap4_regdump_ilf3_icont_channel_42(void) {
	pr_info("ilf3_icont_channel_42:\n");
	regdump(regdata_ilf3_icont_channel_42, ARRAY_SIZE(regdata_ilf3_icont_channel_42));
}

const struct reginfo regdata_ilf3_icont_channel_43[] = {
	{"ILF3_BS_l_43", 0x000d2274},
	{"ILF3_IPB_n_43", 0x000d24c8},
};
void omap4_regdump_ilf3_icont_channel_43(void) {
	pr_info("ilf3_icont_channel_43:\n");
	regdump(regdata_ilf3_icont_channel_43, ARRAY_SIZE(regdata_ilf3_icont_channel_43));
}

const struct reginfo regdata_ilf3_icont_channel_44[] = {
	{"ILF3_BS_l_44", 0x000d2278},
	{"ILF3_IPB_n_44", 0x000d24cc},
};
void omap4_regdump_ilf3_icont_channel_44(void) {
	pr_info("ilf3_icont_channel_44:\n");
	regdump(regdata_ilf3_icont_channel_44, ARRAY_SIZE(regdata_ilf3_icont_channel_44));
}

const struct reginfo regdata_ilf3_icont_channel_45[] = {
	{"ILF3_BS_l_45", 0x000d227c},
	{"ILF3_IPB_n_45", 0x000d24d0},
};
void omap4_regdump_ilf3_icont_channel_45(void) {
	pr_info("ilf3_icont_channel_45:\n");
	regdump(regdata_ilf3_icont_channel_45, ARRAY_SIZE(regdata_ilf3_icont_channel_45));
}

const struct reginfo regdata_ilf3_icont_channel_46[] = {
	{"ILF3_BS_l_46", 0x000d2280},
	{"ILF3_IPB_n_46", 0x000d24d4},
};
void omap4_regdump_ilf3_icont_channel_46(void) {
	pr_info("ilf3_icont_channel_46:\n");
	regdump(regdata_ilf3_icont_channel_46, ARRAY_SIZE(regdata_ilf3_icont_channel_46));
}

const struct reginfo regdata_ilf3_icont_channel_47[] = {
	{"ILF3_BS_l_47", 0x000d2284},
	{"ILF3_IPB_n_47", 0x000d24d8},
};
void omap4_regdump_ilf3_icont_channel_47(void) {
	pr_info("ilf3_icont_channel_47:\n");
	regdump(regdata_ilf3_icont_channel_47, ARRAY_SIZE(regdata_ilf3_icont_channel_47));
}

const struct reginfo regdata_ilf3_icont_channel_48[] = {
	{"ILF3_BS_l_48", 0x000d2288},
	{"ILF3_IPB_n_48", 0x000d24dc},
};
void omap4_regdump_ilf3_icont_channel_48(void) {
	pr_info("ilf3_icont_channel_48:\n");
	regdump(regdata_ilf3_icont_channel_48, ARRAY_SIZE(regdata_ilf3_icont_channel_48));
}

const struct reginfo regdata_ilf3_icont_channel_49[] = {
	{"ILF3_BS_l_49", 0x000d228c},
	{"ILF3_IPB_n_49", 0x000d24e0},
};
void omap4_regdump_ilf3_icont_channel_49(void) {
	pr_info("ilf3_icont_channel_49:\n");
	regdump(regdata_ilf3_icont_channel_49, ARRAY_SIZE(regdata_ilf3_icont_channel_49));
}

const struct reginfo regdata_ilf3_icont_channel_50[] = {
	{"ILF3_BS_l_50", 0x000d2290},
	{"ILF3_IPB_n_50", 0x000d24e4},
};
void omap4_regdump_ilf3_icont_channel_50(void) {
	pr_info("ilf3_icont_channel_50:\n");
	regdump(regdata_ilf3_icont_channel_50, ARRAY_SIZE(regdata_ilf3_icont_channel_50));
}

const struct reginfo regdata_ilf3_icont_channel_51[] = {
	{"ILF3_BS_l_51", 0x000d2294},
	{"ILF3_IPB_n_51", 0x000d24e8},
};
void omap4_regdump_ilf3_icont_channel_51(void) {
	pr_info("ilf3_icont_channel_51:\n");
	regdump(regdata_ilf3_icont_channel_51, ARRAY_SIZE(regdata_ilf3_icont_channel_51));
}

const struct reginfo regdata_ilf3_icont_channel_52[] = {
	{"ILF3_BS_l_52", 0x000d2298},
	{"ILF3_IPB_n_52", 0x000d24ec},
};
void omap4_regdump_ilf3_icont_channel_52(void) {
	pr_info("ilf3_icont_channel_52:\n");
	regdump(regdata_ilf3_icont_channel_52, ARRAY_SIZE(regdata_ilf3_icont_channel_52));
}

const struct reginfo regdata_ilf3_icont_channel_53[] = {
	{"ILF3_BS_l_53", 0x000d229c},
	{"ILF3_IPB_n_53", 0x000d24f0},
};
void omap4_regdump_ilf3_icont_channel_53(void) {
	pr_info("ilf3_icont_channel_53:\n");
	regdump(regdata_ilf3_icont_channel_53, ARRAY_SIZE(regdata_ilf3_icont_channel_53));
}

const struct reginfo regdata_ilf3_icont_channel_54[] = {
	{"ILF3_BS_l_54", 0x000d22a0},
	{"ILF3_IPB_n_54", 0x000d24f4},
};
void omap4_regdump_ilf3_icont_channel_54(void) {
	pr_info("ilf3_icont_channel_54:\n");
	regdump(regdata_ilf3_icont_channel_54, ARRAY_SIZE(regdata_ilf3_icont_channel_54));
}

const struct reginfo regdata_ilf3_icont_channel_55[] = {
	{"ILF3_BS_l_55", 0x000d22a4},
	{"ILF3_IPB_n_55", 0x000d24f8},
};
void omap4_regdump_ilf3_icont_channel_55(void) {
	pr_info("ilf3_icont_channel_55:\n");
	regdump(regdata_ilf3_icont_channel_55, ARRAY_SIZE(regdata_ilf3_icont_channel_55));
}

const struct reginfo regdata_ilf3_icont_channel_56[] = {
	{"ILF3_BS_l_56", 0x000d22a8},
	{"ILF3_IPB_n_56", 0x000d24fc},
};
void omap4_regdump_ilf3_icont_channel_56(void) {
	pr_info("ilf3_icont_channel_56:\n");
	regdump(regdata_ilf3_icont_channel_56, ARRAY_SIZE(regdata_ilf3_icont_channel_56));
}

const struct reginfo regdata_ilf3_icont_channel_57[] = {
	{"ILF3_BS_l_57", 0x000d22ac},
	{"ILF3_IPB_n_57", 0x000d2500},
};
void omap4_regdump_ilf3_icont_channel_57(void) {
	pr_info("ilf3_icont_channel_57:\n");
	regdump(regdata_ilf3_icont_channel_57, ARRAY_SIZE(regdata_ilf3_icont_channel_57));
}

const struct reginfo regdata_ilf3_icont_channel_58[] = {
	{"ILF3_BS_l_58", 0x000d22b0},
	{"ILF3_IPB_n_58", 0x000d2504},
};
void omap4_regdump_ilf3_icont_channel_58(void) {
	pr_info("ilf3_icont_channel_58:\n");
	regdump(regdata_ilf3_icont_channel_58, ARRAY_SIZE(regdata_ilf3_icont_channel_58));
}

const struct reginfo regdata_ilf3_icont_channel_59[] = {
	{"ILF3_BS_l_59", 0x000d22b4},
	{"ILF3_IPB_n_59", 0x000d2508},
};
void omap4_regdump_ilf3_icont_channel_59(void) {
	pr_info("ilf3_icont_channel_59:\n");
	regdump(regdata_ilf3_icont_channel_59, ARRAY_SIZE(regdata_ilf3_icont_channel_59));
}

const struct reginfo regdata_ilf3_icont_channel_60[] = {
	{"ILF3_BS_l_60", 0x000d22b8},
	{"ILF3_IPB_n_60", 0x000d250c},
};
void omap4_regdump_ilf3_icont_channel_60(void) {
	pr_info("ilf3_icont_channel_60:\n");
	regdump(regdata_ilf3_icont_channel_60, ARRAY_SIZE(regdata_ilf3_icont_channel_60));
}

const struct reginfo regdata_ilf3_icont_channel_61[] = {
	{"ILF3_BS_l_61", 0x000d22bc},
	{"ILF3_IPB_n_61", 0x000d2510},
};
void omap4_regdump_ilf3_icont_channel_61(void) {
	pr_info("ilf3_icont_channel_61:\n");
	regdump(regdata_ilf3_icont_channel_61, ARRAY_SIZE(regdata_ilf3_icont_channel_61));
}

const struct reginfo regdata_ilf3_icont_channel_62[] = {
	{"ILF3_BS_l_62", 0x000d22c0},
	{"ILF3_IPB_n_62", 0x000d2514},
};
void omap4_regdump_ilf3_icont_channel_62(void) {
	pr_info("ilf3_icont_channel_62:\n");
	regdump(regdata_ilf3_icont_channel_62, ARRAY_SIZE(regdata_ilf3_icont_channel_62));
}

const struct reginfo regdata_ilf3_icont_channel_63[] = {
	{"ILF3_BS_l_63", 0x000d22c4},
	{"ILF3_IPB_n_63", 0x000d2518},
};
void omap4_regdump_ilf3_icont_channel_63(void) {
	pr_info("ilf3_icont_channel_63:\n");
	regdump(regdata_ilf3_icont_channel_63, ARRAY_SIZE(regdata_ilf3_icont_channel_63));
}

const struct reginfo regdata_ilf3_icont_channel_64[] = {
	{"ILF3_BS_l_64", 0x000d22c8},
	{"ILF3_IPB_n_64", 0x000d251c},
};
void omap4_regdump_ilf3_icont_channel_64(void) {
	pr_info("ilf3_icont_channel_64:\n");
	regdump(regdata_ilf3_icont_channel_64, ARRAY_SIZE(regdata_ilf3_icont_channel_64));
}

const struct reginfo regdata_ilf3_icont_channel_65[] = {
	{"ILF3_BS_l_65", 0x000d22cc},
	{"ILF3_IPB_n_65", 0x000d2520},
};
void omap4_regdump_ilf3_icont_channel_65(void) {
	pr_info("ilf3_icont_channel_65:\n");
	regdump(regdata_ilf3_icont_channel_65, ARRAY_SIZE(regdata_ilf3_icont_channel_65));
}

const struct reginfo regdata_ilf3_icont_channel_66[] = {
	{"ILF3_BS_l_66", 0x000d22d0},
	{"ILF3_IPB_n_66", 0x000d2524},
};
void omap4_regdump_ilf3_icont_channel_66(void) {
	pr_info("ilf3_icont_channel_66:\n");
	regdump(regdata_ilf3_icont_channel_66, ARRAY_SIZE(regdata_ilf3_icont_channel_66));
}

const struct reginfo regdata_ilf3_icont_channel_67[] = {
	{"ILF3_BS_l_67", 0x000d22d4},
	{"ILF3_IPB_n_67", 0x000d2528},
};
void omap4_regdump_ilf3_icont_channel_67(void) {
	pr_info("ilf3_icont_channel_67:\n");
	regdump(regdata_ilf3_icont_channel_67, ARRAY_SIZE(regdata_ilf3_icont_channel_67));
}

const struct reginfo regdata_ilf3_icont_channel_68[] = {
	{"ILF3_BS_l_68", 0x000d22d8},
	{"ILF3_IPB_n_68", 0x000d252c},
};
void omap4_regdump_ilf3_icont_channel_68(void) {
	pr_info("ilf3_icont_channel_68:\n");
	regdump(regdata_ilf3_icont_channel_68, ARRAY_SIZE(regdata_ilf3_icont_channel_68));
}

const struct reginfo regdata_ilf3_icont_channel_69[] = {
	{"ILF3_BS_l_69", 0x000d22dc},
	{"ILF3_IPB_n_69", 0x000d2530},
};
void omap4_regdump_ilf3_icont_channel_69(void) {
	pr_info("ilf3_icont_channel_69:\n");
	regdump(regdata_ilf3_icont_channel_69, ARRAY_SIZE(regdata_ilf3_icont_channel_69));
}

const struct reginfo regdata_ilf3_icont_channel_70[] = {
	{"ILF3_BS_l_70", 0x000d22e0},
	{"ILF3_IPB_n_70", 0x000d2534},
};
void omap4_regdump_ilf3_icont_channel_70(void) {
	pr_info("ilf3_icont_channel_70:\n");
	regdump(regdata_ilf3_icont_channel_70, ARRAY_SIZE(regdata_ilf3_icont_channel_70));
}

const struct reginfo regdata_ilf3_icont_channel_71[] = {
	{"ILF3_BS_l_71", 0x000d22e4},
	{"ILF3_IPB_n_71", 0x000d2538},
};
void omap4_regdump_ilf3_icont_channel_71(void) {
	pr_info("ilf3_icont_channel_71:\n");
	regdump(regdata_ilf3_icont_channel_71, ARRAY_SIZE(regdata_ilf3_icont_channel_71));
}

const struct reginfo regdata_ilf3_icont_channel_72[] = {
	{"ILF3_BS_l_72", 0x000d22e8},
	{"ILF3_IPB_n_72", 0x000d253c},
};
void omap4_regdump_ilf3_icont_channel_72(void) {
	pr_info("ilf3_icont_channel_72:\n");
	regdump(regdata_ilf3_icont_channel_72, ARRAY_SIZE(regdata_ilf3_icont_channel_72));
}

const struct reginfo regdata_ilf3_icont_channel_73[] = {
	{"ILF3_BS_l_73", 0x000d22ec},
	{"ILF3_IPB_n_73", 0x000d2540},
};
void omap4_regdump_ilf3_icont_channel_73(void) {
	pr_info("ilf3_icont_channel_73:\n");
	regdump(regdata_ilf3_icont_channel_73, ARRAY_SIZE(regdata_ilf3_icont_channel_73));
}

const struct reginfo regdata_ilf3_icont_channel_74[] = {
	{"ILF3_BS_l_74", 0x000d22f0},
	{"ILF3_IPB_n_74", 0x000d2544},
};
void omap4_regdump_ilf3_icont_channel_74(void) {
	pr_info("ilf3_icont_channel_74:\n");
	regdump(regdata_ilf3_icont_channel_74, ARRAY_SIZE(regdata_ilf3_icont_channel_74));
}

const struct reginfo regdata_ilf3_icont_channel_75[] = {
	{"ILF3_BS_l_75", 0x000d22f4},
	{"ILF3_IPB_n_75", 0x000d2548},
};
void omap4_regdump_ilf3_icont_channel_75(void) {
	pr_info("ilf3_icont_channel_75:\n");
	regdump(regdata_ilf3_icont_channel_75, ARRAY_SIZE(regdata_ilf3_icont_channel_75));
}

const struct reginfo regdata_ilf3_icont_channel_76[] = {
	{"ILF3_BS_l_76", 0x000d22f8},
	{"ILF3_IPB_n_76", 0x000d254c},
};
void omap4_regdump_ilf3_icont_channel_76(void) {
	pr_info("ilf3_icont_channel_76:\n");
	regdump(regdata_ilf3_icont_channel_76, ARRAY_SIZE(regdata_ilf3_icont_channel_76));
}

const struct reginfo regdata_ilf3_icont_channel_77[] = {
	{"ILF3_BS_l_77", 0x000d22fc},
	{"ILF3_IPB_n_77", 0x000d2550},
};
void omap4_regdump_ilf3_icont_channel_77(void) {
	pr_info("ilf3_icont_channel_77:\n");
	regdump(regdata_ilf3_icont_channel_77, ARRAY_SIZE(regdata_ilf3_icont_channel_77));
}

const struct reginfo regdata_ilf3_icont_channel_78[] = {
	{"ILF3_BS_l_78", 0x000d2300},
	{"ILF3_IPB_n_78", 0x000d2554},
};
void omap4_regdump_ilf3_icont_channel_78(void) {
	pr_info("ilf3_icont_channel_78:\n");
	regdump(regdata_ilf3_icont_channel_78, ARRAY_SIZE(regdata_ilf3_icont_channel_78));
}

const struct reginfo regdata_ilf3_icont_channel_79[] = {
	{"ILF3_BS_l_79", 0x000d2304},
	{"ILF3_IPB_n_79", 0x000d2558},
};
void omap4_regdump_ilf3_icont_channel_79(void) {
	pr_info("ilf3_icont_channel_79:\n");
	regdump(regdata_ilf3_icont_channel_79, ARRAY_SIZE(regdata_ilf3_icont_channel_79));
}

const struct reginfo regdata_ilf3_icont_channel_80[] = {
	{"ILF3_BS_l_80", 0x000d2308},
	{"ILF3_IPB_n_80", 0x000d255c},
};
void omap4_regdump_ilf3_icont_channel_80(void) {
	pr_info("ilf3_icont_channel_80:\n");
	regdump(regdata_ilf3_icont_channel_80, ARRAY_SIZE(regdata_ilf3_icont_channel_80));
}

const struct reginfo regdata_ilf3_icont_channel_81[] = {
	{"ILF3_BS_l_81", 0x000d230c},
	{"ILF3_IPB_n_81", 0x000d2560},
};
void omap4_regdump_ilf3_icont_channel_81(void) {
	pr_info("ilf3_icont_channel_81:\n");
	regdump(regdata_ilf3_icont_channel_81, ARRAY_SIZE(regdata_ilf3_icont_channel_81));
}

const struct reginfo regdata_ilf3_icont_channel_82[] = {
	{"ILF3_BS_l_82", 0x000d2310},
	{"ILF3_IPB_n_82", 0x000d2564},
};
void omap4_regdump_ilf3_icont_channel_82(void) {
	pr_info("ilf3_icont_channel_82:\n");
	regdump(regdata_ilf3_icont_channel_82, ARRAY_SIZE(regdata_ilf3_icont_channel_82));
}

const struct reginfo regdata_ilf3_icont_channel_83[] = {
	{"ILF3_BS_l_83", 0x000d2314},
	{"ILF3_IPB_n_83", 0x000d2568},
};
void omap4_regdump_ilf3_icont_channel_83(void) {
	pr_info("ilf3_icont_channel_83:\n");
	regdump(regdata_ilf3_icont_channel_83, ARRAY_SIZE(regdata_ilf3_icont_channel_83));
}

const struct reginfo regdata_ilf3_icont_channel_84[] = {
	{"ILF3_BS_l_84", 0x000d2318},
	{"ILF3_IPB_n_84", 0x000d256c},
};
void omap4_regdump_ilf3_icont_channel_84(void) {
	pr_info("ilf3_icont_channel_84:\n");
	regdump(regdata_ilf3_icont_channel_84, ARRAY_SIZE(regdata_ilf3_icont_channel_84));
}

const struct reginfo regdata_ilf3_icont_channel_85[] = {
	{"ILF3_BS_l_85", 0x000d231c},
	{"ILF3_IPB_n_85", 0x000d2570},
};
void omap4_regdump_ilf3_icont_channel_85(void) {
	pr_info("ilf3_icont_channel_85:\n");
	regdump(regdata_ilf3_icont_channel_85, ARRAY_SIZE(regdata_ilf3_icont_channel_85));
}

const struct reginfo regdata_ilf3_icont_channel_86[] = {
	{"ILF3_BS_l_86", 0x000d2320},
	{"ILF3_IPB_n_86", 0x000d2574},
};
void omap4_regdump_ilf3_icont_channel_86(void) {
	pr_info("ilf3_icont_channel_86:\n");
	regdump(regdata_ilf3_icont_channel_86, ARRAY_SIZE(regdata_ilf3_icont_channel_86));
}

const struct reginfo regdata_ilf3_icont_channel_87[] = {
	{"ILF3_BS_l_87", 0x000d2324},
	{"ILF3_IPB_n_87", 0x000d2578},
};
void omap4_regdump_ilf3_icont_channel_87(void) {
	pr_info("ilf3_icont_channel_87:\n");
	regdump(regdata_ilf3_icont_channel_87, ARRAY_SIZE(regdata_ilf3_icont_channel_87));
}

const struct reginfo regdata_ilf3_icont_channel_88[] = {
	{"ILF3_BS_l_88", 0x000d2328},
	{"ILF3_IPB_n_88", 0x000d257c},
};
void omap4_regdump_ilf3_icont_channel_88(void) {
	pr_info("ilf3_icont_channel_88:\n");
	regdump(regdata_ilf3_icont_channel_88, ARRAY_SIZE(regdata_ilf3_icont_channel_88));
}

const struct reginfo regdata_ilf3_icont_channel_89[] = {
	{"ILF3_BS_l_89", 0x000d232c},
	{"ILF3_IPB_n_89", 0x000d2580},
};
void omap4_regdump_ilf3_icont_channel_89(void) {
	pr_info("ilf3_icont_channel_89:\n");
	regdump(regdata_ilf3_icont_channel_89, ARRAY_SIZE(regdata_ilf3_icont_channel_89));
}

const struct reginfo regdata_ilf3_icont_channel_90[] = {
	{"ILF3_BS_l_90", 0x000d2330},
	{"ILF3_IPB_n_90", 0x000d2584},
};
void omap4_regdump_ilf3_icont_channel_90(void) {
	pr_info("ilf3_icont_channel_90:\n");
	regdump(regdata_ilf3_icont_channel_90, ARRAY_SIZE(regdata_ilf3_icont_channel_90));
}

const struct reginfo regdata_ilf3_icont_channel_91[] = {
	{"ILF3_BS_l_91", 0x000d2334},
	{"ILF3_IPB_n_91", 0x000d2588},
};
void omap4_regdump_ilf3_icont_channel_91(void) {
	pr_info("ilf3_icont_channel_91:\n");
	regdump(regdata_ilf3_icont_channel_91, ARRAY_SIZE(regdata_ilf3_icont_channel_91));
}

const struct reginfo regdata_ilf3_icont_channel_92[] = {
	{"ILF3_BS_l_92", 0x000d2338},
	{"ILF3_IPB_n_92", 0x000d258c},
};
void omap4_regdump_ilf3_icont_channel_92(void) {
	pr_info("ilf3_icont_channel_92:\n");
	regdump(regdata_ilf3_icont_channel_92, ARRAY_SIZE(regdata_ilf3_icont_channel_92));
}

const struct reginfo regdata_ilf3_icont_channel_93[] = {
	{"ILF3_BS_l_93", 0x000d233c},
	{"ILF3_IPB_n_93", 0x000d2590},
};
void omap4_regdump_ilf3_icont_channel_93(void) {
	pr_info("ilf3_icont_channel_93:\n");
	regdump(regdata_ilf3_icont_channel_93, ARRAY_SIZE(regdata_ilf3_icont_channel_93));
}

const struct reginfo regdata_ilf3_icont_channel_94[] = {
	{"ILF3_BS_l_94", 0x000d2340},
	{"ILF3_IPB_n_94", 0x000d2594},
};
void omap4_regdump_ilf3_icont_channel_94(void) {
	pr_info("ilf3_icont_channel_94:\n");
	regdump(regdata_ilf3_icont_channel_94, ARRAY_SIZE(regdata_ilf3_icont_channel_94));
}

const struct reginfo regdata_ilf3_icont_channel_95[] = {
	{"ILF3_BS_l_95", 0x000d2344},
	{"ILF3_IPB_n_95", 0x000d2598},
};
void omap4_regdump_ilf3_icont_channel_95(void) {
	pr_info("ilf3_icont_channel_95:\n");
	regdump(regdata_ilf3_icont_channel_95, ARRAY_SIZE(regdata_ilf3_icont_channel_95));
}

const struct reginfo regdata_ilf3_icont_channel_96[] = {
	{"ILF3_BS_l_96", 0x000d2348},
	{"ILF3_IPB_n_96", 0x000d259c},
};
void omap4_regdump_ilf3_icont_channel_96(void) {
	pr_info("ilf3_icont_channel_96:\n");
	regdump(regdata_ilf3_icont_channel_96, ARRAY_SIZE(regdata_ilf3_icont_channel_96));
}

const struct reginfo regdata_ilf3_icont_channel_97[] = {
	{"ILF3_BS_l_97", 0x000d234c},
	{"ILF3_IPB_n_97", 0x000d25a0},
};
void omap4_regdump_ilf3_icont_channel_97(void) {
	pr_info("ilf3_icont_channel_97:\n");
	regdump(regdata_ilf3_icont_channel_97, ARRAY_SIZE(regdata_ilf3_icont_channel_97));
}

const struct reginfo regdata_ilf3_icont_channel_98[] = {
	{"ILF3_BS_l_98", 0x000d2350},
	{"ILF3_IPB_n_98", 0x000d25a4},
};
void omap4_regdump_ilf3_icont_channel_98(void) {
	pr_info("ilf3_icont_channel_98:\n");
	regdump(regdata_ilf3_icont_channel_98, ARRAY_SIZE(regdata_ilf3_icont_channel_98));
}

const struct reginfo regdata_ilf3_icont_channel_99[] = {
	{"ILF3_BS_l_99", 0x000d2354},
	{"ILF3_IPB_n_99", 0x000d25a8},
};
void omap4_regdump_ilf3_icont_channel_99(void) {
	pr_info("ilf3_icont_channel_99:\n");
	regdump(regdata_ilf3_icont_channel_99, ARRAY_SIZE(regdata_ilf3_icont_channel_99));
}

const struct reginfo regdata_ilf3_icont_channel_100[] = {
	{"ILF3_BS_l_100", 0x000d2358},
	{"ILF3_IPB_n_100", 0x000d25ac},
};
void omap4_regdump_ilf3_icont_channel_100(void) {
	pr_info("ilf3_icont_channel_100:\n");
	regdump(regdata_ilf3_icont_channel_100, ARRAY_SIZE(regdata_ilf3_icont_channel_100));
}

const struct reginfo regdata_ilf3_icont_channel_101[] = {
	{"ILF3_BS_l_101", 0x000d235c},
	{"ILF3_IPB_n_101", 0x000d25b0},
};
void omap4_regdump_ilf3_icont_channel_101(void) {
	pr_info("ilf3_icont_channel_101:\n");
	regdump(regdata_ilf3_icont_channel_101, ARRAY_SIZE(regdata_ilf3_icont_channel_101));
}

const struct reginfo regdata_ilf3_icont_channel_102[] = {
	{"ILF3_BS_l_102", 0x000d2360},
	{"ILF3_IPB_n_102", 0x000d25b4},
};
void omap4_regdump_ilf3_icont_channel_102(void) {
	pr_info("ilf3_icont_channel_102:\n");
	regdump(regdata_ilf3_icont_channel_102, ARRAY_SIZE(regdata_ilf3_icont_channel_102));
}

const struct reginfo regdata_ilf3_icont_channel_103[] = {
	{"ILF3_BS_l_103", 0x000d2364},
	{"ILF3_IPB_n_103", 0x000d25b8},
};
void omap4_regdump_ilf3_icont_channel_103(void) {
	pr_info("ilf3_icont_channel_103:\n");
	regdump(regdata_ilf3_icont_channel_103, ARRAY_SIZE(regdata_ilf3_icont_channel_103));
}

const struct reginfo regdata_ilf3_icont_channel_104[] = {
	{"ILF3_BS_l_104", 0x000d2368},
	{"ILF3_IPB_n_104", 0x000d25bc},
};
void omap4_regdump_ilf3_icont_channel_104(void) {
	pr_info("ilf3_icont_channel_104:\n");
	regdump(regdata_ilf3_icont_channel_104, ARRAY_SIZE(regdata_ilf3_icont_channel_104));
}

const struct reginfo regdata_ilf3_icont_channel_105[] = {
	{"ILF3_BS_l_105", 0x000d236c},
	{"ILF3_IPB_n_105", 0x000d25c0},
};
void omap4_regdump_ilf3_icont_channel_105(void) {
	pr_info("ilf3_icont_channel_105:\n");
	regdump(regdata_ilf3_icont_channel_105, ARRAY_SIZE(regdata_ilf3_icont_channel_105));
}

const struct reginfo regdata_ilf3_icont_channel_106[] = {
	{"ILF3_BS_l_106", 0x000d2370},
	{"ILF3_IPB_n_106", 0x000d25c4},
};
void omap4_regdump_ilf3_icont_channel_106(void) {
	pr_info("ilf3_icont_channel_106:\n");
	regdump(regdata_ilf3_icont_channel_106, ARRAY_SIZE(regdata_ilf3_icont_channel_106));
}

const struct reginfo regdata_ilf3_icont_channel_107[] = {
	{"ILF3_BS_l_107", 0x000d2374},
	{"ILF3_IPB_n_107", 0x000d25c8},
};
void omap4_regdump_ilf3_icont_channel_107(void) {
	pr_info("ilf3_icont_channel_107:\n");
	regdump(regdata_ilf3_icont_channel_107, ARRAY_SIZE(regdata_ilf3_icont_channel_107));
}

const struct reginfo regdata_ilf3_icont_channel_108[] = {
	{"ILF3_BS_l_108", 0x000d2378},
	{"ILF3_IPB_n_108", 0x000d25cc},
};
void omap4_regdump_ilf3_icont_channel_108(void) {
	pr_info("ilf3_icont_channel_108:\n");
	regdump(regdata_ilf3_icont_channel_108, ARRAY_SIZE(regdata_ilf3_icont_channel_108));
}

const struct reginfo regdata_ilf3_icont_channel_109[] = {
	{"ILF3_BS_l_109", 0x000d237c},
	{"ILF3_IPB_n_109", 0x000d25d0},
};
void omap4_regdump_ilf3_icont_channel_109(void) {
	pr_info("ilf3_icont_channel_109:\n");
	regdump(regdata_ilf3_icont_channel_109, ARRAY_SIZE(regdata_ilf3_icont_channel_109));
}

const struct reginfo regdata_ilf3_icont_channel_110[] = {
	{"ILF3_BS_l_110", 0x000d2380},
	{"ILF3_IPB_n_110", 0x000d25d4},
};
void omap4_regdump_ilf3_icont_channel_110(void) {
	pr_info("ilf3_icont_channel_110:\n");
	regdump(regdata_ilf3_icont_channel_110, ARRAY_SIZE(regdata_ilf3_icont_channel_110));
}

const struct reginfo regdata_ilf3_icont_channel_111[] = {
	{"ILF3_BS_l_111", 0x000d2384},
	{"ILF3_IPB_n_111", 0x000d25d8},
};
void omap4_regdump_ilf3_icont_channel_111(void) {
	pr_info("ilf3_icont_channel_111:\n");
	regdump(regdata_ilf3_icont_channel_111, ARRAY_SIZE(regdata_ilf3_icont_channel_111));
}

const struct reginfo regdata_ilf3_icont_channel_112[] = {
	{"ILF3_BS_l_112", 0x000d2388},
	{"ILF3_IPB_n_112", 0x000d25dc},
};
void omap4_regdump_ilf3_icont_channel_112(void) {
	pr_info("ilf3_icont_channel_112:\n");
	regdump(regdata_ilf3_icont_channel_112, ARRAY_SIZE(regdata_ilf3_icont_channel_112));
}

const struct reginfo regdata_ilf3_icont_channel_113[] = {
	{"ILF3_BS_l_113", 0x000d238c},
	{"ILF3_IPB_n_113", 0x000d25e0},
};
void omap4_regdump_ilf3_icont_channel_113(void) {
	pr_info("ilf3_icont_channel_113:\n");
	regdump(regdata_ilf3_icont_channel_113, ARRAY_SIZE(regdata_ilf3_icont_channel_113));
}

const struct reginfo regdata_ilf3_icont_channel_114[] = {
	{"ILF3_BS_l_114", 0x000d2390},
	{"ILF3_IPB_n_114", 0x000d25e4},
};
void omap4_regdump_ilf3_icont_channel_114(void) {
	pr_info("ilf3_icont_channel_114:\n");
	regdump(regdata_ilf3_icont_channel_114, ARRAY_SIZE(regdata_ilf3_icont_channel_114));
}

const struct reginfo regdata_ilf3_icont_channel_115[] = {
	{"ILF3_BS_l_115", 0x000d2394},
	{"ILF3_IPB_n_115", 0x000d25e8},
};
void omap4_regdump_ilf3_icont_channel_115(void) {
	pr_info("ilf3_icont_channel_115:\n");
	regdump(regdata_ilf3_icont_channel_115, ARRAY_SIZE(regdata_ilf3_icont_channel_115));
}

const struct reginfo regdata_ilf3_icont_channel_116[] = {
	{"ILF3_BS_l_116", 0x000d2398},
	{"ILF3_IPB_n_116", 0x000d25ec},
};
void omap4_regdump_ilf3_icont_channel_116(void) {
	pr_info("ilf3_icont_channel_116:\n");
	regdump(regdata_ilf3_icont_channel_116, ARRAY_SIZE(regdata_ilf3_icont_channel_116));
}

const struct reginfo regdata_ilf3_icont_channel_117[] = {
	{"ILF3_BS_l_117", 0x000d239c},
	{"ILF3_IPB_n_117", 0x000d25f0},
};
void omap4_regdump_ilf3_icont_channel_117(void) {
	pr_info("ilf3_icont_channel_117:\n");
	regdump(regdata_ilf3_icont_channel_117, ARRAY_SIZE(regdata_ilf3_icont_channel_117));
}

const struct reginfo regdata_ilf3_icont_channel_118[] = {
	{"ILF3_BS_l_118", 0x000d23a0},
	{"ILF3_IPB_n_118", 0x000d25f4},
};
void omap4_regdump_ilf3_icont_channel_118(void) {
	pr_info("ilf3_icont_channel_118:\n");
	regdump(regdata_ilf3_icont_channel_118, ARRAY_SIZE(regdata_ilf3_icont_channel_118));
}

const struct reginfo regdata_ilf3_icont_channel_119[] = {
	{"ILF3_BS_l_119", 0x000d23a4},
	{"ILF3_IPB_n_119", 0x000d25f8},
};
void omap4_regdump_ilf3_icont_channel_119(void) {
	pr_info("ilf3_icont_channel_119:\n");
	regdump(regdata_ilf3_icont_channel_119, ARRAY_SIZE(regdata_ilf3_icont_channel_119));
}

const struct reginfo regdata_ilf3_icont_channel_120[] = {
	{"ILF3_BS_l_120", 0x000d23a8},
	{"ILF3_IPB_n_120", 0x000d25fc},
};
void omap4_regdump_ilf3_icont_channel_120(void) {
	pr_info("ilf3_icont_channel_120:\n");
	regdump(regdata_ilf3_icont_channel_120, ARRAY_SIZE(regdata_ilf3_icont_channel_120));
}

const struct reginfo regdata_ilf3_icont_channel_121[] = {
	{"ILF3_BS_l_121", 0x000d23ac},
	{"ILF3_IPB_n_121", 0x000d2600},
};
void omap4_regdump_ilf3_icont_channel_121(void) {
	pr_info("ilf3_icont_channel_121:\n");
	regdump(regdata_ilf3_icont_channel_121, ARRAY_SIZE(regdata_ilf3_icont_channel_121));
}

const struct reginfo regdata_ilf3_icont_channel_122[] = {
	{"ILF3_BS_l_122", 0x000d23b0},
	{"ILF3_IPB_n_122", 0x000d2604},
};
void omap4_regdump_ilf3_icont_channel_122(void) {
	pr_info("ilf3_icont_channel_122:\n");
	regdump(regdata_ilf3_icont_channel_122, ARRAY_SIZE(regdata_ilf3_icont_channel_122));
}

const struct reginfo regdata_ilf3_icont_channel_123[] = {
	{"ILF3_BS_l_123", 0x000d23b4},
	{"ILF3_IPB_n_123", 0x000d2608},
};
void omap4_regdump_ilf3_icont_channel_123(void) {
	pr_info("ilf3_icont_channel_123:\n");
	regdump(regdata_ilf3_icont_channel_123, ARRAY_SIZE(regdata_ilf3_icont_channel_123));
}

const struct reginfo regdata_ilf3_icont_channel_124[] = {
	{"ILF3_BS_l_124", 0x000d23b8},
	{"ILF3_IPB_n_124", 0x000d260c},
};
void omap4_regdump_ilf3_icont_channel_124(void) {
	pr_info("ilf3_icont_channel_124:\n");
	regdump(regdata_ilf3_icont_channel_124, ARRAY_SIZE(regdata_ilf3_icont_channel_124));
}

const struct reginfo regdata_ilf3_icont_channel_125[] = {
	{"ILF3_BS_l_125", 0x000d23bc},
	{"ILF3_IPB_n_125", 0x000d2610},
};
void omap4_regdump_ilf3_icont_channel_125(void) {
	pr_info("ilf3_icont_channel_125:\n");
	regdump(regdata_ilf3_icont_channel_125, ARRAY_SIZE(regdata_ilf3_icont_channel_125));
}

const struct reginfo regdata_ilf3_icont_channel_126[] = {
	{"ILF3_BS_l_126", 0x000d23c0},
	{"ILF3_IPB_n_126", 0x000d2614},
};
void omap4_regdump_ilf3_icont_channel_126(void) {
	pr_info("ilf3_icont_channel_126:\n");
	regdump(regdata_ilf3_icont_channel_126, ARRAY_SIZE(regdata_ilf3_icont_channel_126));
}

const struct reginfo regdata_ilf3_icont_channel_127[] = {
	{"ILF3_BS_l_127", 0x000d23c4},
	{"ILF3_IPB_n_127", 0x000d2618},
};
void omap4_regdump_ilf3_icont_channel_127(void) {
	pr_info("ilf3_icont_channel_127:\n");
	regdump(regdata_ilf3_icont_channel_127, ARRAY_SIZE(regdata_ilf3_icont_channel_127));
}

const struct reginfo regdata_ilf3_icont_channel_128[] = {
	{"ILF3_BS_l_128", 0x000d23c8},
	{"ILF3_IPB_n_128", 0x000d261c},
};
void omap4_regdump_ilf3_icont_channel_128(void) {
	pr_info("ilf3_icont_channel_128:\n");
	regdump(regdata_ilf3_icont_channel_128, ARRAY_SIZE(regdata_ilf3_icont_channel_128));
}

const struct reginfo regdata_ilf3_icont_channel_129[] = {
	{"ILF3_BS_l_129", 0x000d23cc},
	{"ILF3_IPB_n_129", 0x000d2620},
};
void omap4_regdump_ilf3_icont_channel_129(void) {
	pr_info("ilf3_icont_channel_129:\n");
	regdump(regdata_ilf3_icont_channel_129, ARRAY_SIZE(regdata_ilf3_icont_channel_129));
}

const struct reginfo regdata_ilf3_icont_channel_130[] = {
	{"ILF3_BS_l_130", 0x000d23d0},
	{"ILF3_IPB_n_130", 0x000d2624},
};
void omap4_regdump_ilf3_icont_channel_130(void) {
	pr_info("ilf3_icont_channel_130:\n");
	regdump(regdata_ilf3_icont_channel_130, ARRAY_SIZE(regdata_ilf3_icont_channel_130));
}

const struct reginfo regdata_ilf3_icont_channel_131[] = {
	{"ILF3_BS_l_131", 0x000d23d4},
	{"ILF3_IPB_n_131", 0x000d2628},
};
void omap4_regdump_ilf3_icont_channel_131(void) {
	pr_info("ilf3_icont_channel_131:\n");
	regdump(regdata_ilf3_icont_channel_131, ARRAY_SIZE(regdata_ilf3_icont_channel_131));
}

const struct reginfo regdata_ilf3_icont_channel_132[] = {
	{"ILF3_BS_l_132", 0x000d23d8},
	{"ILF3_IPB_n_132", 0x000d262c},
};
void omap4_regdump_ilf3_icont_channel_132(void) {
	pr_info("ilf3_icont_channel_132:\n");
	regdump(regdata_ilf3_icont_channel_132, ARRAY_SIZE(regdata_ilf3_icont_channel_132));
}

const struct reginfo regdata_ilf3_icont_channel_133[] = {
	{"ILF3_BS_l_133", 0x000d23dc},
	{"ILF3_IPB_n_133", 0x000d2630},
};
void omap4_regdump_ilf3_icont_channel_133(void) {
	pr_info("ilf3_icont_channel_133:\n");
	regdump(regdata_ilf3_icont_channel_133, ARRAY_SIZE(regdata_ilf3_icont_channel_133));
}

const struct reginfo regdata_ilf3_icont_channel_134[] = {
	{"ILF3_BS_l_134", 0x000d23e0},
	{"ILF3_IPB_n_134", 0x000d2634},
};
void omap4_regdump_ilf3_icont_channel_134(void) {
	pr_info("ilf3_icont_channel_134:\n");
	regdump(regdata_ilf3_icont_channel_134, ARRAY_SIZE(regdata_ilf3_icont_channel_134));
}

const struct reginfo regdata_ilf3_icont_channel_135[] = {
	{"ILF3_BS_l_135", 0x000d23e4},
	{"ILF3_IPB_n_135", 0x000d2638},
};
void omap4_regdump_ilf3_icont_channel_135(void) {
	pr_info("ilf3_icont_channel_135:\n");
	regdump(regdata_ilf3_icont_channel_135, ARRAY_SIZE(regdata_ilf3_icont_channel_135));
}

const struct reginfo regdata_ilf3_icont_channel_136[] = {
	{"ILF3_BS_l_136", 0x000d23e8},
	{"ILF3_IPB_n_136", 0x000d263c},
};
void omap4_regdump_ilf3_icont_channel_136(void) {
	pr_info("ilf3_icont_channel_136:\n");
	regdump(regdata_ilf3_icont_channel_136, ARRAY_SIZE(regdata_ilf3_icont_channel_136));
}

const struct reginfo regdata_ilf3_icont_channel_137[] = {
	{"ILF3_BS_l_137", 0x000d23ec},
	{"ILF3_IPB_n_137", 0x000d2640},
};
void omap4_regdump_ilf3_icont_channel_137(void) {
	pr_info("ilf3_icont_channel_137:\n");
	regdump(regdata_ilf3_icont_channel_137, ARRAY_SIZE(regdata_ilf3_icont_channel_137));
}

const struct reginfo regdata_ilf3_icont_channel_138[] = {
	{"ILF3_BS_l_138", 0x000d23f0},
	{"ILF3_IPB_n_138", 0x000d2644},
};
void omap4_regdump_ilf3_icont_channel_138(void) {
	pr_info("ilf3_icont_channel_138:\n");
	regdump(regdata_ilf3_icont_channel_138, ARRAY_SIZE(regdata_ilf3_icont_channel_138));
}

const struct reginfo regdata_ilf3_icont_channel_139[] = {
	{"ILF3_BS_l_139", 0x000d23f4},
	{"ILF3_IPB_n_139", 0x000d2648},
};
void omap4_regdump_ilf3_icont_channel_139(void) {
	pr_info("ilf3_icont_channel_139:\n");
	regdump(regdata_ilf3_icont_channel_139, ARRAY_SIZE(regdata_ilf3_icont_channel_139));
}

const struct reginfo regdata_ilf3_icont_channel_140[] = {
	{"ILF3_BS_l_140", 0x000d23f8},
	{"ILF3_IPB_n_140", 0x000d264c},
};
void omap4_regdump_ilf3_icont_channel_140(void) {
	pr_info("ilf3_icont_channel_140:\n");
	regdump(regdata_ilf3_icont_channel_140, ARRAY_SIZE(regdata_ilf3_icont_channel_140));
}

const struct reginfo regdata_ilf3_icont_channel_141[] = {
	{"ILF3_BS_l_141", 0x000d23fc},
	{"ILF3_IPB_n_141", 0x000d2650},
};
void omap4_regdump_ilf3_icont_channel_141(void) {
	pr_info("ilf3_icont_channel_141:\n");
	regdump(regdata_ilf3_icont_channel_141, ARRAY_SIZE(regdata_ilf3_icont_channel_141));
}

const struct reginfo regdata_ilf3_icont_channel_142[] = {
	{"ILF3_BS_l_142", 0x000d2400},
	{"ILF3_IPB_n_142", 0x000d2654},
};
void omap4_regdump_ilf3_icont_channel_142(void) {
	pr_info("ilf3_icont_channel_142:\n");
	regdump(regdata_ilf3_icont_channel_142, ARRAY_SIZE(regdata_ilf3_icont_channel_142));
}

const struct reginfo regdata_ilf3_icont_channel_143[] = {
	{"ILF3_BS_l_143", 0x000d2404},
	{"ILF3_IPB_n_143", 0x000d2658},
};
void omap4_regdump_ilf3_icont_channel_143(void) {
	pr_info("ilf3_icont_channel_143:\n");
	regdump(regdata_ilf3_icont_channel_143, ARRAY_SIZE(regdata_ilf3_icont_channel_143));
}

const struct reginfo regdata_ilf3_icont_channel_144[] = {
	{"ILF3_BS_l_144", 0x000d2408},
	{"ILF3_IPB_n_144", 0x000d265c},
};
void omap4_regdump_ilf3_icont_channel_144(void) {
	pr_info("ilf3_icont_channel_144:\n");
	regdump(regdata_ilf3_icont_channel_144, ARRAY_SIZE(regdata_ilf3_icont_channel_144));
}

const struct reginfo regdata_ilf3_icont_channel_145[] = {
	{"ILF3_BS_l_145", 0x000d240c},
	{"ILF3_IPB_n_145", 0x000d2660},
};
void omap4_regdump_ilf3_icont_channel_145(void) {
	pr_info("ilf3_icont_channel_145:\n");
	regdump(regdata_ilf3_icont_channel_145, ARRAY_SIZE(regdata_ilf3_icont_channel_145));
}

const struct reginfo regdata_ilf3_icont_channel_146[] = {
	{"ILF3_BS_l_146", 0x000d2410},
	{"ILF3_IPB_n_146", 0x000d2664},
};
void omap4_regdump_ilf3_icont_channel_146(void) {
	pr_info("ilf3_icont_channel_146:\n");
	regdump(regdata_ilf3_icont_channel_146, ARRAY_SIZE(regdata_ilf3_icont_channel_146));
}

const struct reginfo regdata_ilf3_icont_channel_147[] = {
	{"ILF3_BS_l_147", 0x000d2414},
	{"ILF3_IPB_n_147", 0x000d2668},
};
void omap4_regdump_ilf3_icont_channel_147(void) {
	pr_info("ilf3_icont_channel_147:\n");
	regdump(regdata_ilf3_icont_channel_147, ARRAY_SIZE(regdata_ilf3_icont_channel_147));
}

const struct reginfo regdata_ilf3_icont_channel_148[] = {
	{"ILF3_BS_l_148", 0x000d2418},
	{"ILF3_IPB_n_148", 0x000d266c},
	{"ILF3_IPB_n_149", 0x000d2670},
	{"ILF3_IPB_n_150", 0x000d2674},
	{"ILF3_IPB_n_151", 0x000d2678},
	{"ILF3_IPB_n_152", 0x000d267c},
	{"ILF3_IPB_n_153", 0x000d2680},
	{"ILF3_IPB_n_154", 0x000d2684},
	{"ILF3_IPB_n_155", 0x000d2688},
	{"ILF3_IPB_n_156", 0x000d268c},
	{"ILF3_IPB_n_157", 0x000d2690},
	{"ILF3_IPB_n_158", 0x000d2694},
	{"ILF3_IPB_n_159", 0x000d2698},
	{"ILF3_IPB_n_160", 0x000d269c},
	{"ILF3_IPB_n_161", 0x000d26a0},
	{"ILF3_IPB_n_162", 0x000d26a4},
	{"ILF3_IPB_n_163", 0x000d26a8},
	{"ILF3_IPB_n_164", 0x000d26ac},
	{"ILF3_IPB_n_165", 0x000d26b0},
	{"ILF3_IPB_n_166", 0x000d26b4},
	{"ILF3_IPB_n_167", 0x000d26b8},
	{"ILF3_IPB_n_168", 0x000d26bc},
	{"ILF3_IPB_n_169", 0x000d26c0},
	{"ILF3_IPB_n_170", 0x000d26c4},
	{"ILF3_IPB_n_171", 0x000d26c8},
	{"ILF3_IPB_n_172", 0x000d26cc},
	{"ILF3_IPB_n_173", 0x000d26d0},
	{"ILF3_IPB_n_174", 0x000d26d4},
	{"ILF3_IPB_n_175", 0x000d26d8},
	{"ILF3_IPB_n_176", 0x000d26dc},
	{"ILF3_IPB_n_177", 0x000d26e0},
	{"ILF3_IPB_n_178", 0x000d26e4},
	{"ILF3_IPB_n_179", 0x000d26e8},
	{"ILF3_IPB_n_180", 0x000d26ec},
	{"ILF3_IPB_n_181", 0x000d26f0},
	{"ILF3_IPB_n_182", 0x000d26f4},
	{"ILF3_IPB_n_183", 0x000d26f8},
	{"ILF3_IPB_n_184", 0x000d26fc},
	{"ILF3_IPB_n_185", 0x000d2700},
	{"ILF3_IPB_n_186", 0x000d2704},
	{"ILF3_IPB_n_187", 0x000d2708},
	{"ILF3_IPB_n_188", 0x000d270c},
	{"ILF3_IPB_n_189", 0x000d2710},
	{"ILF3_IPB_n_190", 0x000d2714},
	{"ILF3_IPB_n_191", 0x000d2718},
	{"ILF3_IPB_n_192", 0x000d271c},
	{"ILF3_IPB_n_193", 0x000d2720},
	{"ILF3_IPB_n_194", 0x000d2724},
	{"ILF3_IPB_n_195", 0x000d2728},
	{"ILF3_IPB_n_196", 0x000d272c},
	{"ILF3_IPB_n_197", 0x000d2730},
	{"ILF3_IPB_n_198", 0x000d2734},
	{"ILF3_IPB_n_199", 0x000d2738},
	{"ILF3_IPB_n_200", 0x000d273c},
	{"ILF3_IPB_n_201", 0x000d2740},
	{"ILF3_IPB_n_202", 0x000d2744},
	{"ILF3_IPB_n_203", 0x000d2748},
	{"ILF3_IPB_n_204", 0x000d274c},
	{"ILF3_IPB_n_205", 0x000d2750},
	{"ILF3_IPB_n_206", 0x000d2754},
	{"ILF3_IPB_n_207", 0x000d2758},
	{"ILF3_IPB_n_208", 0x000d275c},
	{"ILF3_IPB_n_209", 0x000d2760},
	{"ILF3_IPB_n_210", 0x000d2764},
	{"ILF3_IPB_n_211", 0x000d2768},
	{"ILF3_IPB_n_212", 0x000d276c},
	{"ILF3_IPB_n_213", 0x000d2770},
	{"ILF3_IPB_n_214", 0x000d2774},
	{"ILF3_IPB_n_215", 0x000d2778},
	{"ILF3_IPB_n_216", 0x000d277c},
	{"ILF3_IPB_n_217", 0x000d2780},
	{"ILF3_IPB_n_218", 0x000d2784},
	{"ILF3_IPB_n_219", 0x000d2788},
	{"ILF3_IPB_n_220", 0x000d278c},
	{"ILF3_IPB_n_221", 0x000d2790},
	{"ILF3_IPB_n_222", 0x000d2794},
	{"ILF3_IPB_n_223", 0x000d2798},
	{"ILF3_IPB_n_224", 0x000d279c},
	{"ILF3_IPB_n_225", 0x000d27a0},
	{"ILF3_IPB_n_226", 0x000d27a4},
	{"ILF3_IPB_n_227", 0x000d27a8},
	{"ILF3_IPB_n_228", 0x000d27ac},
	{"ILF3_IPB_n_229", 0x000d27b0},
	{"ILF3_IPB_n_230", 0x000d27b4},
	{"ILF3_IPB_n_231", 0x000d27b8},
	{"ILF3_IPB_n_232", 0x000d27bc},
	{"ILF3_IPB_n_233", 0x000d27c0},
	{"ILF3_IPB_n_234", 0x000d27c4},
	{"ILF3_IPB_n_235", 0x000d27c8},
	{"ILF3_IPB_n_236", 0x000d27cc},
	{"ILF3_IPB_n_237", 0x000d27d0},
	{"ILF3_IPB_n_238", 0x000d27d4},
	{"ILF3_IPB_n_239", 0x000d27d8},
	{"ILF3_IPB_n_240", 0x000d27dc},
	{"ILF3_IPB_n_241", 0x000d27e0},
	{"ILF3_IPB_n_242", 0x000d27e4},
	{"ILF3_IPB_n_243", 0x000d27e8},
	{"ILF3_IPB_n_244", 0x000d27ec},
	{"ILF3_IPB_n_245", 0x000d27f0},
	{"ILF3_IPB_n_246", 0x000d27f4},
	{"ILF3_IPB_n_247", 0x000d27f8},
	{"ILF3_IPB_n_248", 0x000d27fc},
	{"ILF3_IPB_n_249", 0x000d2800},
	{"ILF3_IPB_n_250", 0x000d2804},
	{"ILF3_IPB_n_251", 0x000d2808},
	{"ILF3_IPB_n_252", 0x000d280c},
	{"ILF3_IPB_n_253", 0x000d2810},
	{"ILF3_IPB_n_254", 0x000d2814},
	{"ILF3_IPB_n_255", 0x000d2818},
	{"ILF3_IPB_n_256", 0x000d281c},
	{"ILF3_IPB_n_257", 0x000d2820},
	{"ILF3_IPB_n_258", 0x000d2824},
	{"ILF3_IPB_n_259", 0x000d2828},
	{"ILF3_IPB_n_260", 0x000d282c},
	{"ILF3_IPB_n_261", 0x000d2830},
	{"ILF3_IPB_n_262", 0x000d2834},
	{"ILF3_IPB_n_263", 0x000d2838},
	{"ILF3_IPB_n_264", 0x000d283c},
	{"ILF3_IPB_n_265", 0x000d2840},
	{"ILF3_IPB_n_266", 0x000d2844},
	{"ILF3_IPB_n_267", 0x000d2848},
	{"ILF3_IPB_n_268", 0x000d284c},
	{"ILF3_IPB_n_269", 0x000d2850},
	{"ILF3_IPB_n_270", 0x000d2854},
	{"ILF3_IPB_n_271", 0x000d2858},
	{"ILF3_IPB_n_272", 0x000d285c},
	{"ILF3_IPB_n_273", 0x000d2860},
	{"ILF3_IPB_n_274", 0x000d2864},
	{"ILF3_IPB_n_275", 0x000d2868},
	{"ILF3_IPB_n_276", 0x000d286c},
	{"ILF3_IPB_n_277", 0x000d2870},
	{"ILF3_IPB_n_278", 0x000d2874},
	{"ILF3_IPB_n_279", 0x000d2878},
	{"ILF3_IPB_n_280", 0x000d287c},
	{"ILF3_IPB_n_281", 0x000d2880},
	{"ILF3_IPB_n_282", 0x000d2884},
	{"ILF3_IPB_n_283", 0x000d2888},
	{"ILF3_IPB_n_284", 0x000d288c},
	{"ILF3_IPB_n_285", 0x000d2890},
	{"ILF3_IPB_n_286", 0x000d2894},
	{"ILF3_IPB_n_287", 0x000d2898},
	{"ILF3_IPB_n_288", 0x000d289c},
	{"ILF3_IPB_n_289", 0x000d28a0},
	{"ILF3_IPB_n_290", 0x000d28a4},
	{"ILF3_IPB_n_291", 0x000d28a8},
	{"ILF3_IPB_n_292", 0x000d28ac},
	{"ILF3_IPB_n_293", 0x000d28b0},
	{"ILF3_IPB_n_294", 0x000d28b4},
	{"ILF3_IPB_n_295", 0x000d28b8},
	{"ILF3_IPB_n_296", 0x000d28bc},
	{"ILF3_IPB_n_297", 0x000d28c0},
	{"ILF3_IPB_n_298", 0x000d28c4},
	{"ILF3_IPB_n_299", 0x000d28c8},
	{"ILF3_IPB_n_300", 0x000d28cc},
	{"ILF3_IPB_n_301", 0x000d28d0},
	{"ILF3_IPB_n_302", 0x000d28d4},
	{"ILF3_IPB_n_303", 0x000d28d8},
	{"ILF3_IPB_n_304", 0x000d28dc},
	{"ILF3_IPB_n_305", 0x000d28e0},
	{"ILF3_IPB_n_306", 0x000d28e4},
	{"ILF3_IPB_n_307", 0x000d28e8},
	{"ILF3_IPB_n_308", 0x000d28ec},
	{"ILF3_IPB_n_309", 0x000d28f0},
	{"ILF3_IPB_n_310", 0x000d28f4},
	{"ILF3_IPB_n_311", 0x000d28f8},
	{"ILF3_IPB_n_312", 0x000d28fc},
	{"ILF3_IPB_n_313", 0x000d2900},
	{"ILF3_IPB_n_314", 0x000d2904},
	{"ILF3_IPB_n_315", 0x000d2908},
	{"ILF3_IPB_n_316", 0x000d290c},
	{"ILF3_IPB_n_317", 0x000d2910},
	{"ILF3_IPB_n_318", 0x000d2914},
	{"ILF3_IPB_n_319", 0x000d2918},
	{"ILF3_IPB_n_320", 0x000d291c},
	{"ILF3_IPB_n_321", 0x000d2920},
	{"ILF3_IPB_n_322", 0x000d2924},
	{"ILF3_IPB_n_323", 0x000d2928},
	{"ILF3_IPB_n_324", 0x000d292c},
	{"ILF3_IPB_n_325", 0x000d2930},
	{"ILF3_IPB_n_326", 0x000d2934},
	{"ILF3_IPB_n_327", 0x000d2938},
	{"ILF3_IPB_n_328", 0x000d293c},
	{"ILF3_IPB_n_329", 0x000d2940},
	{"ILF3_IPB_n_330", 0x000d2944},
	{"ILF3_IPB_n_331", 0x000d2948},
	{"ILF3_IPB_n_332", 0x000d294c},
	{"ILF3_IPB_n_333", 0x000d2950},
	{"ILF3_IPB_n_334", 0x000d2954},
	{"ILF3_IPB_n_335", 0x000d2958},
	{"ILF3_IPB_n_336", 0x000d295c},
	{"ILF3_IPB_n_337", 0x000d2960},
	{"ILF3_IPB_n_338", 0x000d2964},
	{"ILF3_IPB_n_339", 0x000d2968},
	{"ILF3_IPB_n_340", 0x000d296c},
	{"ILF3_IPB_n_341", 0x000d2970},
	{"ILF3_IPB_n_342", 0x000d2974},
	{"ILF3_IPB_n_343", 0x000d2978},
	{"ILF3_IPB_n_344", 0x000d297c},
	{"ILF3_IPB_n_345", 0x000d2980},
	{"ILF3_IPB_n_346", 0x000d2984},
	{"ILF3_IPB_n_347", 0x000d2988},
	{"ILF3_IPB_n_348", 0x000d298c},
	{"ILF3_IPB_n_349", 0x000d2990},
	{"ILF3_IPB_n_350", 0x000d2994},
	{"ILF3_IPB_n_351", 0x000d2998},
	{"ILF3_IPB_n_352", 0x000d299c},
	{"ILF3_IPB_n_353", 0x000d29a0},
	{"ILF3_IPB_n_354", 0x000d29a4},
	{"ILF3_IPB_n_355", 0x000d29a8},
	{"ILF3_IPB_n_356", 0x000d29ac},
	{"ILF3_IPB_n_357", 0x000d29b0},
	{"ILF3_IPB_n_358", 0x000d29b4},
	{"ILF3_IPB_n_359", 0x000d29b8},
	{"ILF3_IPB_n_360", 0x000d29bc},
	{"ILF3_IPB_n_361", 0x000d29c0},
	{"ILF3_IPB_n_362", 0x000d29c4},
	{"ILF3_IPB_n_363", 0x000d29c8},
	{"ILF3_IPB_n_364", 0x000d29cc},
	{"ILF3_IPB_n_365", 0x000d29d0},
	{"ILF3_IPB_n_366", 0x000d29d4},
	{"ILF3_IPB_n_367", 0x000d29d8},
	{"ILF3_IPB_n_368", 0x000d29dc},
	{"ILF3_IPB_n_369", 0x000d29e0},
	{"ILF3_IPB_n_370", 0x000d29e4},
	{"ILF3_IPB_n_371", 0x000d29e8},
	{"ILF3_IPB_n_372", 0x000d29ec},
	{"ILF3_IPB_n_373", 0x000d29f0},
	{"ILF3_IPB_n_374", 0x000d29f4},
	{"ILF3_IPB_n_375", 0x000d29f8},
	{"ILF3_IPB_n_376", 0x000d29fc},
	{"ILF3_IPB_n_377", 0x000d2a00},
	{"ILF3_IPB_n_378", 0x000d2a04},
	{"ILF3_IPB_n_379", 0x000d2a08},
	{"ILF3_IPB_n_380", 0x000d2a0c},
	{"ILF3_IPB_n_381", 0x000d2a10},
	{"ILF3_IPB_n_382", 0x000d2a14},
	{"ILF3_IPB_n_383", 0x000d2a18},
	{"ILF3_IPB_n_384", 0x000d2a1c},
	{"ILF3_IPB_n_385", 0x000d2a20},
	{"ILF3_IPB_n_386", 0x000d2a24},
	{"ILF3_IPB_n_387", 0x000d2a28},
	{"ILF3_IPB_n_388", 0x000d2a2c},
	{"ILF3_IPB_n_389", 0x000d2a30},
	{"ILF3_IPB_n_390", 0x000d2a34},
	{"ILF3_IPB_n_391", 0x000d2a38},
	{"ILF3_IPB_n_392", 0x000d2a3c},
	{"ILF3_IPB_n_393", 0x000d2a40},
	{"ILF3_IPB_n_394", 0x000d2a44},
	{"ILF3_IPB_n_395", 0x000d2a48},
	{"ILF3_IPB_n_396", 0x000d2a4c},
	{"ILF3_IPB_n_397", 0x000d2a50},
	{"ILF3_IPB_n_398", 0x000d2a54},
	{"ILF3_IPB_n_399", 0x000d2a58},
	{"ILF3_IPB_n_400", 0x000d2a5c},
	{"ILF3_IPB_n_401", 0x000d2a60},
	{"ILF3_IPB_n_402", 0x000d2a64},
	{"ILF3_IPB_n_403", 0x000d2a68},
	{"ILF3_IPB_n_404", 0x000d2a6c},
	{"ILF3_IPB_n_405", 0x000d2a70},
	{"ILF3_IPB_n_406", 0x000d2a74},
	{"ILF3_IPB_n_407", 0x000d2a78},
	{"ILF3_IPB_n_408", 0x000d2a7c},
	{"ILF3_IPB_n_409", 0x000d2a80},
	{"ILF3_IPB_n_410", 0x000d2a84},
	{"ILF3_IPB_n_411", 0x000d2a88},
	{"ILF3_IPB_n_412", 0x000d2a8c},
	{"ILF3_IPB_n_413", 0x000d2a90},
	{"ILF3_IPB_n_414", 0x000d2a94},
	{"ILF3_IPB_n_415", 0x000d2a98},
	{"ILF3_IPB_n_416", 0x000d2a9c},
	{"ILF3_IPB_n_417", 0x000d2aa0},
	{"ILF3_IPB_n_418", 0x000d2aa4},
	{"ILF3_IPB_n_419", 0x000d2aa8},
	{"ILF3_IPB_n_420", 0x000d2aac},
	{"ILF3_IPB_n_421", 0x000d2ab0},
	{"ILF3_IPB_n_422", 0x000d2ab4},
	{"ILF3_IPB_n_423", 0x000d2ab8},
	{"ILF3_IPB_n_424", 0x000d2abc},
	{"ILF3_IPB_n_425", 0x000d2ac0},
	{"ILF3_IPB_n_426", 0x000d2ac4},
	{"ILF3_IPB_n_427", 0x000d2ac8},
	{"ILF3_IPB_n_428", 0x000d2acc},
	{"ILF3_IPB_n_429", 0x000d2ad0},
	{"ILF3_IPB_n_430", 0x000d2ad4},
	{"ILF3_IPB_n_431", 0x000d2ad8},
	{"ILF3_IPB_n_432", 0x000d2adc},
	{"ILF3_IPB_n_433", 0x000d2ae0},
	{"ILF3_IPB_n_434", 0x000d2ae4},
	{"ILF3_IPB_n_435", 0x000d2ae8},
	{"ILF3_IPB_n_436", 0x000d2aec},
	{"ILF3_IPB_n_437", 0x000d2af0},
	{"ILF3_IPB_n_438", 0x000d2af4},
	{"ILF3_IPB_n_439", 0x000d2af8},
	{"ILF3_IPB_n_440", 0x000d2afc},
	{"ILF3_IPB_n_441", 0x000d2b00},
	{"ILF3_IPB_n_442", 0x000d2b04},
	{"ILF3_IPB_n_443", 0x000d2b08},
	{"ILF3_IPB_n_444", 0x000d2b0c},
	{"ILF3_IPB_n_445", 0x000d2b10},
	{"ILF3_IPB_n_446", 0x000d2b14},
	{"ILF3_IPB_n_447", 0x000d2b18},
	{"ILF3_IPB_n_448", 0x000d2b1c},
	{"ILF3_IPB_n_449", 0x000d2b20},
	{"ILF3_IPB_n_450", 0x000d2b24},
	{"ILF3_IPB_n_451", 0x000d2b28},
	{"ILF3_IPB_n_452", 0x000d2b2c},
	{"ILF3_IPB_n_453", 0x000d2b30},
	{"ILF3_IPB_n_454", 0x000d2b34},
	{"ILF3_IPB_n_455", 0x000d2b38},
	{"ILF3_IPB_n_456", 0x000d2b3c},
	{"ILF3_IPB_n_457", 0x000d2b40},
	{"ILF3_IPB_n_458", 0x000d2b44},
	{"ILF3_IPB_n_459", 0x000d2b48},
	{"ILF3_IPB_n_460", 0x000d2b4c},
	{"ILF3_IPB_n_461", 0x000d2b50},
	{"ILF3_IPB_n_462", 0x000d2b54},
	{"ILF3_IPB_n_463", 0x000d2b58},
	{"ILF3_IPB_n_464", 0x000d2b5c},
	{"ILF3_IPB_n_465", 0x000d2b60},
	{"ILF3_IPB_n_466", 0x000d2b64},
	{"ILF3_IPB_n_467", 0x000d2b68},
	{"ILF3_IPB_n_468", 0x000d2b6c},
	{"ILF3_IPB_n_469", 0x000d2b70},
	{"ILF3_IPB_n_470", 0x000d2b74},
	{"ILF3_IPB_n_471", 0x000d2b78},
	{"ILF3_IPB_n_472", 0x000d2b7c},
	{"ILF3_IPB_n_473", 0x000d2b80},
	{"ILF3_IPB_n_474", 0x000d2b84},
	{"ILF3_IPB_n_475", 0x000d2b88},
	{"ILF3_IPB_n_476", 0x000d2b8c},
	{"ILF3_IPB_n_477", 0x000d2b90},
	{"ILF3_IPB_n_478", 0x000d2b94},
	{"ILF3_IPB_n_479", 0x000d2b98},
	{"ILF3_IPB_n_480", 0x000d2b9c},
	{"ILF3_IPB_n_481", 0x000d2ba0},
	{"ILF3_IPB_n_482", 0x000d2ba4},
	{"ILF3_IPB_n_483", 0x000d2ba8},
	{"ILF3_IPB_n_484", 0x000d2bac},
	{"ILF3_IPB_n_485", 0x000d2bb0},
	{"ILF3_IPB_n_486", 0x000d2bb4},
	{"ILF3_IPB_n_487", 0x000d2bb8},
	{"ILF3_IPB_n_488", 0x000d2bbc},
	{"ILF3_IPB_n_489", 0x000d2bc0},
	{"ILF3_IPB_n_490", 0x000d2bc4},
	{"ILF3_IPB_n_491", 0x000d2bc8},
	{"ILF3_IPB_n_492", 0x000d2bcc},
	{"ILF3_IPB_n_493", 0x000d2bd0},
	{"ILF3_IPB_n_494", 0x000d2bd4},
	{"ILF3_IPB_n_495", 0x000d2bd8},
	{"ILF3_IPB_n_496", 0x000d2bdc},
	{"ILF3_IPB_n_497", 0x000d2be0},
	{"ILF3_IPB_n_498", 0x000d2be4},
	{"ILF3_IPB_n_499", 0x000d2be8},
	{"ILF3_IPB_n_500", 0x000d2bec},
	{"ILF3_IPB_n_501", 0x000d2bf0},
	{"ILF3_IPB_n_502", 0x000d2bf4},
	{"ILF3_IPB_n_503", 0x000d2bf8},
	{"ILF3_IPB_n_504", 0x000d2bfc},
	{"ILF3_IPB_n_505", 0x000d2c00},
	{"ILF3_IPB_n_506", 0x000d2c04},
	{"ILF3_IPB_n_507", 0x000d2c08},
	{"ILF3_IPB_n_508", 0x000d2c0c},
	{"ILF3_IPB_n_509", 0x000d2c10},
	{"ILF3_IPB_n_510", 0x000d2c14},
	{"ILF3_IPB_n_511", 0x000d2c18},
	{"ILF3_IPB_n_512", 0x000d2c1c},
	{"ILF3_IPB_n_513", 0x000d2c20},
	{"ILF3_IPB_n_514", 0x000d2c24},
	{"ILF3_IPB_n_515", 0x000d2c28},
	{"ILF3_IPB_n_516", 0x000d2c2c},
	{"ILF3_IPB_n_517", 0x000d2c30},
	{"ILF3_IPB_n_518", 0x000d2c34},
	{"ILF3_IPB_n_519", 0x000d2c38},
	{"ILF3_IPB_n_520", 0x000d2c3c},
	{"ILF3_IPB_n_521", 0x000d2c40},
	{"ILF3_IPB_n_522", 0x000d2c44},
	{"ILF3_IPB_n_523", 0x000d2c48},
	{"ILF3_IPB_n_524", 0x000d2c4c},
	{"ILF3_IPB_n_525", 0x000d2c50},
	{"ILF3_IPB_n_526", 0x000d2c54},
	{"ILF3_IPB_n_527", 0x000d2c58},
	{"ILF3_IPB_n_528", 0x000d2c5c},
	{"ILF3_IPB_n_529", 0x000d2c60},
	{"ILF3_IPB_n_530", 0x000d2c64},
	{"ILF3_IPB_n_531", 0x000d2c68},
	{"ILF3_IPB_n_532", 0x000d2c6c},
	{"ILF3_IPB_n_533", 0x000d2c70},
	{"ILF3_IPB_n_534", 0x000d2c74},
	{"ILF3_IPB_n_535", 0x000d2c78},
	{"ILF3_IPB_n_536", 0x000d2c7c},
	{"ILF3_IPB_n_537", 0x000d2c80},
	{"ILF3_IPB_n_538", 0x000d2c84},
	{"ILF3_IPB_n_539", 0x000d2c88},
	{"ILF3_IPB_n_540", 0x000d2c8c},
	{"ILF3_IPB_n_541", 0x000d2c90},
	{"ILF3_IPB_n_542", 0x000d2c94},
	{"ILF3_IPB_n_543", 0x000d2c98},
	{"ILF3_IPB_n_544", 0x000d2c9c},
	{"ILF3_IPB_n_545", 0x000d2ca0},
	{"ILF3_IPB_n_546", 0x000d2ca4},
	{"ILF3_IPB_n_547", 0x000d2ca8},
	{"ILF3_IPB_n_548", 0x000d2cac},
	{"ILF3_IPB_n_549", 0x000d2cb0},
	{"ILF3_IPB_n_550", 0x000d2cb4},
	{"ILF3_IPB_n_551", 0x000d2cb8},
	{"ILF3_IPB_n_552", 0x000d2cbc},
	{"ILF3_IPB_n_553", 0x000d2cc0},
	{"ILF3_IPB_n_554", 0x000d2cc4},
	{"ILF3_IPB_n_555", 0x000d2cc8},
	{"ILF3_IPB_n_556", 0x000d2ccc},
	{"ILF3_IPB_n_557", 0x000d2cd0},
	{"ILF3_IPB_n_558", 0x000d2cd4},
	{"ILF3_IPB_n_559", 0x000d2cd8},
	{"ILF3_IPB_n_560", 0x000d2cdc},
	{"ILF3_IPB_n_561", 0x000d2ce0},
	{"ILF3_IPB_n_562", 0x000d2ce4},
	{"ILF3_IPB_n_563", 0x000d2ce8},
	{"ILF3_IPB_n_564", 0x000d2cec},
	{"ILF3_IPB_n_565", 0x000d2cf0},
	{"ILF3_IPB_n_566", 0x000d2cf4},
	{"ILF3_IPB_n_567", 0x000d2cf8},
	{"ILF3_IPB_n_568", 0x000d2cfc},
	{"ILF3_IPB_n_569", 0x000d2d00},
	{"ILF3_IPB_n_570", 0x000d2d04},
	{"ILF3_IPB_n_571", 0x000d2d08},
	{"ILF3_IPB_n_572", 0x000d2d0c},
	{"ILF3_IPB_n_573", 0x000d2d10},
	{"ILF3_IPB_n_574", 0x000d2d14},
	{"ILF3_IPB_n_575", 0x000d2d18},
	{"ILF3_IPB_n_576", 0x000d2d1c},
	{"ILF3_IPB_n_577", 0x000d2d20},
	{"ILF3_IPB_n_578", 0x000d2d24},
	{"ILF3_IPB_n_579", 0x000d2d28},
	{"ILF3_IPB_n_580", 0x000d2d2c},
	{"ILF3_IPB_n_581", 0x000d2d30},
	{"ILF3_IPB_n_582", 0x000d2d34},
	{"ILF3_IPB_n_583", 0x000d2d38},
	{"ILF3_IPB_n_584", 0x000d2d3c},
	{"ILF3_IPB_n_585", 0x000d2d40},
	{"ILF3_IPB_n_586", 0x000d2d44},
	{"ILF3_IPB_n_587", 0x000d2d48},
	{"ILF3_IPB_n_588", 0x000d2d4c},
	{"ILF3_IPB_n_589", 0x000d2d50},
	{"ILF3_IPB_n_590", 0x000d2d54},
	{"ILF3_IPB_n_591", 0x000d2d58},
	{"ILF3_IPB_n_592", 0x000d2d5c},
	{"ILF3_IPB_n_593", 0x000d2d60},
	{"ILF3_IPB_n_594", 0x000d2d64},
	{"ILF3_IPB_n_595", 0x000d2d68},
	{"ILF3_IPB_n_596", 0x000d2d6c},
	{"ILF3_IPB_n_597", 0x000d2d70},
	{"ILF3_IPB_n_598", 0x000d2d74},
	{"ILF3_IPB_n_599", 0x000d2d78},
	{"ILF3_IPB_n_600", 0x000d2d7c},
	{"ILF3_IPB_n_601", 0x000d2d80},
	{"ILF3_IPB_n_602", 0x000d2d84},
	{"ILF3_IPB_n_603", 0x000d2d88},
	{"ILF3_IPB_n_604", 0x000d2d8c},
	{"ILF3_IPB_n_605", 0x000d2d90},
	{"ILF3_IPB_n_606", 0x000d2d94},
	{"ILF3_IPB_n_607", 0x000d2d98},
	{"ILF3_IPB_n_608", 0x000d2d9c},
	{"ILF3_IPB_n_609", 0x000d2da0},
	{"ILF3_IPB_n_610", 0x000d2da4},
	{"ILF3_IPB_n_611", 0x000d2da8},
	{"ILF3_IPB_n_612", 0x000d2dac},
	{"ILF3_IPB_n_613", 0x000d2db0},
	{"ILF3_IPB_n_614", 0x000d2db4},
	{"ILF3_IPB_n_615", 0x000d2db8},
	{"ILF3_IPB_n_616", 0x000d2dbc},
	{"ILF3_IPB_n_617", 0x000d2dc0},
	{"ILF3_IPB_n_618", 0x000d2dc4},
	{"ILF3_IPB_n_619", 0x000d2dc8},
	{"ILF3_IPB_n_620", 0x000d2dcc},
	{"ILF3_IPB_n_621", 0x000d2dd0},
	{"ILF3_IPB_n_622", 0x000d2dd4},
	{"ILF3_IPB_n_623", 0x000d2dd8},
	{"ILF3_IPB_n_624", 0x000d2ddc},
	{"ILF3_IPB_n_625", 0x000d2de0},
	{"ILF3_IPB_n_626", 0x000d2de4},
	{"ILF3_IPB_n_627", 0x000d2de8},
	{"ILF3_IPB_n_628", 0x000d2dec},
	{"ILF3_IPB_n_629", 0x000d2df0},
	{"ILF3_IPB_n_630", 0x000d2df4},
	{"ILF3_IPB_n_631", 0x000d2df8},
	{"ILF3_IPB_n_632", 0x000d2dfc},
	{"ILF3_IPB_n_633", 0x000d2e00},
	{"ILF3_IPB_n_634", 0x000d2e04},
	{"ILF3_IPB_n_635", 0x000d2e08},
	{"ILF3_IPB_n_636", 0x000d2e0c},
	{"ILF3_IPB_n_637", 0x000d2e10},
	{"ILF3_IPB_n_638", 0x000d2e14},
	{"ILF3_IPB_n_639", 0x000d2e18},
	{"ILF3_IPB_n_640", 0x000d2e1c},
	{"ILF3_IPB_n_641", 0x000d2e20},
	{"ILF3_IPB_n_642", 0x000d2e24},
	{"ILF3_IPB_n_643", 0x000d2e28},
	{"ILF3_IPB_n_644", 0x000d2e2c},
	{"ILF3_IPB_n_645", 0x000d2e30},
	{"ILF3_IPB_n_646", 0x000d2e34},
	{"ILF3_IPB_n_647", 0x000d2e38},
	{"ILF3_IPB_n_648", 0x000d2e3c},
	{"ILF3_IPB_n_649", 0x000d2e40},
	{"ILF3_IPB_n_650", 0x000d2e44},
	{"ILF3_IPB_n_651", 0x000d2e48},
	{"ILF3_IPB_n_652", 0x000d2e4c},
	{"ILF3_IPB_n_653", 0x000d2e50},
	{"ILF3_IPB_n_654", 0x000d2e54},
	{"ILF3_IPB_n_655", 0x000d2e58},
	{"ILF3_IPB_n_656", 0x000d2e5c},
	{"ILF3_IPB_n_657", 0x000d2e60},
	{"ILF3_IPB_n_658", 0x000d2e64},
	{"ILF3_IPB_n_659", 0x000d2e68},
	{"ILF3_IPB_n_660", 0x000d2e6c},
	{"ILF3_IPB_n_661", 0x000d2e70},
	{"ILF3_IPB_n_662", 0x000d2e74},
	{"ILF3_IPB_n_663", 0x000d2e78},
	{"ILF3_IPB_n_664", 0x000d2e7c},
	{"ILF3_IPB_n_665", 0x000d2e80},
	{"ILF3_IPB_n_666", 0x000d2e84},
	{"ILF3_IPB_n_667", 0x000d2e88},
	{"ILF3_IPB_n_668", 0x000d2e8c},
	{"ILF3_IPB_n_669", 0x000d2e90},
	{"ILF3_IPB_n_670", 0x000d2e94},
	{"ILF3_IPB_n_671", 0x000d2e98},
	{"ILF3_IPB_n_672", 0x000d2e9c},
	{"ILF3_IPB_n_673", 0x000d2ea0},
	{"ILF3_IPB_n_674", 0x000d2ea4},
	{"ILF3_IPB_n_675", 0x000d2ea8},
	{"ILF3_IPB_n_676", 0x000d2eac},
	{"ILF3_IPB_n_677", 0x000d2eb0},
	{"ILF3_IPB_n_678", 0x000d2eb4},
	{"ILF3_IPB_n_679", 0x000d2eb8},
	{"ILF3_IPB_n_680", 0x000d2ebc},
	{"ILF3_IPB_n_681", 0x000d2ec0},
	{"ILF3_IPB_n_682", 0x000d2ec4},
	{"ILF3_IPB_n_683", 0x000d2ec8},
	{"ILF3_IPB_n_684", 0x000d2ecc},
	{"ILF3_IPB_n_685", 0x000d2ed0},
	{"ILF3_IPB_n_686", 0x000d2ed4},
	{"ILF3_IPB_n_687", 0x000d2ed8},
	{"ILF3_IPB_n_688", 0x000d2edc},
	{"ILF3_IPB_n_689", 0x000d2ee0},
	{"ILF3_IPB_n_690", 0x000d2ee4},
	{"ILF3_IPB_n_691", 0x000d2ee8},
	{"ILF3_IPB_n_692", 0x000d2eec},
	{"ILF3_IPB_n_693", 0x000d2ef0},
	{"ILF3_IPB_n_694", 0x000d2ef4},
	{"ILF3_IPB_n_695", 0x000d2ef8},
	{"ILF3_IPB_n_696", 0x000d2efc},
	{"ILF3_IPB_n_697", 0x000d2f00},
	{"ILF3_IPB_n_698", 0x000d2f04},
	{"ILF3_IPB_n_699", 0x000d2f08},
	{"ILF3_IPB_n_700", 0x000d2f0c},
	{"ILF3_IPB_n_701", 0x000d2f10},
	{"ILF3_IPB_n_702", 0x000d2f14},
	{"ILF3_IPB_n_703", 0x000d2f18},
};
void omap4_regdump_ilf3_icont_channel_148(void) {
	pr_info("ilf3_icont_channel_148:\n");
	regdump(regdata_ilf3_icont_channel_148, ARRAY_SIZE(regdata_ilf3_icont_channel_148));
}

const struct reginfo regdata_ilf3_dsp[] = {
	{"ILF3_REVISION", 0x01e52000},
	{"ILF3_SYSCONFIG", 0x01e52010},
	{"ILF3_IRQSTATUS_RAW_0", 0x01e5201c},
	{"ILF3_IRQSTATUS_0", 0x01e52020},
	{"ILF3_IRQENABLE_SET_0", 0x01e52024},
	{"ILF3_IRQENABLE_CLR_0", 0x01e52028},
	{"ILF3_CONFIG", 0x01e52030},
	{"ILF3_STATUS", 0x01e52034},
	{"ILF3_MBCONFIG_SLICEINFO01", 0x01e52038},
	{"ILF3_MBCONFIG_SLICEINFO2", 0x01e5203c},
	{"ILF3_MBCONFIG_COEFFICIENTS0123", 0x01e5208c},
	{"ILF3_MBCONFIG_COEFFICIENTS4567", 0x01e52090},
	{"ILF3_MBCONFIG_AUTOINC", 0x01e520b0},
	{"ILF3_MBCONFIG_NEXTMBCONFIG", 0x01e520b4},
	{"ILF3_MBSTATUS", 0x01e520b8},
	{"ILF3_COMMAND", 0x01e52ffc},
};
void omap4_regdump_ilf3_dsp(void) {
	pr_info("ilf3_dsp:\n");
	regdump(regdata_ilf3_dsp, ARRAY_SIZE(regdata_ilf3_dsp));
	omap4_regdump_ilf3_dsp_channel_0();
	omap4_regdump_ilf3_dsp_channel_1();
	omap4_regdump_ilf3_dsp_channel_2();
	omap4_regdump_ilf3_dsp_channel_3();
	omap4_regdump_ilf3_dsp_channel_4();
	omap4_regdump_ilf3_dsp_channel_5();
	omap4_regdump_ilf3_dsp_channel_6();
	omap4_regdump_ilf3_dsp_channel_7();
	omap4_regdump_ilf3_dsp_channel_8();
	omap4_regdump_ilf3_dsp_channel_9();
	omap4_regdump_ilf3_dsp_channel_10();
	omap4_regdump_ilf3_dsp_channel_11();
	omap4_regdump_ilf3_dsp_channel_12();
	omap4_regdump_ilf3_dsp_channel_13();
	omap4_regdump_ilf3_dsp_channel_14();
	omap4_regdump_ilf3_dsp_channel_15();
	omap4_regdump_ilf3_dsp_channel_16();
	omap4_regdump_ilf3_dsp_channel_17();
	omap4_regdump_ilf3_dsp_channel_18();
	omap4_regdump_ilf3_dsp_channel_19();
	omap4_regdump_ilf3_dsp_channel_20();
	omap4_regdump_ilf3_dsp_channel_21();
	omap4_regdump_ilf3_dsp_channel_22();
	omap4_regdump_ilf3_dsp_channel_23();
	omap4_regdump_ilf3_dsp_channel_24();
	omap4_regdump_ilf3_dsp_channel_25();
	omap4_regdump_ilf3_dsp_channel_26();
	omap4_regdump_ilf3_dsp_channel_27();
	omap4_regdump_ilf3_dsp_channel_28();
	omap4_regdump_ilf3_dsp_channel_29();
	omap4_regdump_ilf3_dsp_channel_30();
	omap4_regdump_ilf3_dsp_channel_31();
	omap4_regdump_ilf3_dsp_channel_32();
	omap4_regdump_ilf3_dsp_channel_33();
	omap4_regdump_ilf3_dsp_channel_34();
	omap4_regdump_ilf3_dsp_channel_35();
	omap4_regdump_ilf3_dsp_channel_36();
	omap4_regdump_ilf3_dsp_channel_37();
	omap4_regdump_ilf3_dsp_channel_38();
	omap4_regdump_ilf3_dsp_channel_39();
	omap4_regdump_ilf3_dsp_channel_40();
	omap4_regdump_ilf3_dsp_channel_41();
	omap4_regdump_ilf3_dsp_channel_42();
	omap4_regdump_ilf3_dsp_channel_43();
	omap4_regdump_ilf3_dsp_channel_44();
	omap4_regdump_ilf3_dsp_channel_45();
	omap4_regdump_ilf3_dsp_channel_46();
	omap4_regdump_ilf3_dsp_channel_47();
	omap4_regdump_ilf3_dsp_channel_48();
	omap4_regdump_ilf3_dsp_channel_49();
	omap4_regdump_ilf3_dsp_channel_50();
	omap4_regdump_ilf3_dsp_channel_51();
	omap4_regdump_ilf3_dsp_channel_52();
	omap4_regdump_ilf3_dsp_channel_53();
	omap4_regdump_ilf3_dsp_channel_54();
	omap4_regdump_ilf3_dsp_channel_55();
	omap4_regdump_ilf3_dsp_channel_56();
	omap4_regdump_ilf3_dsp_channel_57();
	omap4_regdump_ilf3_dsp_channel_58();
	omap4_regdump_ilf3_dsp_channel_59();
	omap4_regdump_ilf3_dsp_channel_60();
	omap4_regdump_ilf3_dsp_channel_61();
	omap4_regdump_ilf3_dsp_channel_62();
	omap4_regdump_ilf3_dsp_channel_63();
	omap4_regdump_ilf3_dsp_channel_64();
	omap4_regdump_ilf3_dsp_channel_65();
	omap4_regdump_ilf3_dsp_channel_66();
	omap4_regdump_ilf3_dsp_channel_67();
	omap4_regdump_ilf3_dsp_channel_68();
	omap4_regdump_ilf3_dsp_channel_69();
	omap4_regdump_ilf3_dsp_channel_70();
	omap4_regdump_ilf3_dsp_channel_71();
	omap4_regdump_ilf3_dsp_channel_72();
	omap4_regdump_ilf3_dsp_channel_73();
	omap4_regdump_ilf3_dsp_channel_74();
	omap4_regdump_ilf3_dsp_channel_75();
	omap4_regdump_ilf3_dsp_channel_76();
	omap4_regdump_ilf3_dsp_channel_77();
	omap4_regdump_ilf3_dsp_channel_78();
	omap4_regdump_ilf3_dsp_channel_79();
	omap4_regdump_ilf3_dsp_channel_80();
	omap4_regdump_ilf3_dsp_channel_81();
	omap4_regdump_ilf3_dsp_channel_82();
	omap4_regdump_ilf3_dsp_channel_83();
	omap4_regdump_ilf3_dsp_channel_84();
	omap4_regdump_ilf3_dsp_channel_85();
	omap4_regdump_ilf3_dsp_channel_86();
	omap4_regdump_ilf3_dsp_channel_87();
	omap4_regdump_ilf3_dsp_channel_88();
	omap4_regdump_ilf3_dsp_channel_89();
	omap4_regdump_ilf3_dsp_channel_90();
	omap4_regdump_ilf3_dsp_channel_91();
	omap4_regdump_ilf3_dsp_channel_92();
	omap4_regdump_ilf3_dsp_channel_93();
	omap4_regdump_ilf3_dsp_channel_94();
	omap4_regdump_ilf3_dsp_channel_95();
	omap4_regdump_ilf3_dsp_channel_96();
	omap4_regdump_ilf3_dsp_channel_97();
	omap4_regdump_ilf3_dsp_channel_98();
	omap4_regdump_ilf3_dsp_channel_99();
	omap4_regdump_ilf3_dsp_channel_100();
	omap4_regdump_ilf3_dsp_channel_101();
	omap4_regdump_ilf3_dsp_channel_102();
	omap4_regdump_ilf3_dsp_channel_103();
	omap4_regdump_ilf3_dsp_channel_104();
	omap4_regdump_ilf3_dsp_channel_105();
	omap4_regdump_ilf3_dsp_channel_106();
	omap4_regdump_ilf3_dsp_channel_107();
	omap4_regdump_ilf3_dsp_channel_108();
	omap4_regdump_ilf3_dsp_channel_109();
	omap4_regdump_ilf3_dsp_channel_110();
	omap4_regdump_ilf3_dsp_channel_111();
	omap4_regdump_ilf3_dsp_channel_112();
	omap4_regdump_ilf3_dsp_channel_113();
	omap4_regdump_ilf3_dsp_channel_114();
	omap4_regdump_ilf3_dsp_channel_115();
	omap4_regdump_ilf3_dsp_channel_116();
	omap4_regdump_ilf3_dsp_channel_117();
	omap4_regdump_ilf3_dsp_channel_118();
	omap4_regdump_ilf3_dsp_channel_119();
	omap4_regdump_ilf3_dsp_channel_120();
	omap4_regdump_ilf3_dsp_channel_121();
	omap4_regdump_ilf3_dsp_channel_122();
	omap4_regdump_ilf3_dsp_channel_123();
	omap4_regdump_ilf3_dsp_channel_124();
	omap4_regdump_ilf3_dsp_channel_125();
	omap4_regdump_ilf3_dsp_channel_126();
	omap4_regdump_ilf3_dsp_channel_127();
	omap4_regdump_ilf3_dsp_channel_128();
	omap4_regdump_ilf3_dsp_channel_129();
	omap4_regdump_ilf3_dsp_channel_130();
	omap4_regdump_ilf3_dsp_channel_131();
	omap4_regdump_ilf3_dsp_channel_132();
	omap4_regdump_ilf3_dsp_channel_133();
	omap4_regdump_ilf3_dsp_channel_134();
	omap4_regdump_ilf3_dsp_channel_135();
	omap4_regdump_ilf3_dsp_channel_136();
	omap4_regdump_ilf3_dsp_channel_137();
	omap4_regdump_ilf3_dsp_channel_138();
	omap4_regdump_ilf3_dsp_channel_139();
	omap4_regdump_ilf3_dsp_channel_140();
	omap4_regdump_ilf3_dsp_channel_141();
	omap4_regdump_ilf3_dsp_channel_142();
	omap4_regdump_ilf3_dsp_channel_143();
	omap4_regdump_ilf3_dsp_channel_144();
	omap4_regdump_ilf3_dsp_channel_145();
	omap4_regdump_ilf3_dsp_channel_146();
	omap4_regdump_ilf3_dsp_channel_147();
	omap4_regdump_ilf3_dsp_channel_148();
}

const struct reginfo regdata_ilf3_dsp_channel_0[] = {
	{"ILF3_BS_l_0", 0x01e521c8},
	{"ILF3_IPB_n_0", 0x01e5241c},
	{"ILF3_MBCONFIG_GDPCONFIG_i_0", 0x01e52094},
	{"ILF3_MBCONFIG_MBINFO_k_0", 0x01e52040},
	{"ILF3_MBCONFIG_MB_o_0", 0x01e5204c},
	{"ILF3_QP_IDX_j_0", 0x01e52128},
	{"ILF3_QP_m_0", 0x01e520e0},
	{"ILF3_SLICESTATUS_k_0", 0x01e520bc},
};
void omap4_regdump_ilf3_dsp_channel_0(void) {
	pr_info("ilf3_dsp_channel_0:\n");
	regdump(regdata_ilf3_dsp_channel_0, ARRAY_SIZE(regdata_ilf3_dsp_channel_0));
}

const struct reginfo regdata_ilf3_dsp_channel_1[] = {
	{"ILF3_BS_l_1", 0x01e521cc},
	{"ILF3_IPB_n_1", 0x01e52420},
	{"ILF3_MBCONFIG_GDPCONFIG_i_1", 0x01e52098},
	{"ILF3_MBCONFIG_MBINFO_k_1", 0x01e52044},
	{"ILF3_MBCONFIG_MB_o_1", 0x01e52050},
	{"ILF3_QP_IDX_j_1", 0x01e5212c},
	{"ILF3_QP_m_1", 0x01e520e4},
	{"ILF3_SLICESTATUS_k_1", 0x01e520c0},
};
void omap4_regdump_ilf3_dsp_channel_1(void) {
	pr_info("ilf3_dsp_channel_1:\n");
	regdump(regdata_ilf3_dsp_channel_1, ARRAY_SIZE(regdata_ilf3_dsp_channel_1));
}

const struct reginfo regdata_ilf3_dsp_channel_2[] = {
	{"ILF3_BS_l_2", 0x01e521d0},
	{"ILF3_IPB_n_2", 0x01e52424},
	{"ILF3_MBCONFIG_GDPCONFIG_i_2", 0x01e5209c},
	{"ILF3_MBCONFIG_MBINFO_k_2", 0x01e52048},
	{"ILF3_MBCONFIG_MB_o_2", 0x01e52054},
	{"ILF3_QP_IDX_j_2", 0x01e52130},
	{"ILF3_QP_m_2", 0x01e520e8},
	{"ILF3_SLICESTATUS_k_2", 0x01e520c4},
};
void omap4_regdump_ilf3_dsp_channel_2(void) {
	pr_info("ilf3_dsp_channel_2:\n");
	regdump(regdata_ilf3_dsp_channel_2, ARRAY_SIZE(regdata_ilf3_dsp_channel_2));
}

const struct reginfo regdata_ilf3_dsp_channel_3[] = {
	{"ILF3_BS_l_3", 0x01e521d4},
	{"ILF3_IPB_n_3", 0x01e52428},
	{"ILF3_MBCONFIG_GDPCONFIG_i_3", 0x01e520a0},
	{"ILF3_MBCONFIG_MB_o_3", 0x01e52058},
	{"ILF3_QP_IDX_j_3", 0x01e52134},
	{"ILF3_QP_m_3", 0x01e520ec},
};
void omap4_regdump_ilf3_dsp_channel_3(void) {
	pr_info("ilf3_dsp_channel_3:\n");
	regdump(regdata_ilf3_dsp_channel_3, ARRAY_SIZE(regdata_ilf3_dsp_channel_3));
}

const struct reginfo regdata_ilf3_dsp_channel_4[] = {
	{"ILF3_BS_l_4", 0x01e521d8},
	{"ILF3_IPB_n_4", 0x01e5242c},
	{"ILF3_MBCONFIG_MB_o_4", 0x01e5205c},
	{"ILF3_QP_IDX_j_4", 0x01e52138},
	{"ILF3_QP_m_4", 0x01e520f0},
};
void omap4_regdump_ilf3_dsp_channel_4(void) {
	pr_info("ilf3_dsp_channel_4:\n");
	regdump(regdata_ilf3_dsp_channel_4, ARRAY_SIZE(regdata_ilf3_dsp_channel_4));
}

const struct reginfo regdata_ilf3_dsp_channel_5[] = {
	{"ILF3_BS_l_5", 0x01e521dc},
	{"ILF3_IPB_n_5", 0x01e52430},
	{"ILF3_MBCONFIG_MB_o_5", 0x01e52060},
	{"ILF3_QP_IDX_j_5", 0x01e5213c},
	{"ILF3_QP_m_5", 0x01e520f4},
};
void omap4_regdump_ilf3_dsp_channel_5(void) {
	pr_info("ilf3_dsp_channel_5:\n");
	regdump(regdata_ilf3_dsp_channel_5, ARRAY_SIZE(regdata_ilf3_dsp_channel_5));
}

const struct reginfo regdata_ilf3_dsp_channel_6[] = {
	{"ILF3_BS_l_6", 0x01e521e0},
	{"ILF3_IPB_n_6", 0x01e52434},
	{"ILF3_MBCONFIG_MB_o_6", 0x01e52064},
	{"ILF3_QP_IDX_j_6", 0x01e52140},
	{"ILF3_QP_m_6", 0x01e520f8},
};
void omap4_regdump_ilf3_dsp_channel_6(void) {
	pr_info("ilf3_dsp_channel_6:\n");
	regdump(regdata_ilf3_dsp_channel_6, ARRAY_SIZE(regdata_ilf3_dsp_channel_6));
}

const struct reginfo regdata_ilf3_dsp_channel_7[] = {
	{"ILF3_BS_l_7", 0x01e521e4},
	{"ILF3_IPB_n_7", 0x01e52438},
	{"ILF3_MBCONFIG_MB_o_7", 0x01e52068},
	{"ILF3_QP_IDX_j_7", 0x01e52144},
	{"ILF3_QP_m_7", 0x01e520fc},
};
void omap4_regdump_ilf3_dsp_channel_7(void) {
	pr_info("ilf3_dsp_channel_7:\n");
	regdump(regdata_ilf3_dsp_channel_7, ARRAY_SIZE(regdata_ilf3_dsp_channel_7));
}

const struct reginfo regdata_ilf3_dsp_channel_8[] = {
	{"ILF3_BS_l_8", 0x01e521e8},
	{"ILF3_IPB_n_8", 0x01e5243c},
	{"ILF3_MBCONFIG_MB_o_8", 0x01e5206c},
	{"ILF3_QP_IDX_j_8", 0x01e52148},
	{"ILF3_QP_m_8", 0x01e52100},
};
void omap4_regdump_ilf3_dsp_channel_8(void) {
	pr_info("ilf3_dsp_channel_8:\n");
	regdump(regdata_ilf3_dsp_channel_8, ARRAY_SIZE(regdata_ilf3_dsp_channel_8));
}

const struct reginfo regdata_ilf3_dsp_channel_9[] = {
	{"ILF3_BS_l_9", 0x01e521ec},
	{"ILF3_IPB_n_9", 0x01e52440},
	{"ILF3_MBCONFIG_MB_o_9", 0x01e52070},
	{"ILF3_QP_IDX_j_9", 0x01e5214c},
	{"ILF3_QP_m_9", 0x01e52104},
};
void omap4_regdump_ilf3_dsp_channel_9(void) {
	pr_info("ilf3_dsp_channel_9:\n");
	regdump(regdata_ilf3_dsp_channel_9, ARRAY_SIZE(regdata_ilf3_dsp_channel_9));
}

const struct reginfo regdata_ilf3_dsp_channel_10[] = {
	{"ILF3_BS_l_10", 0x01e521f0},
	{"ILF3_IPB_n_10", 0x01e52444},
	{"ILF3_MBCONFIG_MB_o_10", 0x01e52074},
	{"ILF3_QP_IDX_j_10", 0x01e52150},
	{"ILF3_QP_m_10", 0x01e52108},
};
void omap4_regdump_ilf3_dsp_channel_10(void) {
	pr_info("ilf3_dsp_channel_10:\n");
	regdump(regdata_ilf3_dsp_channel_10, ARRAY_SIZE(regdata_ilf3_dsp_channel_10));
}

const struct reginfo regdata_ilf3_dsp_channel_11[] = {
	{"ILF3_BS_l_11", 0x01e521f4},
	{"ILF3_IPB_n_11", 0x01e52448},
	{"ILF3_MBCONFIG_MB_o_11", 0x01e52078},
	{"ILF3_QP_IDX_j_11", 0x01e52154},
	{"ILF3_QP_m_11", 0x01e5210c},
};
void omap4_regdump_ilf3_dsp_channel_11(void) {
	pr_info("ilf3_dsp_channel_11:\n");
	regdump(regdata_ilf3_dsp_channel_11, ARRAY_SIZE(regdata_ilf3_dsp_channel_11));
}

const struct reginfo regdata_ilf3_dsp_channel_12[] = {
	{"ILF3_BS_l_12", 0x01e521f8},
	{"ILF3_IPB_n_12", 0x01e5244c},
	{"ILF3_MBCONFIG_MB_o_12", 0x01e5207c},
	{"ILF3_QP_IDX_j_12", 0x01e52158},
	{"ILF3_QP_m_12", 0x01e52110},
};
void omap4_regdump_ilf3_dsp_channel_12(void) {
	pr_info("ilf3_dsp_channel_12:\n");
	regdump(regdata_ilf3_dsp_channel_12, ARRAY_SIZE(regdata_ilf3_dsp_channel_12));
}

const struct reginfo regdata_ilf3_dsp_channel_13[] = {
	{"ILF3_BS_l_13", 0x01e521fc},
	{"ILF3_IPB_n_13", 0x01e52450},
	{"ILF3_MBCONFIG_MB_o_13", 0x01e52080},
	{"ILF3_QP_IDX_j_13", 0x01e5215c},
	{"ILF3_QP_m_13", 0x01e52114},
};
void omap4_regdump_ilf3_dsp_channel_13(void) {
	pr_info("ilf3_dsp_channel_13:\n");
	regdump(regdata_ilf3_dsp_channel_13, ARRAY_SIZE(regdata_ilf3_dsp_channel_13));
}

const struct reginfo regdata_ilf3_dsp_channel_14[] = {
	{"ILF3_BS_l_14", 0x01e52200},
	{"ILF3_IPB_n_14", 0x01e52454},
	{"ILF3_MBCONFIG_MB_o_14", 0x01e52084},
	{"ILF3_QP_IDX_j_14", 0x01e52160},
	{"ILF3_QP_m_14", 0x01e52118},
};
void omap4_regdump_ilf3_dsp_channel_14(void) {
	pr_info("ilf3_dsp_channel_14:\n");
	regdump(regdata_ilf3_dsp_channel_14, ARRAY_SIZE(regdata_ilf3_dsp_channel_14));
}

const struct reginfo regdata_ilf3_dsp_channel_15[] = {
	{"ILF3_BS_l_15", 0x01e52204},
	{"ILF3_IPB_n_15", 0x01e52458},
	{"ILF3_MBCONFIG_MB_o_15", 0x01e52088},
	{"ILF3_QP_IDX_j_15", 0x01e52164},
	{"ILF3_QP_m_15", 0x01e5211c},
};
void omap4_regdump_ilf3_dsp_channel_15(void) {
	pr_info("ilf3_dsp_channel_15:\n");
	regdump(regdata_ilf3_dsp_channel_15, ARRAY_SIZE(regdata_ilf3_dsp_channel_15));
}

const struct reginfo regdata_ilf3_dsp_channel_16[] = {
	{"ILF3_BS_l_16", 0x01e52208},
	{"ILF3_IPB_n_16", 0x01e5245c},
	{"ILF3_QP_IDX_j_16", 0x01e52168},
	{"ILF3_QP_m_16", 0x01e52120},
};
void omap4_regdump_ilf3_dsp_channel_16(void) {
	pr_info("ilf3_dsp_channel_16:\n");
	regdump(regdata_ilf3_dsp_channel_16, ARRAY_SIZE(regdata_ilf3_dsp_channel_16));
}

const struct reginfo regdata_ilf3_dsp_channel_17[] = {
	{"ILF3_BS_l_17", 0x01e5220c},
	{"ILF3_IPB_n_17", 0x01e52460},
	{"ILF3_QP_IDX_j_17", 0x01e5216c},
	{"ILF3_QP_m_17", 0x01e52124},
};
void omap4_regdump_ilf3_dsp_channel_17(void) {
	pr_info("ilf3_dsp_channel_17:\n");
	regdump(regdata_ilf3_dsp_channel_17, ARRAY_SIZE(regdata_ilf3_dsp_channel_17));
}

const struct reginfo regdata_ilf3_dsp_channel_18[] = {
	{"ILF3_BS_l_18", 0x01e52210},
	{"ILF3_IPB_n_18", 0x01e52464},
	{"ILF3_QP_IDX_j_18", 0x01e52170},
};
void omap4_regdump_ilf3_dsp_channel_18(void) {
	pr_info("ilf3_dsp_channel_18:\n");
	regdump(regdata_ilf3_dsp_channel_18, ARRAY_SIZE(regdata_ilf3_dsp_channel_18));
}

const struct reginfo regdata_ilf3_dsp_channel_19[] = {
	{"ILF3_BS_l_19", 0x01e52214},
	{"ILF3_IPB_n_19", 0x01e52468},
	{"ILF3_QP_IDX_j_19", 0x01e52174},
};
void omap4_regdump_ilf3_dsp_channel_19(void) {
	pr_info("ilf3_dsp_channel_19:\n");
	regdump(regdata_ilf3_dsp_channel_19, ARRAY_SIZE(regdata_ilf3_dsp_channel_19));
}

const struct reginfo regdata_ilf3_dsp_channel_20[] = {
	{"ILF3_BS_l_20", 0x01e52218},
	{"ILF3_IPB_n_20", 0x01e5246c},
	{"ILF3_QP_IDX_j_20", 0x01e52178},
};
void omap4_regdump_ilf3_dsp_channel_20(void) {
	pr_info("ilf3_dsp_channel_20:\n");
	regdump(regdata_ilf3_dsp_channel_20, ARRAY_SIZE(regdata_ilf3_dsp_channel_20));
}

const struct reginfo regdata_ilf3_dsp_channel_21[] = {
	{"ILF3_BS_l_21", 0x01e5221c},
	{"ILF3_IPB_n_21", 0x01e52470},
	{"ILF3_QP_IDX_j_21", 0x01e5217c},
};
void omap4_regdump_ilf3_dsp_channel_21(void) {
	pr_info("ilf3_dsp_channel_21:\n");
	regdump(regdata_ilf3_dsp_channel_21, ARRAY_SIZE(regdata_ilf3_dsp_channel_21));
}

const struct reginfo regdata_ilf3_dsp_channel_22[] = {
	{"ILF3_BS_l_22", 0x01e52220},
	{"ILF3_IPB_n_22", 0x01e52474},
	{"ILF3_QP_IDX_j_22", 0x01e52180},
};
void omap4_regdump_ilf3_dsp_channel_22(void) {
	pr_info("ilf3_dsp_channel_22:\n");
	regdump(regdata_ilf3_dsp_channel_22, ARRAY_SIZE(regdata_ilf3_dsp_channel_22));
}

const struct reginfo regdata_ilf3_dsp_channel_23[] = {
	{"ILF3_BS_l_23", 0x01e52224},
	{"ILF3_IPB_n_23", 0x01e52478},
	{"ILF3_QP_IDX_j_23", 0x01e52184},
};
void omap4_regdump_ilf3_dsp_channel_23(void) {
	pr_info("ilf3_dsp_channel_23:\n");
	regdump(regdata_ilf3_dsp_channel_23, ARRAY_SIZE(regdata_ilf3_dsp_channel_23));
}

const struct reginfo regdata_ilf3_dsp_channel_24[] = {
	{"ILF3_BS_l_24", 0x01e52228},
	{"ILF3_IPB_n_24", 0x01e5247c},
	{"ILF3_QP_IDX_j_24", 0x01e52188},
};
void omap4_regdump_ilf3_dsp_channel_24(void) {
	pr_info("ilf3_dsp_channel_24:\n");
	regdump(regdata_ilf3_dsp_channel_24, ARRAY_SIZE(regdata_ilf3_dsp_channel_24));
}

const struct reginfo regdata_ilf3_dsp_channel_25[] = {
	{"ILF3_BS_l_25", 0x01e5222c},
	{"ILF3_IPB_n_25", 0x01e52480},
	{"ILF3_QP_IDX_j_25", 0x01e5218c},
};
void omap4_regdump_ilf3_dsp_channel_25(void) {
	pr_info("ilf3_dsp_channel_25:\n");
	regdump(regdata_ilf3_dsp_channel_25, ARRAY_SIZE(regdata_ilf3_dsp_channel_25));
}

const struct reginfo regdata_ilf3_dsp_channel_26[] = {
	{"ILF3_BS_l_26", 0x01e52230},
	{"ILF3_IPB_n_26", 0x01e52484},
	{"ILF3_QP_IDX_j_26", 0x01e52190},
};
void omap4_regdump_ilf3_dsp_channel_26(void) {
	pr_info("ilf3_dsp_channel_26:\n");
	regdump(regdata_ilf3_dsp_channel_26, ARRAY_SIZE(regdata_ilf3_dsp_channel_26));
}

const struct reginfo regdata_ilf3_dsp_channel_27[] = {
	{"ILF3_BS_l_27", 0x01e52234},
	{"ILF3_IPB_n_27", 0x01e52488},
	{"ILF3_QP_IDX_j_27", 0x01e52194},
};
void omap4_regdump_ilf3_dsp_channel_27(void) {
	pr_info("ilf3_dsp_channel_27:\n");
	regdump(regdata_ilf3_dsp_channel_27, ARRAY_SIZE(regdata_ilf3_dsp_channel_27));
}

const struct reginfo regdata_ilf3_dsp_channel_28[] = {
	{"ILF3_BS_l_28", 0x01e52238},
	{"ILF3_IPB_n_28", 0x01e5248c},
	{"ILF3_QP_IDX_j_28", 0x01e52198},
};
void omap4_regdump_ilf3_dsp_channel_28(void) {
	pr_info("ilf3_dsp_channel_28:\n");
	regdump(regdata_ilf3_dsp_channel_28, ARRAY_SIZE(regdata_ilf3_dsp_channel_28));
}

const struct reginfo regdata_ilf3_dsp_channel_29[] = {
	{"ILF3_BS_l_29", 0x01e5223c},
	{"ILF3_IPB_n_29", 0x01e52490},
	{"ILF3_QP_IDX_j_29", 0x01e5219c},
};
void omap4_regdump_ilf3_dsp_channel_29(void) {
	pr_info("ilf3_dsp_channel_29:\n");
	regdump(regdata_ilf3_dsp_channel_29, ARRAY_SIZE(regdata_ilf3_dsp_channel_29));
}

const struct reginfo regdata_ilf3_dsp_channel_30[] = {
	{"ILF3_BS_l_30", 0x01e52240},
	{"ILF3_IPB_n_30", 0x01e52494},
	{"ILF3_QP_IDX_j_30", 0x01e521a0},
};
void omap4_regdump_ilf3_dsp_channel_30(void) {
	pr_info("ilf3_dsp_channel_30:\n");
	regdump(regdata_ilf3_dsp_channel_30, ARRAY_SIZE(regdata_ilf3_dsp_channel_30));
}

const struct reginfo regdata_ilf3_dsp_channel_31[] = {
	{"ILF3_BS_l_31", 0x01e52244},
	{"ILF3_IPB_n_31", 0x01e52498},
	{"ILF3_QP_IDX_j_31", 0x01e521a4},
};
void omap4_regdump_ilf3_dsp_channel_31(void) {
	pr_info("ilf3_dsp_channel_31:\n");
	regdump(regdata_ilf3_dsp_channel_31, ARRAY_SIZE(regdata_ilf3_dsp_channel_31));
}

const struct reginfo regdata_ilf3_dsp_channel_32[] = {
	{"ILF3_BS_l_32", 0x01e52248},
	{"ILF3_IPB_n_32", 0x01e5249c},
	{"ILF3_QP_IDX_j_32", 0x01e521a8},
};
void omap4_regdump_ilf3_dsp_channel_32(void) {
	pr_info("ilf3_dsp_channel_32:\n");
	regdump(regdata_ilf3_dsp_channel_32, ARRAY_SIZE(regdata_ilf3_dsp_channel_32));
}

const struct reginfo regdata_ilf3_dsp_channel_33[] = {
	{"ILF3_BS_l_33", 0x01e5224c},
	{"ILF3_IPB_n_33", 0x01e524a0},
	{"ILF3_QP_IDX_j_33", 0x01e521ac},
};
void omap4_regdump_ilf3_dsp_channel_33(void) {
	pr_info("ilf3_dsp_channel_33:\n");
	regdump(regdata_ilf3_dsp_channel_33, ARRAY_SIZE(regdata_ilf3_dsp_channel_33));
}

const struct reginfo regdata_ilf3_dsp_channel_34[] = {
	{"ILF3_BS_l_34", 0x01e52250},
	{"ILF3_IPB_n_34", 0x01e524a4},
	{"ILF3_QP_IDX_j_34", 0x01e521b0},
};
void omap4_regdump_ilf3_dsp_channel_34(void) {
	pr_info("ilf3_dsp_channel_34:\n");
	regdump(regdata_ilf3_dsp_channel_34, ARRAY_SIZE(regdata_ilf3_dsp_channel_34));
}

const struct reginfo regdata_ilf3_dsp_channel_35[] = {
	{"ILF3_BS_l_35", 0x01e52254},
	{"ILF3_IPB_n_35", 0x01e524a8},
	{"ILF3_QP_IDX_j_35", 0x01e521b4},
};
void omap4_regdump_ilf3_dsp_channel_35(void) {
	pr_info("ilf3_dsp_channel_35:\n");
	regdump(regdata_ilf3_dsp_channel_35, ARRAY_SIZE(regdata_ilf3_dsp_channel_35));
}

const struct reginfo regdata_ilf3_dsp_channel_36[] = {
	{"ILF3_BS_l_36", 0x01e52258},
	{"ILF3_IPB_n_36", 0x01e524ac},
	{"ILF3_QP_IDX_j_36", 0x01e521b8},
};
void omap4_regdump_ilf3_dsp_channel_36(void) {
	pr_info("ilf3_dsp_channel_36:\n");
	regdump(regdata_ilf3_dsp_channel_36, ARRAY_SIZE(regdata_ilf3_dsp_channel_36));
}

const struct reginfo regdata_ilf3_dsp_channel_37[] = {
	{"ILF3_BS_l_37", 0x01e5225c},
	{"ILF3_IPB_n_37", 0x01e524b0},
	{"ILF3_QP_IDX_j_37", 0x01e521bc},
};
void omap4_regdump_ilf3_dsp_channel_37(void) {
	pr_info("ilf3_dsp_channel_37:\n");
	regdump(regdata_ilf3_dsp_channel_37, ARRAY_SIZE(regdata_ilf3_dsp_channel_37));
}

const struct reginfo regdata_ilf3_dsp_channel_38[] = {
	{"ILF3_BS_l_38", 0x01e52260},
	{"ILF3_IPB_n_38", 0x01e524b4},
	{"ILF3_QP_IDX_j_38", 0x01e521c0},
};
void omap4_regdump_ilf3_dsp_channel_38(void) {
	pr_info("ilf3_dsp_channel_38:\n");
	regdump(regdata_ilf3_dsp_channel_38, ARRAY_SIZE(regdata_ilf3_dsp_channel_38));
}

const struct reginfo regdata_ilf3_dsp_channel_39[] = {
	{"ILF3_BS_l_39", 0x01e52264},
	{"ILF3_IPB_n_39", 0x01e524b8},
	{"ILF3_QP_IDX_j_39", 0x01e521c4},
};
void omap4_regdump_ilf3_dsp_channel_39(void) {
	pr_info("ilf3_dsp_channel_39:\n");
	regdump(regdata_ilf3_dsp_channel_39, ARRAY_SIZE(regdata_ilf3_dsp_channel_39));
}

const struct reginfo regdata_ilf3_dsp_channel_40[] = {
	{"ILF3_BS_l_40", 0x01e52268},
	{"ILF3_IPB_n_40", 0x01e524bc},
};
void omap4_regdump_ilf3_dsp_channel_40(void) {
	pr_info("ilf3_dsp_channel_40:\n");
	regdump(regdata_ilf3_dsp_channel_40, ARRAY_SIZE(regdata_ilf3_dsp_channel_40));
}

const struct reginfo regdata_ilf3_dsp_channel_41[] = {
	{"ILF3_BS_l_41", 0x01e5226c},
	{"ILF3_IPB_n_41", 0x01e524c0},
};
void omap4_regdump_ilf3_dsp_channel_41(void) {
	pr_info("ilf3_dsp_channel_41:\n");
	regdump(regdata_ilf3_dsp_channel_41, ARRAY_SIZE(regdata_ilf3_dsp_channel_41));
}

const struct reginfo regdata_ilf3_dsp_channel_42[] = {
	{"ILF3_BS_l_42", 0x01e52270},
	{"ILF3_IPB_n_42", 0x01e524c4},
};
void omap4_regdump_ilf3_dsp_channel_42(void) {
	pr_info("ilf3_dsp_channel_42:\n");
	regdump(regdata_ilf3_dsp_channel_42, ARRAY_SIZE(regdata_ilf3_dsp_channel_42));
}

const struct reginfo regdata_ilf3_dsp_channel_43[] = {
	{"ILF3_BS_l_43", 0x01e52274},
	{"ILF3_IPB_n_43", 0x01e524c8},
};
void omap4_regdump_ilf3_dsp_channel_43(void) {
	pr_info("ilf3_dsp_channel_43:\n");
	regdump(regdata_ilf3_dsp_channel_43, ARRAY_SIZE(regdata_ilf3_dsp_channel_43));
}

const struct reginfo regdata_ilf3_dsp_channel_44[] = {
	{"ILF3_BS_l_44", 0x01e52278},
	{"ILF3_IPB_n_44", 0x01e524cc},
};
void omap4_regdump_ilf3_dsp_channel_44(void) {
	pr_info("ilf3_dsp_channel_44:\n");
	regdump(regdata_ilf3_dsp_channel_44, ARRAY_SIZE(regdata_ilf3_dsp_channel_44));
}

const struct reginfo regdata_ilf3_dsp_channel_45[] = {
	{"ILF3_BS_l_45", 0x01e5227c},
	{"ILF3_IPB_n_45", 0x01e524d0},
};
void omap4_regdump_ilf3_dsp_channel_45(void) {
	pr_info("ilf3_dsp_channel_45:\n");
	regdump(regdata_ilf3_dsp_channel_45, ARRAY_SIZE(regdata_ilf3_dsp_channel_45));
}

const struct reginfo regdata_ilf3_dsp_channel_46[] = {
	{"ILF3_BS_l_46", 0x01e52280},
	{"ILF3_IPB_n_46", 0x01e524d4},
};
void omap4_regdump_ilf3_dsp_channel_46(void) {
	pr_info("ilf3_dsp_channel_46:\n");
	regdump(regdata_ilf3_dsp_channel_46, ARRAY_SIZE(regdata_ilf3_dsp_channel_46));
}

const struct reginfo regdata_ilf3_dsp_channel_47[] = {
	{"ILF3_BS_l_47", 0x01e52284},
	{"ILF3_IPB_n_47", 0x01e524d8},
};
void omap4_regdump_ilf3_dsp_channel_47(void) {
	pr_info("ilf3_dsp_channel_47:\n");
	regdump(regdata_ilf3_dsp_channel_47, ARRAY_SIZE(regdata_ilf3_dsp_channel_47));
}

const struct reginfo regdata_ilf3_dsp_channel_48[] = {
	{"ILF3_BS_l_48", 0x01e52288},
	{"ILF3_IPB_n_48", 0x01e524dc},
};
void omap4_regdump_ilf3_dsp_channel_48(void) {
	pr_info("ilf3_dsp_channel_48:\n");
	regdump(regdata_ilf3_dsp_channel_48, ARRAY_SIZE(regdata_ilf3_dsp_channel_48));
}

const struct reginfo regdata_ilf3_dsp_channel_49[] = {
	{"ILF3_BS_l_49", 0x01e5228c},
	{"ILF3_IPB_n_49", 0x01e524e0},
};
void omap4_regdump_ilf3_dsp_channel_49(void) {
	pr_info("ilf3_dsp_channel_49:\n");
	regdump(regdata_ilf3_dsp_channel_49, ARRAY_SIZE(regdata_ilf3_dsp_channel_49));
}

const struct reginfo regdata_ilf3_dsp_channel_50[] = {
	{"ILF3_BS_l_50", 0x01e52290},
	{"ILF3_IPB_n_50", 0x01e524e4},
};
void omap4_regdump_ilf3_dsp_channel_50(void) {
	pr_info("ilf3_dsp_channel_50:\n");
	regdump(regdata_ilf3_dsp_channel_50, ARRAY_SIZE(regdata_ilf3_dsp_channel_50));
}

const struct reginfo regdata_ilf3_dsp_channel_51[] = {
	{"ILF3_BS_l_51", 0x01e52294},
	{"ILF3_IPB_n_51", 0x01e524e8},
};
void omap4_regdump_ilf3_dsp_channel_51(void) {
	pr_info("ilf3_dsp_channel_51:\n");
	regdump(regdata_ilf3_dsp_channel_51, ARRAY_SIZE(regdata_ilf3_dsp_channel_51));
}

const struct reginfo regdata_ilf3_dsp_channel_52[] = {
	{"ILF3_BS_l_52", 0x01e52298},
	{"ILF3_IPB_n_52", 0x01e524ec},
};
void omap4_regdump_ilf3_dsp_channel_52(void) {
	pr_info("ilf3_dsp_channel_52:\n");
	regdump(regdata_ilf3_dsp_channel_52, ARRAY_SIZE(regdata_ilf3_dsp_channel_52));
}

const struct reginfo regdata_ilf3_dsp_channel_53[] = {
	{"ILF3_BS_l_53", 0x01e5229c},
	{"ILF3_IPB_n_53", 0x01e524f0},
};
void omap4_regdump_ilf3_dsp_channel_53(void) {
	pr_info("ilf3_dsp_channel_53:\n");
	regdump(regdata_ilf3_dsp_channel_53, ARRAY_SIZE(regdata_ilf3_dsp_channel_53));
}

const struct reginfo regdata_ilf3_dsp_channel_54[] = {
	{"ILF3_BS_l_54", 0x01e522a0},
	{"ILF3_IPB_n_54", 0x01e524f4},
};
void omap4_regdump_ilf3_dsp_channel_54(void) {
	pr_info("ilf3_dsp_channel_54:\n");
	regdump(regdata_ilf3_dsp_channel_54, ARRAY_SIZE(regdata_ilf3_dsp_channel_54));
}

const struct reginfo regdata_ilf3_dsp_channel_55[] = {
	{"ILF3_BS_l_55", 0x01e522a4},
	{"ILF3_IPB_n_55", 0x01e524f8},
};
void omap4_regdump_ilf3_dsp_channel_55(void) {
	pr_info("ilf3_dsp_channel_55:\n");
	regdump(regdata_ilf3_dsp_channel_55, ARRAY_SIZE(regdata_ilf3_dsp_channel_55));
}

const struct reginfo regdata_ilf3_dsp_channel_56[] = {
	{"ILF3_BS_l_56", 0x01e522a8},
	{"ILF3_IPB_n_56", 0x01e524fc},
};
void omap4_regdump_ilf3_dsp_channel_56(void) {
	pr_info("ilf3_dsp_channel_56:\n");
	regdump(regdata_ilf3_dsp_channel_56, ARRAY_SIZE(regdata_ilf3_dsp_channel_56));
}

const struct reginfo regdata_ilf3_dsp_channel_57[] = {
	{"ILF3_BS_l_57", 0x01e522ac},
	{"ILF3_IPB_n_57", 0x01e52500},
};
void omap4_regdump_ilf3_dsp_channel_57(void) {
	pr_info("ilf3_dsp_channel_57:\n");
	regdump(regdata_ilf3_dsp_channel_57, ARRAY_SIZE(regdata_ilf3_dsp_channel_57));
}

const struct reginfo regdata_ilf3_dsp_channel_58[] = {
	{"ILF3_BS_l_58", 0x01e522b0},
	{"ILF3_IPB_n_58", 0x01e52504},
};
void omap4_regdump_ilf3_dsp_channel_58(void) {
	pr_info("ilf3_dsp_channel_58:\n");
	regdump(regdata_ilf3_dsp_channel_58, ARRAY_SIZE(regdata_ilf3_dsp_channel_58));
}

const struct reginfo regdata_ilf3_dsp_channel_59[] = {
	{"ILF3_BS_l_59", 0x01e522b4},
	{"ILF3_IPB_n_59", 0x01e52508},
};
void omap4_regdump_ilf3_dsp_channel_59(void) {
	pr_info("ilf3_dsp_channel_59:\n");
	regdump(regdata_ilf3_dsp_channel_59, ARRAY_SIZE(regdata_ilf3_dsp_channel_59));
}

const struct reginfo regdata_ilf3_dsp_channel_60[] = {
	{"ILF3_BS_l_60", 0x01e522b8},
	{"ILF3_IPB_n_60", 0x01e5250c},
};
void omap4_regdump_ilf3_dsp_channel_60(void) {
	pr_info("ilf3_dsp_channel_60:\n");
	regdump(regdata_ilf3_dsp_channel_60, ARRAY_SIZE(regdata_ilf3_dsp_channel_60));
}

const struct reginfo regdata_ilf3_dsp_channel_61[] = {
	{"ILF3_BS_l_61", 0x01e522bc},
	{"ILF3_IPB_n_61", 0x01e52510},
};
void omap4_regdump_ilf3_dsp_channel_61(void) {
	pr_info("ilf3_dsp_channel_61:\n");
	regdump(regdata_ilf3_dsp_channel_61, ARRAY_SIZE(regdata_ilf3_dsp_channel_61));
}

const struct reginfo regdata_ilf3_dsp_channel_62[] = {
	{"ILF3_BS_l_62", 0x01e522c0},
	{"ILF3_IPB_n_62", 0x01e52514},
};
void omap4_regdump_ilf3_dsp_channel_62(void) {
	pr_info("ilf3_dsp_channel_62:\n");
	regdump(regdata_ilf3_dsp_channel_62, ARRAY_SIZE(regdata_ilf3_dsp_channel_62));
}

const struct reginfo regdata_ilf3_dsp_channel_63[] = {
	{"ILF3_BS_l_63", 0x01e522c4},
	{"ILF3_IPB_n_63", 0x01e52518},
};
void omap4_regdump_ilf3_dsp_channel_63(void) {
	pr_info("ilf3_dsp_channel_63:\n");
	regdump(regdata_ilf3_dsp_channel_63, ARRAY_SIZE(regdata_ilf3_dsp_channel_63));
}

const struct reginfo regdata_ilf3_dsp_channel_64[] = {
	{"ILF3_BS_l_64", 0x01e522c8},
	{"ILF3_IPB_n_64", 0x01e5251c},
};
void omap4_regdump_ilf3_dsp_channel_64(void) {
	pr_info("ilf3_dsp_channel_64:\n");
	regdump(regdata_ilf3_dsp_channel_64, ARRAY_SIZE(regdata_ilf3_dsp_channel_64));
}

const struct reginfo regdata_ilf3_dsp_channel_65[] = {
	{"ILF3_BS_l_65", 0x01e522cc},
	{"ILF3_IPB_n_65", 0x01e52520},
};
void omap4_regdump_ilf3_dsp_channel_65(void) {
	pr_info("ilf3_dsp_channel_65:\n");
	regdump(regdata_ilf3_dsp_channel_65, ARRAY_SIZE(regdata_ilf3_dsp_channel_65));
}

const struct reginfo regdata_ilf3_dsp_channel_66[] = {
	{"ILF3_BS_l_66", 0x01e522d0},
	{"ILF3_IPB_n_66", 0x01e52524},
};
void omap4_regdump_ilf3_dsp_channel_66(void) {
	pr_info("ilf3_dsp_channel_66:\n");
	regdump(regdata_ilf3_dsp_channel_66, ARRAY_SIZE(regdata_ilf3_dsp_channel_66));
}

const struct reginfo regdata_ilf3_dsp_channel_67[] = {
	{"ILF3_BS_l_67", 0x01e522d4},
	{"ILF3_IPB_n_67", 0x01e52528},
};
void omap4_regdump_ilf3_dsp_channel_67(void) {
	pr_info("ilf3_dsp_channel_67:\n");
	regdump(regdata_ilf3_dsp_channel_67, ARRAY_SIZE(regdata_ilf3_dsp_channel_67));
}

const struct reginfo regdata_ilf3_dsp_channel_68[] = {
	{"ILF3_BS_l_68", 0x01e522d8},
	{"ILF3_IPB_n_68", 0x01e5252c},
};
void omap4_regdump_ilf3_dsp_channel_68(void) {
	pr_info("ilf3_dsp_channel_68:\n");
	regdump(regdata_ilf3_dsp_channel_68, ARRAY_SIZE(regdata_ilf3_dsp_channel_68));
}

const struct reginfo regdata_ilf3_dsp_channel_69[] = {
	{"ILF3_BS_l_69", 0x01e522dc},
	{"ILF3_IPB_n_69", 0x01e52530},
};
void omap4_regdump_ilf3_dsp_channel_69(void) {
	pr_info("ilf3_dsp_channel_69:\n");
	regdump(regdata_ilf3_dsp_channel_69, ARRAY_SIZE(regdata_ilf3_dsp_channel_69));
}

const struct reginfo regdata_ilf3_dsp_channel_70[] = {
	{"ILF3_BS_l_70", 0x01e522e0},
	{"ILF3_IPB_n_70", 0x01e52534},
};
void omap4_regdump_ilf3_dsp_channel_70(void) {
	pr_info("ilf3_dsp_channel_70:\n");
	regdump(regdata_ilf3_dsp_channel_70, ARRAY_SIZE(regdata_ilf3_dsp_channel_70));
}

const struct reginfo regdata_ilf3_dsp_channel_71[] = {
	{"ILF3_BS_l_71", 0x01e522e4},
	{"ILF3_IPB_n_71", 0x01e52538},
};
void omap4_regdump_ilf3_dsp_channel_71(void) {
	pr_info("ilf3_dsp_channel_71:\n");
	regdump(regdata_ilf3_dsp_channel_71, ARRAY_SIZE(regdata_ilf3_dsp_channel_71));
}

const struct reginfo regdata_ilf3_dsp_channel_72[] = {
	{"ILF3_BS_l_72", 0x01e522e8},
	{"ILF3_IPB_n_72", 0x01e5253c},
};
void omap4_regdump_ilf3_dsp_channel_72(void) {
	pr_info("ilf3_dsp_channel_72:\n");
	regdump(regdata_ilf3_dsp_channel_72, ARRAY_SIZE(regdata_ilf3_dsp_channel_72));
}

const struct reginfo regdata_ilf3_dsp_channel_73[] = {
	{"ILF3_BS_l_73", 0x01e522ec},
	{"ILF3_IPB_n_73", 0x01e52540},
};
void omap4_regdump_ilf3_dsp_channel_73(void) {
	pr_info("ilf3_dsp_channel_73:\n");
	regdump(regdata_ilf3_dsp_channel_73, ARRAY_SIZE(regdata_ilf3_dsp_channel_73));
}

const struct reginfo regdata_ilf3_dsp_channel_74[] = {
	{"ILF3_BS_l_74", 0x01e522f0},
	{"ILF3_IPB_n_74", 0x01e52544},
};
void omap4_regdump_ilf3_dsp_channel_74(void) {
	pr_info("ilf3_dsp_channel_74:\n");
	regdump(regdata_ilf3_dsp_channel_74, ARRAY_SIZE(regdata_ilf3_dsp_channel_74));
}

const struct reginfo regdata_ilf3_dsp_channel_75[] = {
	{"ILF3_BS_l_75", 0x01e522f4},
	{"ILF3_IPB_n_75", 0x01e52548},
};
void omap4_regdump_ilf3_dsp_channel_75(void) {
	pr_info("ilf3_dsp_channel_75:\n");
	regdump(regdata_ilf3_dsp_channel_75, ARRAY_SIZE(regdata_ilf3_dsp_channel_75));
}

const struct reginfo regdata_ilf3_dsp_channel_76[] = {
	{"ILF3_BS_l_76", 0x01e522f8},
	{"ILF3_IPB_n_76", 0x01e5254c},
};
void omap4_regdump_ilf3_dsp_channel_76(void) {
	pr_info("ilf3_dsp_channel_76:\n");
	regdump(regdata_ilf3_dsp_channel_76, ARRAY_SIZE(regdata_ilf3_dsp_channel_76));
}

const struct reginfo regdata_ilf3_dsp_channel_77[] = {
	{"ILF3_BS_l_77", 0x01e522fc},
	{"ILF3_IPB_n_77", 0x01e52550},
};
void omap4_regdump_ilf3_dsp_channel_77(void) {
	pr_info("ilf3_dsp_channel_77:\n");
	regdump(regdata_ilf3_dsp_channel_77, ARRAY_SIZE(regdata_ilf3_dsp_channel_77));
}

const struct reginfo regdata_ilf3_dsp_channel_78[] = {
	{"ILF3_BS_l_78", 0x01e52300},
	{"ILF3_IPB_n_78", 0x01e52554},
};
void omap4_regdump_ilf3_dsp_channel_78(void) {
	pr_info("ilf3_dsp_channel_78:\n");
	regdump(regdata_ilf3_dsp_channel_78, ARRAY_SIZE(regdata_ilf3_dsp_channel_78));
}

const struct reginfo regdata_ilf3_dsp_channel_79[] = {
	{"ILF3_BS_l_79", 0x01e52304},
	{"ILF3_IPB_n_79", 0x01e52558},
};
void omap4_regdump_ilf3_dsp_channel_79(void) {
	pr_info("ilf3_dsp_channel_79:\n");
	regdump(regdata_ilf3_dsp_channel_79, ARRAY_SIZE(regdata_ilf3_dsp_channel_79));
}

const struct reginfo regdata_ilf3_dsp_channel_80[] = {
	{"ILF3_BS_l_80", 0x01e52308},
	{"ILF3_IPB_n_80", 0x01e5255c},
};
void omap4_regdump_ilf3_dsp_channel_80(void) {
	pr_info("ilf3_dsp_channel_80:\n");
	regdump(regdata_ilf3_dsp_channel_80, ARRAY_SIZE(regdata_ilf3_dsp_channel_80));
}

const struct reginfo regdata_ilf3_dsp_channel_81[] = {
	{"ILF3_BS_l_81", 0x01e5230c},
	{"ILF3_IPB_n_81", 0x01e52560},
};
void omap4_regdump_ilf3_dsp_channel_81(void) {
	pr_info("ilf3_dsp_channel_81:\n");
	regdump(regdata_ilf3_dsp_channel_81, ARRAY_SIZE(regdata_ilf3_dsp_channel_81));
}

const struct reginfo regdata_ilf3_dsp_channel_82[] = {
	{"ILF3_BS_l_82", 0x01e52310},
	{"ILF3_IPB_n_82", 0x01e52564},
};
void omap4_regdump_ilf3_dsp_channel_82(void) {
	pr_info("ilf3_dsp_channel_82:\n");
	regdump(regdata_ilf3_dsp_channel_82, ARRAY_SIZE(regdata_ilf3_dsp_channel_82));
}

const struct reginfo regdata_ilf3_dsp_channel_83[] = {
	{"ILF3_BS_l_83", 0x01e52314},
	{"ILF3_IPB_n_83", 0x01e52568},
};
void omap4_regdump_ilf3_dsp_channel_83(void) {
	pr_info("ilf3_dsp_channel_83:\n");
	regdump(regdata_ilf3_dsp_channel_83, ARRAY_SIZE(regdata_ilf3_dsp_channel_83));
}

const struct reginfo regdata_ilf3_dsp_channel_84[] = {
	{"ILF3_BS_l_84", 0x01e52318},
	{"ILF3_IPB_n_84", 0x01e5256c},
};
void omap4_regdump_ilf3_dsp_channel_84(void) {
	pr_info("ilf3_dsp_channel_84:\n");
	regdump(regdata_ilf3_dsp_channel_84, ARRAY_SIZE(regdata_ilf3_dsp_channel_84));
}

const struct reginfo regdata_ilf3_dsp_channel_85[] = {
	{"ILF3_BS_l_85", 0x01e5231c},
	{"ILF3_IPB_n_85", 0x01e52570},
};
void omap4_regdump_ilf3_dsp_channel_85(void) {
	pr_info("ilf3_dsp_channel_85:\n");
	regdump(regdata_ilf3_dsp_channel_85, ARRAY_SIZE(regdata_ilf3_dsp_channel_85));
}

const struct reginfo regdata_ilf3_dsp_channel_86[] = {
	{"ILF3_BS_l_86", 0x01e52320},
	{"ILF3_IPB_n_86", 0x01e52574},
};
void omap4_regdump_ilf3_dsp_channel_86(void) {
	pr_info("ilf3_dsp_channel_86:\n");
	regdump(regdata_ilf3_dsp_channel_86, ARRAY_SIZE(regdata_ilf3_dsp_channel_86));
}

const struct reginfo regdata_ilf3_dsp_channel_87[] = {
	{"ILF3_BS_l_87", 0x01e52324},
	{"ILF3_IPB_n_87", 0x01e52578},
};
void omap4_regdump_ilf3_dsp_channel_87(void) {
	pr_info("ilf3_dsp_channel_87:\n");
	regdump(regdata_ilf3_dsp_channel_87, ARRAY_SIZE(regdata_ilf3_dsp_channel_87));
}

const struct reginfo regdata_ilf3_dsp_channel_88[] = {
	{"ILF3_BS_l_88", 0x01e52328},
	{"ILF3_IPB_n_88", 0x01e5257c},
};
void omap4_regdump_ilf3_dsp_channel_88(void) {
	pr_info("ilf3_dsp_channel_88:\n");
	regdump(regdata_ilf3_dsp_channel_88, ARRAY_SIZE(regdata_ilf3_dsp_channel_88));
}

const struct reginfo regdata_ilf3_dsp_channel_89[] = {
	{"ILF3_BS_l_89", 0x01e5232c},
	{"ILF3_IPB_n_89", 0x01e52580},
};
void omap4_regdump_ilf3_dsp_channel_89(void) {
	pr_info("ilf3_dsp_channel_89:\n");
	regdump(regdata_ilf3_dsp_channel_89, ARRAY_SIZE(regdata_ilf3_dsp_channel_89));
}

const struct reginfo regdata_ilf3_dsp_channel_90[] = {
	{"ILF3_BS_l_90", 0x01e52330},
	{"ILF3_IPB_n_90", 0x01e52584},
};
void omap4_regdump_ilf3_dsp_channel_90(void) {
	pr_info("ilf3_dsp_channel_90:\n");
	regdump(regdata_ilf3_dsp_channel_90, ARRAY_SIZE(regdata_ilf3_dsp_channel_90));
}

const struct reginfo regdata_ilf3_dsp_channel_91[] = {
	{"ILF3_BS_l_91", 0x01e52334},
	{"ILF3_IPB_n_91", 0x01e52588},
};
void omap4_regdump_ilf3_dsp_channel_91(void) {
	pr_info("ilf3_dsp_channel_91:\n");
	regdump(regdata_ilf3_dsp_channel_91, ARRAY_SIZE(regdata_ilf3_dsp_channel_91));
}

const struct reginfo regdata_ilf3_dsp_channel_92[] = {
	{"ILF3_BS_l_92", 0x01e52338},
	{"ILF3_IPB_n_92", 0x01e5258c},
};
void omap4_regdump_ilf3_dsp_channel_92(void) {
	pr_info("ilf3_dsp_channel_92:\n");
	regdump(regdata_ilf3_dsp_channel_92, ARRAY_SIZE(regdata_ilf3_dsp_channel_92));
}

const struct reginfo regdata_ilf3_dsp_channel_93[] = {
	{"ILF3_BS_l_93", 0x01e5233c},
	{"ILF3_IPB_n_93", 0x01e52590},
};
void omap4_regdump_ilf3_dsp_channel_93(void) {
	pr_info("ilf3_dsp_channel_93:\n");
	regdump(regdata_ilf3_dsp_channel_93, ARRAY_SIZE(regdata_ilf3_dsp_channel_93));
}

const struct reginfo regdata_ilf3_dsp_channel_94[] = {
	{"ILF3_BS_l_94", 0x01e52340},
	{"ILF3_IPB_n_94", 0x01e52594},
};
void omap4_regdump_ilf3_dsp_channel_94(void) {
	pr_info("ilf3_dsp_channel_94:\n");
	regdump(regdata_ilf3_dsp_channel_94, ARRAY_SIZE(regdata_ilf3_dsp_channel_94));
}

const struct reginfo regdata_ilf3_dsp_channel_95[] = {
	{"ILF3_BS_l_95", 0x01e52344},
	{"ILF3_IPB_n_95", 0x01e52598},
};
void omap4_regdump_ilf3_dsp_channel_95(void) {
	pr_info("ilf3_dsp_channel_95:\n");
	regdump(regdata_ilf3_dsp_channel_95, ARRAY_SIZE(regdata_ilf3_dsp_channel_95));
}

const struct reginfo regdata_ilf3_dsp_channel_96[] = {
	{"ILF3_BS_l_96", 0x01e52348},
	{"ILF3_IPB_n_96", 0x01e5259c},
};
void omap4_regdump_ilf3_dsp_channel_96(void) {
	pr_info("ilf3_dsp_channel_96:\n");
	regdump(regdata_ilf3_dsp_channel_96, ARRAY_SIZE(regdata_ilf3_dsp_channel_96));
}

const struct reginfo regdata_ilf3_dsp_channel_97[] = {
	{"ILF3_BS_l_97", 0x01e5234c},
	{"ILF3_IPB_n_97", 0x01e525a0},
};
void omap4_regdump_ilf3_dsp_channel_97(void) {
	pr_info("ilf3_dsp_channel_97:\n");
	regdump(regdata_ilf3_dsp_channel_97, ARRAY_SIZE(regdata_ilf3_dsp_channel_97));
}

const struct reginfo regdata_ilf3_dsp_channel_98[] = {
	{"ILF3_BS_l_98", 0x01e52350},
	{"ILF3_IPB_n_98", 0x01e525a4},
};
void omap4_regdump_ilf3_dsp_channel_98(void) {
	pr_info("ilf3_dsp_channel_98:\n");
	regdump(regdata_ilf3_dsp_channel_98, ARRAY_SIZE(regdata_ilf3_dsp_channel_98));
}

const struct reginfo regdata_ilf3_dsp_channel_99[] = {
	{"ILF3_BS_l_99", 0x01e52354},
	{"ILF3_IPB_n_99", 0x01e525a8},
};
void omap4_regdump_ilf3_dsp_channel_99(void) {
	pr_info("ilf3_dsp_channel_99:\n");
	regdump(regdata_ilf3_dsp_channel_99, ARRAY_SIZE(regdata_ilf3_dsp_channel_99));
}

const struct reginfo regdata_ilf3_dsp_channel_100[] = {
	{"ILF3_BS_l_100", 0x01e52358},
	{"ILF3_IPB_n_100", 0x01e525ac},
};
void omap4_regdump_ilf3_dsp_channel_100(void) {
	pr_info("ilf3_dsp_channel_100:\n");
	regdump(regdata_ilf3_dsp_channel_100, ARRAY_SIZE(regdata_ilf3_dsp_channel_100));
}

const struct reginfo regdata_ilf3_dsp_channel_101[] = {
	{"ILF3_BS_l_101", 0x01e5235c},
	{"ILF3_IPB_n_101", 0x01e525b0},
};
void omap4_regdump_ilf3_dsp_channel_101(void) {
	pr_info("ilf3_dsp_channel_101:\n");
	regdump(regdata_ilf3_dsp_channel_101, ARRAY_SIZE(regdata_ilf3_dsp_channel_101));
}

const struct reginfo regdata_ilf3_dsp_channel_102[] = {
	{"ILF3_BS_l_102", 0x01e52360},
	{"ILF3_IPB_n_102", 0x01e525b4},
};
void omap4_regdump_ilf3_dsp_channel_102(void) {
	pr_info("ilf3_dsp_channel_102:\n");
	regdump(regdata_ilf3_dsp_channel_102, ARRAY_SIZE(regdata_ilf3_dsp_channel_102));
}

const struct reginfo regdata_ilf3_dsp_channel_103[] = {
	{"ILF3_BS_l_103", 0x01e52364},
	{"ILF3_IPB_n_103", 0x01e525b8},
};
void omap4_regdump_ilf3_dsp_channel_103(void) {
	pr_info("ilf3_dsp_channel_103:\n");
	regdump(regdata_ilf3_dsp_channel_103, ARRAY_SIZE(regdata_ilf3_dsp_channel_103));
}

const struct reginfo regdata_ilf3_dsp_channel_104[] = {
	{"ILF3_BS_l_104", 0x01e52368},
	{"ILF3_IPB_n_104", 0x01e525bc},
};
void omap4_regdump_ilf3_dsp_channel_104(void) {
	pr_info("ilf3_dsp_channel_104:\n");
	regdump(regdata_ilf3_dsp_channel_104, ARRAY_SIZE(regdata_ilf3_dsp_channel_104));
}

const struct reginfo regdata_ilf3_dsp_channel_105[] = {
	{"ILF3_BS_l_105", 0x01e5236c},
	{"ILF3_IPB_n_105", 0x01e525c0},
};
void omap4_regdump_ilf3_dsp_channel_105(void) {
	pr_info("ilf3_dsp_channel_105:\n");
	regdump(regdata_ilf3_dsp_channel_105, ARRAY_SIZE(regdata_ilf3_dsp_channel_105));
}

const struct reginfo regdata_ilf3_dsp_channel_106[] = {
	{"ILF3_BS_l_106", 0x01e52370},
	{"ILF3_IPB_n_106", 0x01e525c4},
};
void omap4_regdump_ilf3_dsp_channel_106(void) {
	pr_info("ilf3_dsp_channel_106:\n");
	regdump(regdata_ilf3_dsp_channel_106, ARRAY_SIZE(regdata_ilf3_dsp_channel_106));
}

const struct reginfo regdata_ilf3_dsp_channel_107[] = {
	{"ILF3_BS_l_107", 0x01e52374},
	{"ILF3_IPB_n_107", 0x01e525c8},
};
void omap4_regdump_ilf3_dsp_channel_107(void) {
	pr_info("ilf3_dsp_channel_107:\n");
	regdump(regdata_ilf3_dsp_channel_107, ARRAY_SIZE(regdata_ilf3_dsp_channel_107));
}

const struct reginfo regdata_ilf3_dsp_channel_108[] = {
	{"ILF3_BS_l_108", 0x01e52378},
	{"ILF3_IPB_n_108", 0x01e525cc},
};
void omap4_regdump_ilf3_dsp_channel_108(void) {
	pr_info("ilf3_dsp_channel_108:\n");
	regdump(regdata_ilf3_dsp_channel_108, ARRAY_SIZE(regdata_ilf3_dsp_channel_108));
}

const struct reginfo regdata_ilf3_dsp_channel_109[] = {
	{"ILF3_BS_l_109", 0x01e5237c},
	{"ILF3_IPB_n_109", 0x01e525d0},
};
void omap4_regdump_ilf3_dsp_channel_109(void) {
	pr_info("ilf3_dsp_channel_109:\n");
	regdump(regdata_ilf3_dsp_channel_109, ARRAY_SIZE(regdata_ilf3_dsp_channel_109));
}

const struct reginfo regdata_ilf3_dsp_channel_110[] = {
	{"ILF3_BS_l_110", 0x01e52380},
	{"ILF3_IPB_n_110", 0x01e525d4},
};
void omap4_regdump_ilf3_dsp_channel_110(void) {
	pr_info("ilf3_dsp_channel_110:\n");
	regdump(regdata_ilf3_dsp_channel_110, ARRAY_SIZE(regdata_ilf3_dsp_channel_110));
}

const struct reginfo regdata_ilf3_dsp_channel_111[] = {
	{"ILF3_BS_l_111", 0x01e52384},
	{"ILF3_IPB_n_111", 0x01e525d8},
};
void omap4_regdump_ilf3_dsp_channel_111(void) {
	pr_info("ilf3_dsp_channel_111:\n");
	regdump(regdata_ilf3_dsp_channel_111, ARRAY_SIZE(regdata_ilf3_dsp_channel_111));
}

const struct reginfo regdata_ilf3_dsp_channel_112[] = {
	{"ILF3_BS_l_112", 0x01e52388},
	{"ILF3_IPB_n_112", 0x01e525dc},
};
void omap4_regdump_ilf3_dsp_channel_112(void) {
	pr_info("ilf3_dsp_channel_112:\n");
	regdump(regdata_ilf3_dsp_channel_112, ARRAY_SIZE(regdata_ilf3_dsp_channel_112));
}

const struct reginfo regdata_ilf3_dsp_channel_113[] = {
	{"ILF3_BS_l_113", 0x01e5238c},
	{"ILF3_IPB_n_113", 0x01e525e0},
};
void omap4_regdump_ilf3_dsp_channel_113(void) {
	pr_info("ilf3_dsp_channel_113:\n");
	regdump(regdata_ilf3_dsp_channel_113, ARRAY_SIZE(regdata_ilf3_dsp_channel_113));
}

const struct reginfo regdata_ilf3_dsp_channel_114[] = {
	{"ILF3_BS_l_114", 0x01e52390},
	{"ILF3_IPB_n_114", 0x01e525e4},
};
void omap4_regdump_ilf3_dsp_channel_114(void) {
	pr_info("ilf3_dsp_channel_114:\n");
	regdump(regdata_ilf3_dsp_channel_114, ARRAY_SIZE(regdata_ilf3_dsp_channel_114));
}

const struct reginfo regdata_ilf3_dsp_channel_115[] = {
	{"ILF3_BS_l_115", 0x01e52394},
	{"ILF3_IPB_n_115", 0x01e525e8},
};
void omap4_regdump_ilf3_dsp_channel_115(void) {
	pr_info("ilf3_dsp_channel_115:\n");
	regdump(regdata_ilf3_dsp_channel_115, ARRAY_SIZE(regdata_ilf3_dsp_channel_115));
}

const struct reginfo regdata_ilf3_dsp_channel_116[] = {
	{"ILF3_BS_l_116", 0x01e52398},
	{"ILF3_IPB_n_116", 0x01e525ec},
};
void omap4_regdump_ilf3_dsp_channel_116(void) {
	pr_info("ilf3_dsp_channel_116:\n");
	regdump(regdata_ilf3_dsp_channel_116, ARRAY_SIZE(regdata_ilf3_dsp_channel_116));
}

const struct reginfo regdata_ilf3_dsp_channel_117[] = {
	{"ILF3_BS_l_117", 0x01e5239c},
	{"ILF3_IPB_n_117", 0x01e525f0},
};
void omap4_regdump_ilf3_dsp_channel_117(void) {
	pr_info("ilf3_dsp_channel_117:\n");
	regdump(regdata_ilf3_dsp_channel_117, ARRAY_SIZE(regdata_ilf3_dsp_channel_117));
}

const struct reginfo regdata_ilf3_dsp_channel_118[] = {
	{"ILF3_BS_l_118", 0x01e523a0},
	{"ILF3_IPB_n_118", 0x01e525f4},
};
void omap4_regdump_ilf3_dsp_channel_118(void) {
	pr_info("ilf3_dsp_channel_118:\n");
	regdump(regdata_ilf3_dsp_channel_118, ARRAY_SIZE(regdata_ilf3_dsp_channel_118));
}

const struct reginfo regdata_ilf3_dsp_channel_119[] = {
	{"ILF3_BS_l_119", 0x01e523a4},
	{"ILF3_IPB_n_119", 0x01e525f8},
};
void omap4_regdump_ilf3_dsp_channel_119(void) {
	pr_info("ilf3_dsp_channel_119:\n");
	regdump(regdata_ilf3_dsp_channel_119, ARRAY_SIZE(regdata_ilf3_dsp_channel_119));
}

const struct reginfo regdata_ilf3_dsp_channel_120[] = {
	{"ILF3_BS_l_120", 0x01e523a8},
	{"ILF3_IPB_n_120", 0x01e525fc},
};
void omap4_regdump_ilf3_dsp_channel_120(void) {
	pr_info("ilf3_dsp_channel_120:\n");
	regdump(regdata_ilf3_dsp_channel_120, ARRAY_SIZE(regdata_ilf3_dsp_channel_120));
}

const struct reginfo regdata_ilf3_dsp_channel_121[] = {
	{"ILF3_BS_l_121", 0x01e523ac},
	{"ILF3_IPB_n_121", 0x01e52600},
};
void omap4_regdump_ilf3_dsp_channel_121(void) {
	pr_info("ilf3_dsp_channel_121:\n");
	regdump(regdata_ilf3_dsp_channel_121, ARRAY_SIZE(regdata_ilf3_dsp_channel_121));
}

const struct reginfo regdata_ilf3_dsp_channel_122[] = {
	{"ILF3_BS_l_122", 0x01e523b0},
	{"ILF3_IPB_n_122", 0x01e52604},
};
void omap4_regdump_ilf3_dsp_channel_122(void) {
	pr_info("ilf3_dsp_channel_122:\n");
	regdump(regdata_ilf3_dsp_channel_122, ARRAY_SIZE(regdata_ilf3_dsp_channel_122));
}

const struct reginfo regdata_ilf3_dsp_channel_123[] = {
	{"ILF3_BS_l_123", 0x01e523b4},
	{"ILF3_IPB_n_123", 0x01e52608},
};
void omap4_regdump_ilf3_dsp_channel_123(void) {
	pr_info("ilf3_dsp_channel_123:\n");
	regdump(regdata_ilf3_dsp_channel_123, ARRAY_SIZE(regdata_ilf3_dsp_channel_123));
}

const struct reginfo regdata_ilf3_dsp_channel_124[] = {
	{"ILF3_BS_l_124", 0x01e523b8},
	{"ILF3_IPB_n_124", 0x01e5260c},
};
void omap4_regdump_ilf3_dsp_channel_124(void) {
	pr_info("ilf3_dsp_channel_124:\n");
	regdump(regdata_ilf3_dsp_channel_124, ARRAY_SIZE(regdata_ilf3_dsp_channel_124));
}

const struct reginfo regdata_ilf3_dsp_channel_125[] = {
	{"ILF3_BS_l_125", 0x01e523bc},
	{"ILF3_IPB_n_125", 0x01e52610},
};
void omap4_regdump_ilf3_dsp_channel_125(void) {
	pr_info("ilf3_dsp_channel_125:\n");
	regdump(regdata_ilf3_dsp_channel_125, ARRAY_SIZE(regdata_ilf3_dsp_channel_125));
}

const struct reginfo regdata_ilf3_dsp_channel_126[] = {
	{"ILF3_BS_l_126", 0x01e523c0},
	{"ILF3_IPB_n_126", 0x01e52614},
};
void omap4_regdump_ilf3_dsp_channel_126(void) {
	pr_info("ilf3_dsp_channel_126:\n");
	regdump(regdata_ilf3_dsp_channel_126, ARRAY_SIZE(regdata_ilf3_dsp_channel_126));
}

const struct reginfo regdata_ilf3_dsp_channel_127[] = {
	{"ILF3_BS_l_127", 0x01e523c4},
	{"ILF3_IPB_n_127", 0x01e52618},
};
void omap4_regdump_ilf3_dsp_channel_127(void) {
	pr_info("ilf3_dsp_channel_127:\n");
	regdump(regdata_ilf3_dsp_channel_127, ARRAY_SIZE(regdata_ilf3_dsp_channel_127));
}

const struct reginfo regdata_ilf3_dsp_channel_128[] = {
	{"ILF3_BS_l_128", 0x01e523c8},
	{"ILF3_IPB_n_128", 0x01e5261c},
};
void omap4_regdump_ilf3_dsp_channel_128(void) {
	pr_info("ilf3_dsp_channel_128:\n");
	regdump(regdata_ilf3_dsp_channel_128, ARRAY_SIZE(regdata_ilf3_dsp_channel_128));
}

const struct reginfo regdata_ilf3_dsp_channel_129[] = {
	{"ILF3_BS_l_129", 0x01e523cc},
	{"ILF3_IPB_n_129", 0x01e52620},
};
void omap4_regdump_ilf3_dsp_channel_129(void) {
	pr_info("ilf3_dsp_channel_129:\n");
	regdump(regdata_ilf3_dsp_channel_129, ARRAY_SIZE(regdata_ilf3_dsp_channel_129));
}

const struct reginfo regdata_ilf3_dsp_channel_130[] = {
	{"ILF3_BS_l_130", 0x01e523d0},
	{"ILF3_IPB_n_130", 0x01e52624},
};
void omap4_regdump_ilf3_dsp_channel_130(void) {
	pr_info("ilf3_dsp_channel_130:\n");
	regdump(regdata_ilf3_dsp_channel_130, ARRAY_SIZE(regdata_ilf3_dsp_channel_130));
}

const struct reginfo regdata_ilf3_dsp_channel_131[] = {
	{"ILF3_BS_l_131", 0x01e523d4},
	{"ILF3_IPB_n_131", 0x01e52628},
};
void omap4_regdump_ilf3_dsp_channel_131(void) {
	pr_info("ilf3_dsp_channel_131:\n");
	regdump(regdata_ilf3_dsp_channel_131, ARRAY_SIZE(regdata_ilf3_dsp_channel_131));
}

const struct reginfo regdata_ilf3_dsp_channel_132[] = {
	{"ILF3_BS_l_132", 0x01e523d8},
	{"ILF3_IPB_n_132", 0x01e5262c},
};
void omap4_regdump_ilf3_dsp_channel_132(void) {
	pr_info("ilf3_dsp_channel_132:\n");
	regdump(regdata_ilf3_dsp_channel_132, ARRAY_SIZE(regdata_ilf3_dsp_channel_132));
}

const struct reginfo regdata_ilf3_dsp_channel_133[] = {
	{"ILF3_BS_l_133", 0x01e523dc},
	{"ILF3_IPB_n_133", 0x01e52630},
};
void omap4_regdump_ilf3_dsp_channel_133(void) {
	pr_info("ilf3_dsp_channel_133:\n");
	regdump(regdata_ilf3_dsp_channel_133, ARRAY_SIZE(regdata_ilf3_dsp_channel_133));
}

const struct reginfo regdata_ilf3_dsp_channel_134[] = {
	{"ILF3_BS_l_134", 0x01e523e0},
	{"ILF3_IPB_n_134", 0x01e52634},
};
void omap4_regdump_ilf3_dsp_channel_134(void) {
	pr_info("ilf3_dsp_channel_134:\n");
	regdump(regdata_ilf3_dsp_channel_134, ARRAY_SIZE(regdata_ilf3_dsp_channel_134));
}

const struct reginfo regdata_ilf3_dsp_channel_135[] = {
	{"ILF3_BS_l_135", 0x01e523e4},
	{"ILF3_IPB_n_135", 0x01e52638},
};
void omap4_regdump_ilf3_dsp_channel_135(void) {
	pr_info("ilf3_dsp_channel_135:\n");
	regdump(regdata_ilf3_dsp_channel_135, ARRAY_SIZE(regdata_ilf3_dsp_channel_135));
}

const struct reginfo regdata_ilf3_dsp_channel_136[] = {
	{"ILF3_BS_l_136", 0x01e523e8},
	{"ILF3_IPB_n_136", 0x01e5263c},
};
void omap4_regdump_ilf3_dsp_channel_136(void) {
	pr_info("ilf3_dsp_channel_136:\n");
	regdump(regdata_ilf3_dsp_channel_136, ARRAY_SIZE(regdata_ilf3_dsp_channel_136));
}

const struct reginfo regdata_ilf3_dsp_channel_137[] = {
	{"ILF3_BS_l_137", 0x01e523ec},
	{"ILF3_IPB_n_137", 0x01e52640},
};
void omap4_regdump_ilf3_dsp_channel_137(void) {
	pr_info("ilf3_dsp_channel_137:\n");
	regdump(regdata_ilf3_dsp_channel_137, ARRAY_SIZE(regdata_ilf3_dsp_channel_137));
}

const struct reginfo regdata_ilf3_dsp_channel_138[] = {
	{"ILF3_BS_l_138", 0x01e523f0},
	{"ILF3_IPB_n_138", 0x01e52644},
};
void omap4_regdump_ilf3_dsp_channel_138(void) {
	pr_info("ilf3_dsp_channel_138:\n");
	regdump(regdata_ilf3_dsp_channel_138, ARRAY_SIZE(regdata_ilf3_dsp_channel_138));
}

const struct reginfo regdata_ilf3_dsp_channel_139[] = {
	{"ILF3_BS_l_139", 0x01e523f4},
	{"ILF3_IPB_n_139", 0x01e52648},
};
void omap4_regdump_ilf3_dsp_channel_139(void) {
	pr_info("ilf3_dsp_channel_139:\n");
	regdump(regdata_ilf3_dsp_channel_139, ARRAY_SIZE(regdata_ilf3_dsp_channel_139));
}

const struct reginfo regdata_ilf3_dsp_channel_140[] = {
	{"ILF3_BS_l_140", 0x01e523f8},
	{"ILF3_IPB_n_140", 0x01e5264c},
};
void omap4_regdump_ilf3_dsp_channel_140(void) {
	pr_info("ilf3_dsp_channel_140:\n");
	regdump(regdata_ilf3_dsp_channel_140, ARRAY_SIZE(regdata_ilf3_dsp_channel_140));
}

const struct reginfo regdata_ilf3_dsp_channel_141[] = {
	{"ILF3_BS_l_141", 0x01e523fc},
	{"ILF3_IPB_n_141", 0x01e52650},
};
void omap4_regdump_ilf3_dsp_channel_141(void) {
	pr_info("ilf3_dsp_channel_141:\n");
	regdump(regdata_ilf3_dsp_channel_141, ARRAY_SIZE(regdata_ilf3_dsp_channel_141));
}

const struct reginfo regdata_ilf3_dsp_channel_142[] = {
	{"ILF3_BS_l_142", 0x01e52400},
	{"ILF3_IPB_n_142", 0x01e52654},
};
void omap4_regdump_ilf3_dsp_channel_142(void) {
	pr_info("ilf3_dsp_channel_142:\n");
	regdump(regdata_ilf3_dsp_channel_142, ARRAY_SIZE(regdata_ilf3_dsp_channel_142));
}

const struct reginfo regdata_ilf3_dsp_channel_143[] = {
	{"ILF3_BS_l_143", 0x01e52404},
	{"ILF3_IPB_n_143", 0x01e52658},
};
void omap4_regdump_ilf3_dsp_channel_143(void) {
	pr_info("ilf3_dsp_channel_143:\n");
	regdump(regdata_ilf3_dsp_channel_143, ARRAY_SIZE(regdata_ilf3_dsp_channel_143));
}

const struct reginfo regdata_ilf3_dsp_channel_144[] = {
	{"ILF3_BS_l_144", 0x01e52408},
	{"ILF3_IPB_n_144", 0x01e5265c},
};
void omap4_regdump_ilf3_dsp_channel_144(void) {
	pr_info("ilf3_dsp_channel_144:\n");
	regdump(regdata_ilf3_dsp_channel_144, ARRAY_SIZE(regdata_ilf3_dsp_channel_144));
}

const struct reginfo regdata_ilf3_dsp_channel_145[] = {
	{"ILF3_BS_l_145", 0x01e5240c},
	{"ILF3_IPB_n_145", 0x01e52660},
};
void omap4_regdump_ilf3_dsp_channel_145(void) {
	pr_info("ilf3_dsp_channel_145:\n");
	regdump(regdata_ilf3_dsp_channel_145, ARRAY_SIZE(regdata_ilf3_dsp_channel_145));
}

const struct reginfo regdata_ilf3_dsp_channel_146[] = {
	{"ILF3_BS_l_146", 0x01e52410},
	{"ILF3_IPB_n_146", 0x01e52664},
};
void omap4_regdump_ilf3_dsp_channel_146(void) {
	pr_info("ilf3_dsp_channel_146:\n");
	regdump(regdata_ilf3_dsp_channel_146, ARRAY_SIZE(regdata_ilf3_dsp_channel_146));
}

const struct reginfo regdata_ilf3_dsp_channel_147[] = {
	{"ILF3_BS_l_147", 0x01e52414},
	{"ILF3_IPB_n_147", 0x01e52668},
};
void omap4_regdump_ilf3_dsp_channel_147(void) {
	pr_info("ilf3_dsp_channel_147:\n");
	regdump(regdata_ilf3_dsp_channel_147, ARRAY_SIZE(regdata_ilf3_dsp_channel_147));
}

const struct reginfo regdata_ilf3_dsp_channel_148[] = {
	{"ILF3_BS_l_148", 0x01e52418},
	{"ILF3_IPB_n_148", 0x01e5266c},
	{"ILF3_IPB_n_149", 0x01e52670},
	{"ILF3_IPB_n_150", 0x01e52674},
	{"ILF3_IPB_n_151", 0x01e52678},
	{"ILF3_IPB_n_152", 0x01e5267c},
	{"ILF3_IPB_n_153", 0x01e52680},
	{"ILF3_IPB_n_154", 0x01e52684},
	{"ILF3_IPB_n_155", 0x01e52688},
	{"ILF3_IPB_n_156", 0x01e5268c},
	{"ILF3_IPB_n_157", 0x01e52690},
	{"ILF3_IPB_n_158", 0x01e52694},
	{"ILF3_IPB_n_159", 0x01e52698},
	{"ILF3_IPB_n_160", 0x01e5269c},
	{"ILF3_IPB_n_161", 0x01e526a0},
	{"ILF3_IPB_n_162", 0x01e526a4},
	{"ILF3_IPB_n_163", 0x01e526a8},
	{"ILF3_IPB_n_164", 0x01e526ac},
	{"ILF3_IPB_n_165", 0x01e526b0},
	{"ILF3_IPB_n_166", 0x01e526b4},
	{"ILF3_IPB_n_167", 0x01e526b8},
	{"ILF3_IPB_n_168", 0x01e526bc},
	{"ILF3_IPB_n_169", 0x01e526c0},
	{"ILF3_IPB_n_170", 0x01e526c4},
	{"ILF3_IPB_n_171", 0x01e526c8},
	{"ILF3_IPB_n_172", 0x01e526cc},
	{"ILF3_IPB_n_173", 0x01e526d0},
	{"ILF3_IPB_n_174", 0x01e526d4},
	{"ILF3_IPB_n_175", 0x01e526d8},
	{"ILF3_IPB_n_176", 0x01e526dc},
	{"ILF3_IPB_n_177", 0x01e526e0},
	{"ILF3_IPB_n_178", 0x01e526e4},
	{"ILF3_IPB_n_179", 0x01e526e8},
	{"ILF3_IPB_n_180", 0x01e526ec},
	{"ILF3_IPB_n_181", 0x01e526f0},
	{"ILF3_IPB_n_182", 0x01e526f4},
	{"ILF3_IPB_n_183", 0x01e526f8},
	{"ILF3_IPB_n_184", 0x01e526fc},
	{"ILF3_IPB_n_185", 0x01e52700},
	{"ILF3_IPB_n_186", 0x01e52704},
	{"ILF3_IPB_n_187", 0x01e52708},
	{"ILF3_IPB_n_188", 0x01e5270c},
	{"ILF3_IPB_n_189", 0x01e52710},
	{"ILF3_IPB_n_190", 0x01e52714},
	{"ILF3_IPB_n_191", 0x01e52718},
	{"ILF3_IPB_n_192", 0x01e5271c},
	{"ILF3_IPB_n_193", 0x01e52720},
	{"ILF3_IPB_n_194", 0x01e52724},
	{"ILF3_IPB_n_195", 0x01e52728},
	{"ILF3_IPB_n_196", 0x01e5272c},
	{"ILF3_IPB_n_197", 0x01e52730},
	{"ILF3_IPB_n_198", 0x01e52734},
	{"ILF3_IPB_n_199", 0x01e52738},
	{"ILF3_IPB_n_200", 0x01e5273c},
	{"ILF3_IPB_n_201", 0x01e52740},
	{"ILF3_IPB_n_202", 0x01e52744},
	{"ILF3_IPB_n_203", 0x01e52748},
	{"ILF3_IPB_n_204", 0x01e5274c},
	{"ILF3_IPB_n_205", 0x01e52750},
	{"ILF3_IPB_n_206", 0x01e52754},
	{"ILF3_IPB_n_207", 0x01e52758},
	{"ILF3_IPB_n_208", 0x01e5275c},
	{"ILF3_IPB_n_209", 0x01e52760},
	{"ILF3_IPB_n_210", 0x01e52764},
	{"ILF3_IPB_n_211", 0x01e52768},
	{"ILF3_IPB_n_212", 0x01e5276c},
	{"ILF3_IPB_n_213", 0x01e52770},
	{"ILF3_IPB_n_214", 0x01e52774},
	{"ILF3_IPB_n_215", 0x01e52778},
	{"ILF3_IPB_n_216", 0x01e5277c},
	{"ILF3_IPB_n_217", 0x01e52780},
	{"ILF3_IPB_n_218", 0x01e52784},
	{"ILF3_IPB_n_219", 0x01e52788},
	{"ILF3_IPB_n_220", 0x01e5278c},
	{"ILF3_IPB_n_221", 0x01e52790},
	{"ILF3_IPB_n_222", 0x01e52794},
	{"ILF3_IPB_n_223", 0x01e52798},
	{"ILF3_IPB_n_224", 0x01e5279c},
	{"ILF3_IPB_n_225", 0x01e527a0},
	{"ILF3_IPB_n_226", 0x01e527a4},
	{"ILF3_IPB_n_227", 0x01e527a8},
	{"ILF3_IPB_n_228", 0x01e527ac},
	{"ILF3_IPB_n_229", 0x01e527b0},
	{"ILF3_IPB_n_230", 0x01e527b4},
	{"ILF3_IPB_n_231", 0x01e527b8},
	{"ILF3_IPB_n_232", 0x01e527bc},
	{"ILF3_IPB_n_233", 0x01e527c0},
	{"ILF3_IPB_n_234", 0x01e527c4},
	{"ILF3_IPB_n_235", 0x01e527c8},
	{"ILF3_IPB_n_236", 0x01e527cc},
	{"ILF3_IPB_n_237", 0x01e527d0},
	{"ILF3_IPB_n_238", 0x01e527d4},
	{"ILF3_IPB_n_239", 0x01e527d8},
	{"ILF3_IPB_n_240", 0x01e527dc},
	{"ILF3_IPB_n_241", 0x01e527e0},
	{"ILF3_IPB_n_242", 0x01e527e4},
	{"ILF3_IPB_n_243", 0x01e527e8},
	{"ILF3_IPB_n_244", 0x01e527ec},
	{"ILF3_IPB_n_245", 0x01e527f0},
	{"ILF3_IPB_n_246", 0x01e527f4},
	{"ILF3_IPB_n_247", 0x01e527f8},
	{"ILF3_IPB_n_248", 0x01e527fc},
	{"ILF3_IPB_n_249", 0x01e52800},
	{"ILF3_IPB_n_250", 0x01e52804},
	{"ILF3_IPB_n_251", 0x01e52808},
	{"ILF3_IPB_n_252", 0x01e5280c},
	{"ILF3_IPB_n_253", 0x01e52810},
	{"ILF3_IPB_n_254", 0x01e52814},
	{"ILF3_IPB_n_255", 0x01e52818},
	{"ILF3_IPB_n_256", 0x01e5281c},
	{"ILF3_IPB_n_257", 0x01e52820},
	{"ILF3_IPB_n_258", 0x01e52824},
	{"ILF3_IPB_n_259", 0x01e52828},
	{"ILF3_IPB_n_260", 0x01e5282c},
	{"ILF3_IPB_n_261", 0x01e52830},
	{"ILF3_IPB_n_262", 0x01e52834},
	{"ILF3_IPB_n_263", 0x01e52838},
	{"ILF3_IPB_n_264", 0x01e5283c},
	{"ILF3_IPB_n_265", 0x01e52840},
	{"ILF3_IPB_n_266", 0x01e52844},
	{"ILF3_IPB_n_267", 0x01e52848},
	{"ILF3_IPB_n_268", 0x01e5284c},
	{"ILF3_IPB_n_269", 0x01e52850},
	{"ILF3_IPB_n_270", 0x01e52854},
	{"ILF3_IPB_n_271", 0x01e52858},
	{"ILF3_IPB_n_272", 0x01e5285c},
	{"ILF3_IPB_n_273", 0x01e52860},
	{"ILF3_IPB_n_274", 0x01e52864},
	{"ILF3_IPB_n_275", 0x01e52868},
	{"ILF3_IPB_n_276", 0x01e5286c},
	{"ILF3_IPB_n_277", 0x01e52870},
	{"ILF3_IPB_n_278", 0x01e52874},
	{"ILF3_IPB_n_279", 0x01e52878},
	{"ILF3_IPB_n_280", 0x01e5287c},
	{"ILF3_IPB_n_281", 0x01e52880},
	{"ILF3_IPB_n_282", 0x01e52884},
	{"ILF3_IPB_n_283", 0x01e52888},
	{"ILF3_IPB_n_284", 0x01e5288c},
	{"ILF3_IPB_n_285", 0x01e52890},
	{"ILF3_IPB_n_286", 0x01e52894},
	{"ILF3_IPB_n_287", 0x01e52898},
	{"ILF3_IPB_n_288", 0x01e5289c},
	{"ILF3_IPB_n_289", 0x01e528a0},
	{"ILF3_IPB_n_290", 0x01e528a4},
	{"ILF3_IPB_n_291", 0x01e528a8},
	{"ILF3_IPB_n_292", 0x01e528ac},
	{"ILF3_IPB_n_293", 0x01e528b0},
	{"ILF3_IPB_n_294", 0x01e528b4},
	{"ILF3_IPB_n_295", 0x01e528b8},
	{"ILF3_IPB_n_296", 0x01e528bc},
	{"ILF3_IPB_n_297", 0x01e528c0},
	{"ILF3_IPB_n_298", 0x01e528c4},
	{"ILF3_IPB_n_299", 0x01e528c8},
	{"ILF3_IPB_n_300", 0x01e528cc},
	{"ILF3_IPB_n_301", 0x01e528d0},
	{"ILF3_IPB_n_302", 0x01e528d4},
	{"ILF3_IPB_n_303", 0x01e528d8},
	{"ILF3_IPB_n_304", 0x01e528dc},
	{"ILF3_IPB_n_305", 0x01e528e0},
	{"ILF3_IPB_n_306", 0x01e528e4},
	{"ILF3_IPB_n_307", 0x01e528e8},
	{"ILF3_IPB_n_308", 0x01e528ec},
	{"ILF3_IPB_n_309", 0x01e528f0},
	{"ILF3_IPB_n_310", 0x01e528f4},
	{"ILF3_IPB_n_311", 0x01e528f8},
	{"ILF3_IPB_n_312", 0x01e528fc},
	{"ILF3_IPB_n_313", 0x01e52900},
	{"ILF3_IPB_n_314", 0x01e52904},
	{"ILF3_IPB_n_315", 0x01e52908},
	{"ILF3_IPB_n_316", 0x01e5290c},
	{"ILF3_IPB_n_317", 0x01e52910},
	{"ILF3_IPB_n_318", 0x01e52914},
	{"ILF3_IPB_n_319", 0x01e52918},
	{"ILF3_IPB_n_320", 0x01e5291c},
	{"ILF3_IPB_n_321", 0x01e52920},
	{"ILF3_IPB_n_322", 0x01e52924},
	{"ILF3_IPB_n_323", 0x01e52928},
	{"ILF3_IPB_n_324", 0x01e5292c},
	{"ILF3_IPB_n_325", 0x01e52930},
	{"ILF3_IPB_n_326", 0x01e52934},
	{"ILF3_IPB_n_327", 0x01e52938},
	{"ILF3_IPB_n_328", 0x01e5293c},
	{"ILF3_IPB_n_329", 0x01e52940},
	{"ILF3_IPB_n_330", 0x01e52944},
	{"ILF3_IPB_n_331", 0x01e52948},
	{"ILF3_IPB_n_332", 0x01e5294c},
	{"ILF3_IPB_n_333", 0x01e52950},
	{"ILF3_IPB_n_334", 0x01e52954},
	{"ILF3_IPB_n_335", 0x01e52958},
	{"ILF3_IPB_n_336", 0x01e5295c},
	{"ILF3_IPB_n_337", 0x01e52960},
	{"ILF3_IPB_n_338", 0x01e52964},
	{"ILF3_IPB_n_339", 0x01e52968},
	{"ILF3_IPB_n_340", 0x01e5296c},
	{"ILF3_IPB_n_341", 0x01e52970},
	{"ILF3_IPB_n_342", 0x01e52974},
	{"ILF3_IPB_n_343", 0x01e52978},
	{"ILF3_IPB_n_344", 0x01e5297c},
	{"ILF3_IPB_n_345", 0x01e52980},
	{"ILF3_IPB_n_346", 0x01e52984},
	{"ILF3_IPB_n_347", 0x01e52988},
	{"ILF3_IPB_n_348", 0x01e5298c},
	{"ILF3_IPB_n_349", 0x01e52990},
	{"ILF3_IPB_n_350", 0x01e52994},
	{"ILF3_IPB_n_351", 0x01e52998},
	{"ILF3_IPB_n_352", 0x01e5299c},
	{"ILF3_IPB_n_353", 0x01e529a0},
	{"ILF3_IPB_n_354", 0x01e529a4},
	{"ILF3_IPB_n_355", 0x01e529a8},
	{"ILF3_IPB_n_356", 0x01e529ac},
	{"ILF3_IPB_n_357", 0x01e529b0},
	{"ILF3_IPB_n_358", 0x01e529b4},
	{"ILF3_IPB_n_359", 0x01e529b8},
	{"ILF3_IPB_n_360", 0x01e529bc},
	{"ILF3_IPB_n_361", 0x01e529c0},
	{"ILF3_IPB_n_362", 0x01e529c4},
	{"ILF3_IPB_n_363", 0x01e529c8},
	{"ILF3_IPB_n_364", 0x01e529cc},
	{"ILF3_IPB_n_365", 0x01e529d0},
	{"ILF3_IPB_n_366", 0x01e529d4},
	{"ILF3_IPB_n_367", 0x01e529d8},
	{"ILF3_IPB_n_368", 0x01e529dc},
	{"ILF3_IPB_n_369", 0x01e529e0},
	{"ILF3_IPB_n_370", 0x01e529e4},
	{"ILF3_IPB_n_371", 0x01e529e8},
	{"ILF3_IPB_n_372", 0x01e529ec},
	{"ILF3_IPB_n_373", 0x01e529f0},
	{"ILF3_IPB_n_374", 0x01e529f4},
	{"ILF3_IPB_n_375", 0x01e529f8},
	{"ILF3_IPB_n_376", 0x01e529fc},
	{"ILF3_IPB_n_377", 0x01e52a00},
	{"ILF3_IPB_n_378", 0x01e52a04},
	{"ILF3_IPB_n_379", 0x01e52a08},
	{"ILF3_IPB_n_380", 0x01e52a0c},
	{"ILF3_IPB_n_381", 0x01e52a10},
	{"ILF3_IPB_n_382", 0x01e52a14},
	{"ILF3_IPB_n_383", 0x01e52a18},
	{"ILF3_IPB_n_384", 0x01e52a1c},
	{"ILF3_IPB_n_385", 0x01e52a20},
	{"ILF3_IPB_n_386", 0x01e52a24},
	{"ILF3_IPB_n_387", 0x01e52a28},
	{"ILF3_IPB_n_388", 0x01e52a2c},
	{"ILF3_IPB_n_389", 0x01e52a30},
	{"ILF3_IPB_n_390", 0x01e52a34},
	{"ILF3_IPB_n_391", 0x01e52a38},
	{"ILF3_IPB_n_392", 0x01e52a3c},
	{"ILF3_IPB_n_393", 0x01e52a40},
	{"ILF3_IPB_n_394", 0x01e52a44},
	{"ILF3_IPB_n_395", 0x01e52a48},
	{"ILF3_IPB_n_396", 0x01e52a4c},
	{"ILF3_IPB_n_397", 0x01e52a50},
	{"ILF3_IPB_n_398", 0x01e52a54},
	{"ILF3_IPB_n_399", 0x01e52a58},
	{"ILF3_IPB_n_400", 0x01e52a5c},
	{"ILF3_IPB_n_401", 0x01e52a60},
	{"ILF3_IPB_n_402", 0x01e52a64},
	{"ILF3_IPB_n_403", 0x01e52a68},
	{"ILF3_IPB_n_404", 0x01e52a6c},
	{"ILF3_IPB_n_405", 0x01e52a70},
	{"ILF3_IPB_n_406", 0x01e52a74},
	{"ILF3_IPB_n_407", 0x01e52a78},
	{"ILF3_IPB_n_408", 0x01e52a7c},
	{"ILF3_IPB_n_409", 0x01e52a80},
	{"ILF3_IPB_n_410", 0x01e52a84},
	{"ILF3_IPB_n_411", 0x01e52a88},
	{"ILF3_IPB_n_412", 0x01e52a8c},
	{"ILF3_IPB_n_413", 0x01e52a90},
	{"ILF3_IPB_n_414", 0x01e52a94},
	{"ILF3_IPB_n_415", 0x01e52a98},
	{"ILF3_IPB_n_416", 0x01e52a9c},
	{"ILF3_IPB_n_417", 0x01e52aa0},
	{"ILF3_IPB_n_418", 0x01e52aa4},
	{"ILF3_IPB_n_419", 0x01e52aa8},
	{"ILF3_IPB_n_420", 0x01e52aac},
	{"ILF3_IPB_n_421", 0x01e52ab0},
	{"ILF3_IPB_n_422", 0x01e52ab4},
	{"ILF3_IPB_n_423", 0x01e52ab8},
	{"ILF3_IPB_n_424", 0x01e52abc},
	{"ILF3_IPB_n_425", 0x01e52ac0},
	{"ILF3_IPB_n_426", 0x01e52ac4},
	{"ILF3_IPB_n_427", 0x01e52ac8},
	{"ILF3_IPB_n_428", 0x01e52acc},
	{"ILF3_IPB_n_429", 0x01e52ad0},
	{"ILF3_IPB_n_430", 0x01e52ad4},
	{"ILF3_IPB_n_431", 0x01e52ad8},
	{"ILF3_IPB_n_432", 0x01e52adc},
	{"ILF3_IPB_n_433", 0x01e52ae0},
	{"ILF3_IPB_n_434", 0x01e52ae4},
	{"ILF3_IPB_n_435", 0x01e52ae8},
	{"ILF3_IPB_n_436", 0x01e52aec},
	{"ILF3_IPB_n_437", 0x01e52af0},
	{"ILF3_IPB_n_438", 0x01e52af4},
	{"ILF3_IPB_n_439", 0x01e52af8},
	{"ILF3_IPB_n_440", 0x01e52afc},
	{"ILF3_IPB_n_441", 0x01e52b00},
	{"ILF3_IPB_n_442", 0x01e52b04},
	{"ILF3_IPB_n_443", 0x01e52b08},
	{"ILF3_IPB_n_444", 0x01e52b0c},
	{"ILF3_IPB_n_445", 0x01e52b10},
	{"ILF3_IPB_n_446", 0x01e52b14},
	{"ILF3_IPB_n_447", 0x01e52b18},
	{"ILF3_IPB_n_448", 0x01e52b1c},
	{"ILF3_IPB_n_449", 0x01e52b20},
	{"ILF3_IPB_n_450", 0x01e52b24},
	{"ILF3_IPB_n_451", 0x01e52b28},
	{"ILF3_IPB_n_452", 0x01e52b2c},
	{"ILF3_IPB_n_453", 0x01e52b30},
	{"ILF3_IPB_n_454", 0x01e52b34},
	{"ILF3_IPB_n_455", 0x01e52b38},
	{"ILF3_IPB_n_456", 0x01e52b3c},
	{"ILF3_IPB_n_457", 0x01e52b40},
	{"ILF3_IPB_n_458", 0x01e52b44},
	{"ILF3_IPB_n_459", 0x01e52b48},
	{"ILF3_IPB_n_460", 0x01e52b4c},
	{"ILF3_IPB_n_461", 0x01e52b50},
	{"ILF3_IPB_n_462", 0x01e52b54},
	{"ILF3_IPB_n_463", 0x01e52b58},
	{"ILF3_IPB_n_464", 0x01e52b5c},
	{"ILF3_IPB_n_465", 0x01e52b60},
	{"ILF3_IPB_n_466", 0x01e52b64},
	{"ILF3_IPB_n_467", 0x01e52b68},
	{"ILF3_IPB_n_468", 0x01e52b6c},
	{"ILF3_IPB_n_469", 0x01e52b70},
	{"ILF3_IPB_n_470", 0x01e52b74},
	{"ILF3_IPB_n_471", 0x01e52b78},
	{"ILF3_IPB_n_472", 0x01e52b7c},
	{"ILF3_IPB_n_473", 0x01e52b80},
	{"ILF3_IPB_n_474", 0x01e52b84},
	{"ILF3_IPB_n_475", 0x01e52b88},
	{"ILF3_IPB_n_476", 0x01e52b8c},
	{"ILF3_IPB_n_477", 0x01e52b90},
	{"ILF3_IPB_n_478", 0x01e52b94},
	{"ILF3_IPB_n_479", 0x01e52b98},
	{"ILF3_IPB_n_480", 0x01e52b9c},
	{"ILF3_IPB_n_481", 0x01e52ba0},
	{"ILF3_IPB_n_482", 0x01e52ba4},
	{"ILF3_IPB_n_483", 0x01e52ba8},
	{"ILF3_IPB_n_484", 0x01e52bac},
	{"ILF3_IPB_n_485", 0x01e52bb0},
	{"ILF3_IPB_n_486", 0x01e52bb4},
	{"ILF3_IPB_n_487", 0x01e52bb8},
	{"ILF3_IPB_n_488", 0x01e52bbc},
	{"ILF3_IPB_n_489", 0x01e52bc0},
	{"ILF3_IPB_n_490", 0x01e52bc4},
	{"ILF3_IPB_n_491", 0x01e52bc8},
	{"ILF3_IPB_n_492", 0x01e52bcc},
	{"ILF3_IPB_n_493", 0x01e52bd0},
	{"ILF3_IPB_n_494", 0x01e52bd4},
	{"ILF3_IPB_n_495", 0x01e52bd8},
	{"ILF3_IPB_n_496", 0x01e52bdc},
	{"ILF3_IPB_n_497", 0x01e52be0},
	{"ILF3_IPB_n_498", 0x01e52be4},
	{"ILF3_IPB_n_499", 0x01e52be8},
	{"ILF3_IPB_n_500", 0x01e52bec},
	{"ILF3_IPB_n_501", 0x01e52bf0},
	{"ILF3_IPB_n_502", 0x01e52bf4},
	{"ILF3_IPB_n_503", 0x01e52bf8},
	{"ILF3_IPB_n_504", 0x01e52bfc},
	{"ILF3_IPB_n_505", 0x01e52c00},
	{"ILF3_IPB_n_506", 0x01e52c04},
	{"ILF3_IPB_n_507", 0x01e52c08},
	{"ILF3_IPB_n_508", 0x01e52c0c},
	{"ILF3_IPB_n_509", 0x01e52c10},
	{"ILF3_IPB_n_510", 0x01e52c14},
	{"ILF3_IPB_n_511", 0x01e52c18},
	{"ILF3_IPB_n_512", 0x01e52c1c},
	{"ILF3_IPB_n_513", 0x01e52c20},
	{"ILF3_IPB_n_514", 0x01e52c24},
	{"ILF3_IPB_n_515", 0x01e52c28},
	{"ILF3_IPB_n_516", 0x01e52c2c},
	{"ILF3_IPB_n_517", 0x01e52c30},
	{"ILF3_IPB_n_518", 0x01e52c34},
	{"ILF3_IPB_n_519", 0x01e52c38},
	{"ILF3_IPB_n_520", 0x01e52c3c},
	{"ILF3_IPB_n_521", 0x01e52c40},
	{"ILF3_IPB_n_522", 0x01e52c44},
	{"ILF3_IPB_n_523", 0x01e52c48},
	{"ILF3_IPB_n_524", 0x01e52c4c},
	{"ILF3_IPB_n_525", 0x01e52c50},
	{"ILF3_IPB_n_526", 0x01e52c54},
	{"ILF3_IPB_n_527", 0x01e52c58},
	{"ILF3_IPB_n_528", 0x01e52c5c},
	{"ILF3_IPB_n_529", 0x01e52c60},
	{"ILF3_IPB_n_530", 0x01e52c64},
	{"ILF3_IPB_n_531", 0x01e52c68},
	{"ILF3_IPB_n_532", 0x01e52c6c},
	{"ILF3_IPB_n_533", 0x01e52c70},
	{"ILF3_IPB_n_534", 0x01e52c74},
	{"ILF3_IPB_n_535", 0x01e52c78},
	{"ILF3_IPB_n_536", 0x01e52c7c},
	{"ILF3_IPB_n_537", 0x01e52c80},
	{"ILF3_IPB_n_538", 0x01e52c84},
	{"ILF3_IPB_n_539", 0x01e52c88},
	{"ILF3_IPB_n_540", 0x01e52c8c},
	{"ILF3_IPB_n_541", 0x01e52c90},
	{"ILF3_IPB_n_542", 0x01e52c94},
	{"ILF3_IPB_n_543", 0x01e52c98},
	{"ILF3_IPB_n_544", 0x01e52c9c},
	{"ILF3_IPB_n_545", 0x01e52ca0},
	{"ILF3_IPB_n_546", 0x01e52ca4},
	{"ILF3_IPB_n_547", 0x01e52ca8},
	{"ILF3_IPB_n_548", 0x01e52cac},
	{"ILF3_IPB_n_549", 0x01e52cb0},
	{"ILF3_IPB_n_550", 0x01e52cb4},
	{"ILF3_IPB_n_551", 0x01e52cb8},
	{"ILF3_IPB_n_552", 0x01e52cbc},
	{"ILF3_IPB_n_553", 0x01e52cc0},
	{"ILF3_IPB_n_554", 0x01e52cc4},
	{"ILF3_IPB_n_555", 0x01e52cc8},
	{"ILF3_IPB_n_556", 0x01e52ccc},
	{"ILF3_IPB_n_557", 0x01e52cd0},
	{"ILF3_IPB_n_558", 0x01e52cd4},
	{"ILF3_IPB_n_559", 0x01e52cd8},
	{"ILF3_IPB_n_560", 0x01e52cdc},
	{"ILF3_IPB_n_561", 0x01e52ce0},
	{"ILF3_IPB_n_562", 0x01e52ce4},
	{"ILF3_IPB_n_563", 0x01e52ce8},
	{"ILF3_IPB_n_564", 0x01e52cec},
	{"ILF3_IPB_n_565", 0x01e52cf0},
	{"ILF3_IPB_n_566", 0x01e52cf4},
	{"ILF3_IPB_n_567", 0x01e52cf8},
	{"ILF3_IPB_n_568", 0x01e52cfc},
	{"ILF3_IPB_n_569", 0x01e52d00},
	{"ILF3_IPB_n_570", 0x01e52d04},
	{"ILF3_IPB_n_571", 0x01e52d08},
	{"ILF3_IPB_n_572", 0x01e52d0c},
	{"ILF3_IPB_n_573", 0x01e52d10},
	{"ILF3_IPB_n_574", 0x01e52d14},
	{"ILF3_IPB_n_575", 0x01e52d18},
	{"ILF3_IPB_n_576", 0x01e52d1c},
	{"ILF3_IPB_n_577", 0x01e52d20},
	{"ILF3_IPB_n_578", 0x01e52d24},
	{"ILF3_IPB_n_579", 0x01e52d28},
	{"ILF3_IPB_n_580", 0x01e52d2c},
	{"ILF3_IPB_n_581", 0x01e52d30},
	{"ILF3_IPB_n_582", 0x01e52d34},
	{"ILF3_IPB_n_583", 0x01e52d38},
	{"ILF3_IPB_n_584", 0x01e52d3c},
	{"ILF3_IPB_n_585", 0x01e52d40},
	{"ILF3_IPB_n_586", 0x01e52d44},
	{"ILF3_IPB_n_587", 0x01e52d48},
	{"ILF3_IPB_n_588", 0x01e52d4c},
	{"ILF3_IPB_n_589", 0x01e52d50},
	{"ILF3_IPB_n_590", 0x01e52d54},
	{"ILF3_IPB_n_591", 0x01e52d58},
	{"ILF3_IPB_n_592", 0x01e52d5c},
	{"ILF3_IPB_n_593", 0x01e52d60},
	{"ILF3_IPB_n_594", 0x01e52d64},
	{"ILF3_IPB_n_595", 0x01e52d68},
	{"ILF3_IPB_n_596", 0x01e52d6c},
	{"ILF3_IPB_n_597", 0x01e52d70},
	{"ILF3_IPB_n_598", 0x01e52d74},
	{"ILF3_IPB_n_599", 0x01e52d78},
	{"ILF3_IPB_n_600", 0x01e52d7c},
	{"ILF3_IPB_n_601", 0x01e52d80},
	{"ILF3_IPB_n_602", 0x01e52d84},
	{"ILF3_IPB_n_603", 0x01e52d88},
	{"ILF3_IPB_n_604", 0x01e52d8c},
	{"ILF3_IPB_n_605", 0x01e52d90},
	{"ILF3_IPB_n_606", 0x01e52d94},
	{"ILF3_IPB_n_607", 0x01e52d98},
	{"ILF3_IPB_n_608", 0x01e52d9c},
	{"ILF3_IPB_n_609", 0x01e52da0},
	{"ILF3_IPB_n_610", 0x01e52da4},
	{"ILF3_IPB_n_611", 0x01e52da8},
	{"ILF3_IPB_n_612", 0x01e52dac},
	{"ILF3_IPB_n_613", 0x01e52db0},
	{"ILF3_IPB_n_614", 0x01e52db4},
	{"ILF3_IPB_n_615", 0x01e52db8},
	{"ILF3_IPB_n_616", 0x01e52dbc},
	{"ILF3_IPB_n_617", 0x01e52dc0},
	{"ILF3_IPB_n_618", 0x01e52dc4},
	{"ILF3_IPB_n_619", 0x01e52dc8},
	{"ILF3_IPB_n_620", 0x01e52dcc},
	{"ILF3_IPB_n_621", 0x01e52dd0},
	{"ILF3_IPB_n_622", 0x01e52dd4},
	{"ILF3_IPB_n_623", 0x01e52dd8},
	{"ILF3_IPB_n_624", 0x01e52ddc},
	{"ILF3_IPB_n_625", 0x01e52de0},
	{"ILF3_IPB_n_626", 0x01e52de4},
	{"ILF3_IPB_n_627", 0x01e52de8},
	{"ILF3_IPB_n_628", 0x01e52dec},
	{"ILF3_IPB_n_629", 0x01e52df0},
	{"ILF3_IPB_n_630", 0x01e52df4},
	{"ILF3_IPB_n_631", 0x01e52df8},
	{"ILF3_IPB_n_632", 0x01e52dfc},
	{"ILF3_IPB_n_633", 0x01e52e00},
	{"ILF3_IPB_n_634", 0x01e52e04},
	{"ILF3_IPB_n_635", 0x01e52e08},
	{"ILF3_IPB_n_636", 0x01e52e0c},
	{"ILF3_IPB_n_637", 0x01e52e10},
	{"ILF3_IPB_n_638", 0x01e52e14},
	{"ILF3_IPB_n_639", 0x01e52e18},
	{"ILF3_IPB_n_640", 0x01e52e1c},
	{"ILF3_IPB_n_641", 0x01e52e20},
	{"ILF3_IPB_n_642", 0x01e52e24},
	{"ILF3_IPB_n_643", 0x01e52e28},
	{"ILF3_IPB_n_644", 0x01e52e2c},
	{"ILF3_IPB_n_645", 0x01e52e30},
	{"ILF3_IPB_n_646", 0x01e52e34},
	{"ILF3_IPB_n_647", 0x01e52e38},
	{"ILF3_IPB_n_648", 0x01e52e3c},
	{"ILF3_IPB_n_649", 0x01e52e40},
	{"ILF3_IPB_n_650", 0x01e52e44},
	{"ILF3_IPB_n_651", 0x01e52e48},
	{"ILF3_IPB_n_652", 0x01e52e4c},
	{"ILF3_IPB_n_653", 0x01e52e50},
	{"ILF3_IPB_n_654", 0x01e52e54},
	{"ILF3_IPB_n_655", 0x01e52e58},
	{"ILF3_IPB_n_656", 0x01e52e5c},
	{"ILF3_IPB_n_657", 0x01e52e60},
	{"ILF3_IPB_n_658", 0x01e52e64},
	{"ILF3_IPB_n_659", 0x01e52e68},
	{"ILF3_IPB_n_660", 0x01e52e6c},
	{"ILF3_IPB_n_661", 0x01e52e70},
	{"ILF3_IPB_n_662", 0x01e52e74},
	{"ILF3_IPB_n_663", 0x01e52e78},
	{"ILF3_IPB_n_664", 0x01e52e7c},
	{"ILF3_IPB_n_665", 0x01e52e80},
	{"ILF3_IPB_n_666", 0x01e52e84},
	{"ILF3_IPB_n_667", 0x01e52e88},
	{"ILF3_IPB_n_668", 0x01e52e8c},
	{"ILF3_IPB_n_669", 0x01e52e90},
	{"ILF3_IPB_n_670", 0x01e52e94},
	{"ILF3_IPB_n_671", 0x01e52e98},
	{"ILF3_IPB_n_672", 0x01e52e9c},
	{"ILF3_IPB_n_673", 0x01e52ea0},
	{"ILF3_IPB_n_674", 0x01e52ea4},
	{"ILF3_IPB_n_675", 0x01e52ea8},
	{"ILF3_IPB_n_676", 0x01e52eac},
	{"ILF3_IPB_n_677", 0x01e52eb0},
	{"ILF3_IPB_n_678", 0x01e52eb4},
	{"ILF3_IPB_n_679", 0x01e52eb8},
	{"ILF3_IPB_n_680", 0x01e52ebc},
	{"ILF3_IPB_n_681", 0x01e52ec0},
	{"ILF3_IPB_n_682", 0x01e52ec4},
	{"ILF3_IPB_n_683", 0x01e52ec8},
	{"ILF3_IPB_n_684", 0x01e52ecc},
	{"ILF3_IPB_n_685", 0x01e52ed0},
	{"ILF3_IPB_n_686", 0x01e52ed4},
	{"ILF3_IPB_n_687", 0x01e52ed8},
	{"ILF3_IPB_n_688", 0x01e52edc},
	{"ILF3_IPB_n_689", 0x01e52ee0},
	{"ILF3_IPB_n_690", 0x01e52ee4},
	{"ILF3_IPB_n_691", 0x01e52ee8},
	{"ILF3_IPB_n_692", 0x01e52eec},
	{"ILF3_IPB_n_693", 0x01e52ef0},
	{"ILF3_IPB_n_694", 0x01e52ef4},
	{"ILF3_IPB_n_695", 0x01e52ef8},
	{"ILF3_IPB_n_696", 0x01e52efc},
	{"ILF3_IPB_n_697", 0x01e52f00},
	{"ILF3_IPB_n_698", 0x01e52f04},
	{"ILF3_IPB_n_699", 0x01e52f08},
	{"ILF3_IPB_n_700", 0x01e52f0c},
	{"ILF3_IPB_n_701", 0x01e52f10},
	{"ILF3_IPB_n_702", 0x01e52f14},
	{"ILF3_IPB_n_703", 0x01e52f18},
};
void omap4_regdump_ilf3_dsp_channel_148(void) {
	pr_info("ilf3_dsp_channel_148:\n");
	regdump(regdata_ilf3_dsp_channel_148, ARRAY_SIZE(regdata_ilf3_dsp_channel_148));
}

const struct reginfo regdata_ilf3_l3interconnect[] = {
	{"ILF3_REVISION", 0x5a052000},
	{"ILF3_SYSCONFIG", 0x5a052010},
	{"ILF3_IRQSTATUS_RAW_0", 0x5a05201c},
	{"ILF3_IRQSTATUS_0", 0x5a052020},
	{"ILF3_IRQENABLE_SET_0", 0x5a052024},
	{"ILF3_IRQENABLE_CLR_0", 0x5a052028},
	{"ILF3_CONFIG", 0x5a052030},
	{"ILF3_STATUS", 0x5a052034},
	{"ILF3_MBCONFIG_SLICEINFO01", 0x5a052038},
	{"ILF3_MBCONFIG_SLICEINFO2", 0x5a05203c},
	{"ILF3_MBCONFIG_COEFFICIENTS0123", 0x5a05208c},
	{"ILF3_MBCONFIG_COEFFICIENTS4567", 0x5a052090},
	{"ILF3_MBCONFIG_AUTOINC", 0x5a0520b0},
	{"ILF3_MBCONFIG_NEXTMBCONFIG", 0x5a0520b4},
	{"ILF3_MBSTATUS", 0x5a0520b8},
	{"ILF3_COMMAND", 0x5a052ffc},
};
void omap4_regdump_ilf3_l3interconnect(void) {
	pr_info("ilf3_l3interconnect:\n");
	regdump(regdata_ilf3_l3interconnect, ARRAY_SIZE(regdata_ilf3_l3interconnect));
	omap4_regdump_ilf3_l3interconnect_channel_0();
	omap4_regdump_ilf3_l3interconnect_channel_1();
	omap4_regdump_ilf3_l3interconnect_channel_2();
	omap4_regdump_ilf3_l3interconnect_channel_3();
	omap4_regdump_ilf3_l3interconnect_channel_4();
	omap4_regdump_ilf3_l3interconnect_channel_5();
	omap4_regdump_ilf3_l3interconnect_channel_6();
	omap4_regdump_ilf3_l3interconnect_channel_7();
	omap4_regdump_ilf3_l3interconnect_channel_8();
	omap4_regdump_ilf3_l3interconnect_channel_9();
	omap4_regdump_ilf3_l3interconnect_channel_10();
	omap4_regdump_ilf3_l3interconnect_channel_11();
	omap4_regdump_ilf3_l3interconnect_channel_12();
	omap4_regdump_ilf3_l3interconnect_channel_13();
	omap4_regdump_ilf3_l3interconnect_channel_14();
	omap4_regdump_ilf3_l3interconnect_channel_15();
	omap4_regdump_ilf3_l3interconnect_channel_16();
	omap4_regdump_ilf3_l3interconnect_channel_17();
	omap4_regdump_ilf3_l3interconnect_channel_18();
	omap4_regdump_ilf3_l3interconnect_channel_19();
	omap4_regdump_ilf3_l3interconnect_channel_20();
	omap4_regdump_ilf3_l3interconnect_channel_21();
	omap4_regdump_ilf3_l3interconnect_channel_22();
	omap4_regdump_ilf3_l3interconnect_channel_23();
	omap4_regdump_ilf3_l3interconnect_channel_24();
	omap4_regdump_ilf3_l3interconnect_channel_25();
	omap4_regdump_ilf3_l3interconnect_channel_26();
	omap4_regdump_ilf3_l3interconnect_channel_27();
	omap4_regdump_ilf3_l3interconnect_channel_28();
	omap4_regdump_ilf3_l3interconnect_channel_29();
	omap4_regdump_ilf3_l3interconnect_channel_30();
	omap4_regdump_ilf3_l3interconnect_channel_31();
	omap4_regdump_ilf3_l3interconnect_channel_32();
	omap4_regdump_ilf3_l3interconnect_channel_33();
	omap4_regdump_ilf3_l3interconnect_channel_34();
	omap4_regdump_ilf3_l3interconnect_channel_35();
	omap4_regdump_ilf3_l3interconnect_channel_36();
	omap4_regdump_ilf3_l3interconnect_channel_37();
	omap4_regdump_ilf3_l3interconnect_channel_38();
	omap4_regdump_ilf3_l3interconnect_channel_39();
	omap4_regdump_ilf3_l3interconnect_channel_40();
	omap4_regdump_ilf3_l3interconnect_channel_41();
	omap4_regdump_ilf3_l3interconnect_channel_42();
	omap4_regdump_ilf3_l3interconnect_channel_43();
	omap4_regdump_ilf3_l3interconnect_channel_44();
	omap4_regdump_ilf3_l3interconnect_channel_45();
	omap4_regdump_ilf3_l3interconnect_channel_46();
	omap4_regdump_ilf3_l3interconnect_channel_47();
	omap4_regdump_ilf3_l3interconnect_channel_48();
	omap4_regdump_ilf3_l3interconnect_channel_49();
	omap4_regdump_ilf3_l3interconnect_channel_50();
	omap4_regdump_ilf3_l3interconnect_channel_51();
	omap4_regdump_ilf3_l3interconnect_channel_52();
	omap4_regdump_ilf3_l3interconnect_channel_53();
	omap4_regdump_ilf3_l3interconnect_channel_54();
	omap4_regdump_ilf3_l3interconnect_channel_55();
	omap4_regdump_ilf3_l3interconnect_channel_56();
	omap4_regdump_ilf3_l3interconnect_channel_57();
	omap4_regdump_ilf3_l3interconnect_channel_58();
	omap4_regdump_ilf3_l3interconnect_channel_59();
	omap4_regdump_ilf3_l3interconnect_channel_60();
	omap4_regdump_ilf3_l3interconnect_channel_61();
	omap4_regdump_ilf3_l3interconnect_channel_62();
	omap4_regdump_ilf3_l3interconnect_channel_63();
	omap4_regdump_ilf3_l3interconnect_channel_64();
	omap4_regdump_ilf3_l3interconnect_channel_65();
	omap4_regdump_ilf3_l3interconnect_channel_66();
	omap4_regdump_ilf3_l3interconnect_channel_67();
	omap4_regdump_ilf3_l3interconnect_channel_68();
	omap4_regdump_ilf3_l3interconnect_channel_69();
	omap4_regdump_ilf3_l3interconnect_channel_70();
	omap4_regdump_ilf3_l3interconnect_channel_71();
	omap4_regdump_ilf3_l3interconnect_channel_72();
	omap4_regdump_ilf3_l3interconnect_channel_73();
	omap4_regdump_ilf3_l3interconnect_channel_74();
	omap4_regdump_ilf3_l3interconnect_channel_75();
	omap4_regdump_ilf3_l3interconnect_channel_76();
	omap4_regdump_ilf3_l3interconnect_channel_77();
	omap4_regdump_ilf3_l3interconnect_channel_78();
	omap4_regdump_ilf3_l3interconnect_channel_79();
	omap4_regdump_ilf3_l3interconnect_channel_80();
	omap4_regdump_ilf3_l3interconnect_channel_81();
	omap4_regdump_ilf3_l3interconnect_channel_82();
	omap4_regdump_ilf3_l3interconnect_channel_83();
	omap4_regdump_ilf3_l3interconnect_channel_84();
	omap4_regdump_ilf3_l3interconnect_channel_85();
	omap4_regdump_ilf3_l3interconnect_channel_86();
	omap4_regdump_ilf3_l3interconnect_channel_87();
	omap4_regdump_ilf3_l3interconnect_channel_88();
	omap4_regdump_ilf3_l3interconnect_channel_89();
	omap4_regdump_ilf3_l3interconnect_channel_90();
	omap4_regdump_ilf3_l3interconnect_channel_91();
	omap4_regdump_ilf3_l3interconnect_channel_92();
	omap4_regdump_ilf3_l3interconnect_channel_93();
	omap4_regdump_ilf3_l3interconnect_channel_94();
	omap4_regdump_ilf3_l3interconnect_channel_95();
	omap4_regdump_ilf3_l3interconnect_channel_96();
	omap4_regdump_ilf3_l3interconnect_channel_97();
	omap4_regdump_ilf3_l3interconnect_channel_98();
	omap4_regdump_ilf3_l3interconnect_channel_99();
	omap4_regdump_ilf3_l3interconnect_channel_100();
	omap4_regdump_ilf3_l3interconnect_channel_101();
	omap4_regdump_ilf3_l3interconnect_channel_102();
	omap4_regdump_ilf3_l3interconnect_channel_103();
	omap4_regdump_ilf3_l3interconnect_channel_104();
	omap4_regdump_ilf3_l3interconnect_channel_105();
	omap4_regdump_ilf3_l3interconnect_channel_106();
	omap4_regdump_ilf3_l3interconnect_channel_107();
	omap4_regdump_ilf3_l3interconnect_channel_108();
	omap4_regdump_ilf3_l3interconnect_channel_109();
	omap4_regdump_ilf3_l3interconnect_channel_110();
	omap4_regdump_ilf3_l3interconnect_channel_111();
	omap4_regdump_ilf3_l3interconnect_channel_112();
	omap4_regdump_ilf3_l3interconnect_channel_113();
	omap4_regdump_ilf3_l3interconnect_channel_114();
	omap4_regdump_ilf3_l3interconnect_channel_115();
	omap4_regdump_ilf3_l3interconnect_channel_116();
	omap4_regdump_ilf3_l3interconnect_channel_117();
	omap4_regdump_ilf3_l3interconnect_channel_118();
	omap4_regdump_ilf3_l3interconnect_channel_119();
	omap4_regdump_ilf3_l3interconnect_channel_120();
	omap4_regdump_ilf3_l3interconnect_channel_121();
	omap4_regdump_ilf3_l3interconnect_channel_122();
	omap4_regdump_ilf3_l3interconnect_channel_123();
	omap4_regdump_ilf3_l3interconnect_channel_124();
	omap4_regdump_ilf3_l3interconnect_channel_125();
	omap4_regdump_ilf3_l3interconnect_channel_126();
	omap4_regdump_ilf3_l3interconnect_channel_127();
	omap4_regdump_ilf3_l3interconnect_channel_128();
	omap4_regdump_ilf3_l3interconnect_channel_129();
	omap4_regdump_ilf3_l3interconnect_channel_130();
	omap4_regdump_ilf3_l3interconnect_channel_131();
	omap4_regdump_ilf3_l3interconnect_channel_132();
	omap4_regdump_ilf3_l3interconnect_channel_133();
	omap4_regdump_ilf3_l3interconnect_channel_134();
	omap4_regdump_ilf3_l3interconnect_channel_135();
	omap4_regdump_ilf3_l3interconnect_channel_136();
	omap4_regdump_ilf3_l3interconnect_channel_137();
	omap4_regdump_ilf3_l3interconnect_channel_138();
	omap4_regdump_ilf3_l3interconnect_channel_139();
	omap4_regdump_ilf3_l3interconnect_channel_140();
	omap4_regdump_ilf3_l3interconnect_channel_141();
	omap4_regdump_ilf3_l3interconnect_channel_142();
	omap4_regdump_ilf3_l3interconnect_channel_143();
	omap4_regdump_ilf3_l3interconnect_channel_144();
	omap4_regdump_ilf3_l3interconnect_channel_145();
	omap4_regdump_ilf3_l3interconnect_channel_146();
	omap4_regdump_ilf3_l3interconnect_channel_147();
	omap4_regdump_ilf3_l3interconnect_channel_148();
}

const struct reginfo regdata_ilf3_l3interconnect_channel_0[] = {
	{"ILF3_BS_l_0", 0x5a0521c8},
	{"ILF3_IPB_n_0", 0x5a05241c},
	{"ILF3_MBCONFIG_GDPCONFIG_i_0", 0x5a052094},
	{"ILF3_MBCONFIG_MBINFO_k_0", 0x5a052040},
	{"ILF3_MBCONFIG_MB_o_0", 0x5a05204c},
	{"ILF3_QP_IDX_j_0", 0x5a052128},
	{"ILF3_QP_m_0", 0x5a0520e0},
	{"ILF3_SLICESTATUS_k_0", 0x5a0520bc},
};
void omap4_regdump_ilf3_l3interconnect_channel_0(void) {
	pr_info("ilf3_l3interconnect_channel_0:\n");
	regdump(regdata_ilf3_l3interconnect_channel_0, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_0));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_1[] = {
	{"ILF3_BS_l_1", 0x5a0521cc},
	{"ILF3_IPB_n_1", 0x5a052420},
	{"ILF3_MBCONFIG_GDPCONFIG_i_1", 0x5a052098},
	{"ILF3_MBCONFIG_MBINFO_k_1", 0x5a052044},
	{"ILF3_MBCONFIG_MB_o_1", 0x5a052050},
	{"ILF3_QP_IDX_j_1", 0x5a05212c},
	{"ILF3_QP_m_1", 0x5a0520e4},
	{"ILF3_SLICESTATUS_k_1", 0x5a0520c0},
};
void omap4_regdump_ilf3_l3interconnect_channel_1(void) {
	pr_info("ilf3_l3interconnect_channel_1:\n");
	regdump(regdata_ilf3_l3interconnect_channel_1, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_1));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_2[] = {
	{"ILF3_BS_l_2", 0x5a0521d0},
	{"ILF3_IPB_n_2", 0x5a052424},
	{"ILF3_MBCONFIG_GDPCONFIG_i_2", 0x5a05209c},
	{"ILF3_MBCONFIG_MBINFO_k_2", 0x5a052048},
	{"ILF3_MBCONFIG_MB_o_2", 0x5a052054},
	{"ILF3_QP_IDX_j_2", 0x5a052130},
	{"ILF3_QP_m_2", 0x5a0520e8},
	{"ILF3_SLICESTATUS_k_2", 0x5a0520c4},
};
void omap4_regdump_ilf3_l3interconnect_channel_2(void) {
	pr_info("ilf3_l3interconnect_channel_2:\n");
	regdump(regdata_ilf3_l3interconnect_channel_2, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_2));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_3[] = {
	{"ILF3_BS_l_3", 0x5a0521d4},
	{"ILF3_IPB_n_3", 0x5a052428},
	{"ILF3_MBCONFIG_GDPCONFIG_i_3", 0x5a0520a0},
	{"ILF3_MBCONFIG_MB_o_3", 0x5a052058},
	{"ILF3_QP_IDX_j_3", 0x5a052134},
	{"ILF3_QP_m_3", 0x5a0520ec},
};
void omap4_regdump_ilf3_l3interconnect_channel_3(void) {
	pr_info("ilf3_l3interconnect_channel_3:\n");
	regdump(regdata_ilf3_l3interconnect_channel_3, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_3));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_4[] = {
	{"ILF3_BS_l_4", 0x5a0521d8},
	{"ILF3_IPB_n_4", 0x5a05242c},
	{"ILF3_MBCONFIG_MB_o_4", 0x5a05205c},
	{"ILF3_QP_IDX_j_4", 0x5a052138},
	{"ILF3_QP_m_4", 0x5a0520f0},
};
void omap4_regdump_ilf3_l3interconnect_channel_4(void) {
	pr_info("ilf3_l3interconnect_channel_4:\n");
	regdump(regdata_ilf3_l3interconnect_channel_4, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_4));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_5[] = {
	{"ILF3_BS_l_5", 0x5a0521dc},
	{"ILF3_IPB_n_5", 0x5a052430},
	{"ILF3_MBCONFIG_MB_o_5", 0x5a052060},
	{"ILF3_QP_IDX_j_5", 0x5a05213c},
	{"ILF3_QP_m_5", 0x5a0520f4},
};
void omap4_regdump_ilf3_l3interconnect_channel_5(void) {
	pr_info("ilf3_l3interconnect_channel_5:\n");
	regdump(regdata_ilf3_l3interconnect_channel_5, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_5));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_6[] = {
	{"ILF3_BS_l_6", 0x5a0521e0},
	{"ILF3_IPB_n_6", 0x5a052434},
	{"ILF3_MBCONFIG_MB_o_6", 0x5a052064},
	{"ILF3_QP_IDX_j_6", 0x5a052140},
	{"ILF3_QP_m_6", 0x5a0520f8},
};
void omap4_regdump_ilf3_l3interconnect_channel_6(void) {
	pr_info("ilf3_l3interconnect_channel_6:\n");
	regdump(regdata_ilf3_l3interconnect_channel_6, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_6));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_7[] = {
	{"ILF3_BS_l_7", 0x5a0521e4},
	{"ILF3_IPB_n_7", 0x5a052438},
	{"ILF3_MBCONFIG_MB_o_7", 0x5a052068},
	{"ILF3_QP_IDX_j_7", 0x5a052144},
	{"ILF3_QP_m_7", 0x5a0520fc},
};
void omap4_regdump_ilf3_l3interconnect_channel_7(void) {
	pr_info("ilf3_l3interconnect_channel_7:\n");
	regdump(regdata_ilf3_l3interconnect_channel_7, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_7));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_8[] = {
	{"ILF3_BS_l_8", 0x5a0521e8},
	{"ILF3_IPB_n_8", 0x5a05243c},
	{"ILF3_MBCONFIG_MB_o_8", 0x5a05206c},
	{"ILF3_QP_IDX_j_8", 0x5a052148},
	{"ILF3_QP_m_8", 0x5a052100},
};
void omap4_regdump_ilf3_l3interconnect_channel_8(void) {
	pr_info("ilf3_l3interconnect_channel_8:\n");
	regdump(regdata_ilf3_l3interconnect_channel_8, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_8));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_9[] = {
	{"ILF3_BS_l_9", 0x5a0521ec},
	{"ILF3_IPB_n_9", 0x5a052440},
	{"ILF3_MBCONFIG_MB_o_9", 0x5a052070},
	{"ILF3_QP_IDX_j_9", 0x5a05214c},
	{"ILF3_QP_m_9", 0x5a052104},
};
void omap4_regdump_ilf3_l3interconnect_channel_9(void) {
	pr_info("ilf3_l3interconnect_channel_9:\n");
	regdump(regdata_ilf3_l3interconnect_channel_9, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_9));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_10[] = {
	{"ILF3_BS_l_10", 0x5a0521f0},
	{"ILF3_IPB_n_10", 0x5a052444},
	{"ILF3_MBCONFIG_MB_o_10", 0x5a052074},
	{"ILF3_QP_IDX_j_10", 0x5a052150},
	{"ILF3_QP_m_10", 0x5a052108},
};
void omap4_regdump_ilf3_l3interconnect_channel_10(void) {
	pr_info("ilf3_l3interconnect_channel_10:\n");
	regdump(regdata_ilf3_l3interconnect_channel_10, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_10));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_11[] = {
	{"ILF3_BS_l_11", 0x5a0521f4},
	{"ILF3_IPB_n_11", 0x5a052448},
	{"ILF3_MBCONFIG_MB_o_11", 0x5a052078},
	{"ILF3_QP_IDX_j_11", 0x5a052154},
	{"ILF3_QP_m_11", 0x5a05210c},
};
void omap4_regdump_ilf3_l3interconnect_channel_11(void) {
	pr_info("ilf3_l3interconnect_channel_11:\n");
	regdump(regdata_ilf3_l3interconnect_channel_11, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_11));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_12[] = {
	{"ILF3_BS_l_12", 0x5a0521f8},
	{"ILF3_IPB_n_12", 0x5a05244c},
	{"ILF3_MBCONFIG_MB_o_12", 0x5a05207c},
	{"ILF3_QP_IDX_j_12", 0x5a052158},
	{"ILF3_QP_m_12", 0x5a052110},
};
void omap4_regdump_ilf3_l3interconnect_channel_12(void) {
	pr_info("ilf3_l3interconnect_channel_12:\n");
	regdump(regdata_ilf3_l3interconnect_channel_12, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_12));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_13[] = {
	{"ILF3_BS_l_13", 0x5a0521fc},
	{"ILF3_IPB_n_13", 0x5a052450},
	{"ILF3_MBCONFIG_MB_o_13", 0x5a052080},
	{"ILF3_QP_IDX_j_13", 0x5a05215c},
	{"ILF3_QP_m_13", 0x5a052114},
};
void omap4_regdump_ilf3_l3interconnect_channel_13(void) {
	pr_info("ilf3_l3interconnect_channel_13:\n");
	regdump(regdata_ilf3_l3interconnect_channel_13, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_13));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_14[] = {
	{"ILF3_BS_l_14", 0x5a052200},
	{"ILF3_IPB_n_14", 0x5a052454},
	{"ILF3_MBCONFIG_MB_o_14", 0x5a052084},
	{"ILF3_QP_IDX_j_14", 0x5a052160},
	{"ILF3_QP_m_14", 0x5a052118},
};
void omap4_regdump_ilf3_l3interconnect_channel_14(void) {
	pr_info("ilf3_l3interconnect_channel_14:\n");
	regdump(regdata_ilf3_l3interconnect_channel_14, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_14));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_15[] = {
	{"ILF3_BS_l_15", 0x5a052204},
	{"ILF3_IPB_n_15", 0x5a052458},
	{"ILF3_MBCONFIG_MB_o_15", 0x5a052088},
	{"ILF3_QP_IDX_j_15", 0x5a052164},
	{"ILF3_QP_m_15", 0x5a05211c},
};
void omap4_regdump_ilf3_l3interconnect_channel_15(void) {
	pr_info("ilf3_l3interconnect_channel_15:\n");
	regdump(regdata_ilf3_l3interconnect_channel_15, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_15));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_16[] = {
	{"ILF3_BS_l_16", 0x5a052208},
	{"ILF3_IPB_n_16", 0x5a05245c},
	{"ILF3_QP_IDX_j_16", 0x5a052168},
	{"ILF3_QP_m_16", 0x5a052120},
};
void omap4_regdump_ilf3_l3interconnect_channel_16(void) {
	pr_info("ilf3_l3interconnect_channel_16:\n");
	regdump(regdata_ilf3_l3interconnect_channel_16, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_16));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_17[] = {
	{"ILF3_BS_l_17", 0x5a05220c},
	{"ILF3_IPB_n_17", 0x5a052460},
	{"ILF3_QP_IDX_j_17", 0x5a05216c},
	{"ILF3_QP_m_17", 0x5a052124},
};
void omap4_regdump_ilf3_l3interconnect_channel_17(void) {
	pr_info("ilf3_l3interconnect_channel_17:\n");
	regdump(regdata_ilf3_l3interconnect_channel_17, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_17));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_18[] = {
	{"ILF3_BS_l_18", 0x5a052210},
	{"ILF3_IPB_n_18", 0x5a052464},
	{"ILF3_QP_IDX_j_18", 0x5a052170},
};
void omap4_regdump_ilf3_l3interconnect_channel_18(void) {
	pr_info("ilf3_l3interconnect_channel_18:\n");
	regdump(regdata_ilf3_l3interconnect_channel_18, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_18));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_19[] = {
	{"ILF3_BS_l_19", 0x5a052214},
	{"ILF3_IPB_n_19", 0x5a052468},
	{"ILF3_QP_IDX_j_19", 0x5a052174},
};
void omap4_regdump_ilf3_l3interconnect_channel_19(void) {
	pr_info("ilf3_l3interconnect_channel_19:\n");
	regdump(regdata_ilf3_l3interconnect_channel_19, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_19));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_20[] = {
	{"ILF3_BS_l_20", 0x5a052218},
	{"ILF3_IPB_n_20", 0x5a05246c},
	{"ILF3_QP_IDX_j_20", 0x5a052178},
};
void omap4_regdump_ilf3_l3interconnect_channel_20(void) {
	pr_info("ilf3_l3interconnect_channel_20:\n");
	regdump(regdata_ilf3_l3interconnect_channel_20, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_20));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_21[] = {
	{"ILF3_BS_l_21", 0x5a05221c},
	{"ILF3_IPB_n_21", 0x5a052470},
	{"ILF3_QP_IDX_j_21", 0x5a05217c},
};
void omap4_regdump_ilf3_l3interconnect_channel_21(void) {
	pr_info("ilf3_l3interconnect_channel_21:\n");
	regdump(regdata_ilf3_l3interconnect_channel_21, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_21));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_22[] = {
	{"ILF3_BS_l_22", 0x5a052220},
	{"ILF3_IPB_n_22", 0x5a052474},
	{"ILF3_QP_IDX_j_22", 0x5a052180},
};
void omap4_regdump_ilf3_l3interconnect_channel_22(void) {
	pr_info("ilf3_l3interconnect_channel_22:\n");
	regdump(regdata_ilf3_l3interconnect_channel_22, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_22));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_23[] = {
	{"ILF3_BS_l_23", 0x5a052224},
	{"ILF3_IPB_n_23", 0x5a052478},
	{"ILF3_QP_IDX_j_23", 0x5a052184},
};
void omap4_regdump_ilf3_l3interconnect_channel_23(void) {
	pr_info("ilf3_l3interconnect_channel_23:\n");
	regdump(regdata_ilf3_l3interconnect_channel_23, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_23));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_24[] = {
	{"ILF3_BS_l_24", 0x5a052228},
	{"ILF3_IPB_n_24", 0x5a05247c},
	{"ILF3_QP_IDX_j_24", 0x5a052188},
};
void omap4_regdump_ilf3_l3interconnect_channel_24(void) {
	pr_info("ilf3_l3interconnect_channel_24:\n");
	regdump(regdata_ilf3_l3interconnect_channel_24, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_24));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_25[] = {
	{"ILF3_BS_l_25", 0x5a05222c},
	{"ILF3_IPB_n_25", 0x5a052480},
	{"ILF3_QP_IDX_j_25", 0x5a05218c},
};
void omap4_regdump_ilf3_l3interconnect_channel_25(void) {
	pr_info("ilf3_l3interconnect_channel_25:\n");
	regdump(regdata_ilf3_l3interconnect_channel_25, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_25));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_26[] = {
	{"ILF3_BS_l_26", 0x5a052230},
	{"ILF3_IPB_n_26", 0x5a052484},
	{"ILF3_QP_IDX_j_26", 0x5a052190},
};
void omap4_regdump_ilf3_l3interconnect_channel_26(void) {
	pr_info("ilf3_l3interconnect_channel_26:\n");
	regdump(regdata_ilf3_l3interconnect_channel_26, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_26));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_27[] = {
	{"ILF3_BS_l_27", 0x5a052234},
	{"ILF3_IPB_n_27", 0x5a052488},
	{"ILF3_QP_IDX_j_27", 0x5a052194},
};
void omap4_regdump_ilf3_l3interconnect_channel_27(void) {
	pr_info("ilf3_l3interconnect_channel_27:\n");
	regdump(regdata_ilf3_l3interconnect_channel_27, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_27));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_28[] = {
	{"ILF3_BS_l_28", 0x5a052238},
	{"ILF3_IPB_n_28", 0x5a05248c},
	{"ILF3_QP_IDX_j_28", 0x5a052198},
};
void omap4_regdump_ilf3_l3interconnect_channel_28(void) {
	pr_info("ilf3_l3interconnect_channel_28:\n");
	regdump(regdata_ilf3_l3interconnect_channel_28, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_28));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_29[] = {
	{"ILF3_BS_l_29", 0x5a05223c},
	{"ILF3_IPB_n_29", 0x5a052490},
	{"ILF3_QP_IDX_j_29", 0x5a05219c},
};
void omap4_regdump_ilf3_l3interconnect_channel_29(void) {
	pr_info("ilf3_l3interconnect_channel_29:\n");
	regdump(regdata_ilf3_l3interconnect_channel_29, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_29));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_30[] = {
	{"ILF3_BS_l_30", 0x5a052240},
	{"ILF3_IPB_n_30", 0x5a052494},
	{"ILF3_QP_IDX_j_30", 0x5a0521a0},
};
void omap4_regdump_ilf3_l3interconnect_channel_30(void) {
	pr_info("ilf3_l3interconnect_channel_30:\n");
	regdump(regdata_ilf3_l3interconnect_channel_30, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_30));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_31[] = {
	{"ILF3_BS_l_31", 0x5a052244},
	{"ILF3_IPB_n_31", 0x5a052498},
	{"ILF3_QP_IDX_j_31", 0x5a0521a4},
};
void omap4_regdump_ilf3_l3interconnect_channel_31(void) {
	pr_info("ilf3_l3interconnect_channel_31:\n");
	regdump(regdata_ilf3_l3interconnect_channel_31, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_31));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_32[] = {
	{"ILF3_BS_l_32", 0x5a052248},
	{"ILF3_IPB_n_32", 0x5a05249c},
	{"ILF3_QP_IDX_j_32", 0x5a0521a8},
};
void omap4_regdump_ilf3_l3interconnect_channel_32(void) {
	pr_info("ilf3_l3interconnect_channel_32:\n");
	regdump(regdata_ilf3_l3interconnect_channel_32, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_32));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_33[] = {
	{"ILF3_BS_l_33", 0x5a05224c},
	{"ILF3_IPB_n_33", 0x5a0524a0},
	{"ILF3_QP_IDX_j_33", 0x5a0521ac},
};
void omap4_regdump_ilf3_l3interconnect_channel_33(void) {
	pr_info("ilf3_l3interconnect_channel_33:\n");
	regdump(regdata_ilf3_l3interconnect_channel_33, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_33));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_34[] = {
	{"ILF3_BS_l_34", 0x5a052250},
	{"ILF3_IPB_n_34", 0x5a0524a4},
	{"ILF3_QP_IDX_j_34", 0x5a0521b0},
};
void omap4_regdump_ilf3_l3interconnect_channel_34(void) {
	pr_info("ilf3_l3interconnect_channel_34:\n");
	regdump(regdata_ilf3_l3interconnect_channel_34, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_34));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_35[] = {
	{"ILF3_BS_l_35", 0x5a052254},
	{"ILF3_IPB_n_35", 0x5a0524a8},
	{"ILF3_QP_IDX_j_35", 0x5a0521b4},
};
void omap4_regdump_ilf3_l3interconnect_channel_35(void) {
	pr_info("ilf3_l3interconnect_channel_35:\n");
	regdump(regdata_ilf3_l3interconnect_channel_35, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_35));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_36[] = {
	{"ILF3_BS_l_36", 0x5a052258},
	{"ILF3_IPB_n_36", 0x5a0524ac},
	{"ILF3_QP_IDX_j_36", 0x5a0521b8},
};
void omap4_regdump_ilf3_l3interconnect_channel_36(void) {
	pr_info("ilf3_l3interconnect_channel_36:\n");
	regdump(regdata_ilf3_l3interconnect_channel_36, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_36));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_37[] = {
	{"ILF3_BS_l_37", 0x5a05225c},
	{"ILF3_IPB_n_37", 0x5a0524b0},
	{"ILF3_QP_IDX_j_37", 0x5a0521bc},
};
void omap4_regdump_ilf3_l3interconnect_channel_37(void) {
	pr_info("ilf3_l3interconnect_channel_37:\n");
	regdump(regdata_ilf3_l3interconnect_channel_37, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_37));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_38[] = {
	{"ILF3_BS_l_38", 0x5a052260},
	{"ILF3_IPB_n_38", 0x5a0524b4},
	{"ILF3_QP_IDX_j_38", 0x5a0521c0},
};
void omap4_regdump_ilf3_l3interconnect_channel_38(void) {
	pr_info("ilf3_l3interconnect_channel_38:\n");
	regdump(regdata_ilf3_l3interconnect_channel_38, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_38));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_39[] = {
	{"ILF3_BS_l_39", 0x5a052264},
	{"ILF3_IPB_n_39", 0x5a0524b8},
	{"ILF3_QP_IDX_j_39", 0x5a0521c4},
};
void omap4_regdump_ilf3_l3interconnect_channel_39(void) {
	pr_info("ilf3_l3interconnect_channel_39:\n");
	regdump(regdata_ilf3_l3interconnect_channel_39, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_39));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_40[] = {
	{"ILF3_BS_l_40", 0x5a052268},
	{"ILF3_IPB_n_40", 0x5a0524bc},
};
void omap4_regdump_ilf3_l3interconnect_channel_40(void) {
	pr_info("ilf3_l3interconnect_channel_40:\n");
	regdump(regdata_ilf3_l3interconnect_channel_40, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_40));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_41[] = {
	{"ILF3_BS_l_41", 0x5a05226c},
	{"ILF3_IPB_n_41", 0x5a0524c0},
};
void omap4_regdump_ilf3_l3interconnect_channel_41(void) {
	pr_info("ilf3_l3interconnect_channel_41:\n");
	regdump(regdata_ilf3_l3interconnect_channel_41, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_41));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_42[] = {
	{"ILF3_BS_l_42", 0x5a052270},
	{"ILF3_IPB_n_42", 0x5a0524c4},
};
void omap4_regdump_ilf3_l3interconnect_channel_42(void) {
	pr_info("ilf3_l3interconnect_channel_42:\n");
	regdump(regdata_ilf3_l3interconnect_channel_42, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_42));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_43[] = {
	{"ILF3_BS_l_43", 0x5a052274},
	{"ILF3_IPB_n_43", 0x5a0524c8},
};
void omap4_regdump_ilf3_l3interconnect_channel_43(void) {
	pr_info("ilf3_l3interconnect_channel_43:\n");
	regdump(regdata_ilf3_l3interconnect_channel_43, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_43));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_44[] = {
	{"ILF3_BS_l_44", 0x5a052278},
	{"ILF3_IPB_n_44", 0x5a0524cc},
};
void omap4_regdump_ilf3_l3interconnect_channel_44(void) {
	pr_info("ilf3_l3interconnect_channel_44:\n");
	regdump(regdata_ilf3_l3interconnect_channel_44, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_44));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_45[] = {
	{"ILF3_BS_l_45", 0x5a05227c},
	{"ILF3_IPB_n_45", 0x5a0524d0},
};
void omap4_regdump_ilf3_l3interconnect_channel_45(void) {
	pr_info("ilf3_l3interconnect_channel_45:\n");
	regdump(regdata_ilf3_l3interconnect_channel_45, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_45));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_46[] = {
	{"ILF3_BS_l_46", 0x5a052280},
	{"ILF3_IPB_n_46", 0x5a0524d4},
};
void omap4_regdump_ilf3_l3interconnect_channel_46(void) {
	pr_info("ilf3_l3interconnect_channel_46:\n");
	regdump(regdata_ilf3_l3interconnect_channel_46, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_46));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_47[] = {
	{"ILF3_BS_l_47", 0x5a052284},
	{"ILF3_IPB_n_47", 0x5a0524d8},
};
void omap4_regdump_ilf3_l3interconnect_channel_47(void) {
	pr_info("ilf3_l3interconnect_channel_47:\n");
	regdump(regdata_ilf3_l3interconnect_channel_47, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_47));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_48[] = {
	{"ILF3_BS_l_48", 0x5a052288},
	{"ILF3_IPB_n_48", 0x5a0524dc},
};
void omap4_regdump_ilf3_l3interconnect_channel_48(void) {
	pr_info("ilf3_l3interconnect_channel_48:\n");
	regdump(regdata_ilf3_l3interconnect_channel_48, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_48));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_49[] = {
	{"ILF3_BS_l_49", 0x5a05228c},
	{"ILF3_IPB_n_49", 0x5a0524e0},
};
void omap4_regdump_ilf3_l3interconnect_channel_49(void) {
	pr_info("ilf3_l3interconnect_channel_49:\n");
	regdump(regdata_ilf3_l3interconnect_channel_49, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_49));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_50[] = {
	{"ILF3_BS_l_50", 0x5a052290},
	{"ILF3_IPB_n_50", 0x5a0524e4},
};
void omap4_regdump_ilf3_l3interconnect_channel_50(void) {
	pr_info("ilf3_l3interconnect_channel_50:\n");
	regdump(regdata_ilf3_l3interconnect_channel_50, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_50));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_51[] = {
	{"ILF3_BS_l_51", 0x5a052294},
	{"ILF3_IPB_n_51", 0x5a0524e8},
};
void omap4_regdump_ilf3_l3interconnect_channel_51(void) {
	pr_info("ilf3_l3interconnect_channel_51:\n");
	regdump(regdata_ilf3_l3interconnect_channel_51, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_51));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_52[] = {
	{"ILF3_BS_l_52", 0x5a052298},
	{"ILF3_IPB_n_52", 0x5a0524ec},
};
void omap4_regdump_ilf3_l3interconnect_channel_52(void) {
	pr_info("ilf3_l3interconnect_channel_52:\n");
	regdump(regdata_ilf3_l3interconnect_channel_52, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_52));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_53[] = {
	{"ILF3_BS_l_53", 0x5a05229c},
	{"ILF3_IPB_n_53", 0x5a0524f0},
};
void omap4_regdump_ilf3_l3interconnect_channel_53(void) {
	pr_info("ilf3_l3interconnect_channel_53:\n");
	regdump(regdata_ilf3_l3interconnect_channel_53, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_53));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_54[] = {
	{"ILF3_BS_l_54", 0x5a0522a0},
	{"ILF3_IPB_n_54", 0x5a0524f4},
};
void omap4_regdump_ilf3_l3interconnect_channel_54(void) {
	pr_info("ilf3_l3interconnect_channel_54:\n");
	regdump(regdata_ilf3_l3interconnect_channel_54, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_54));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_55[] = {
	{"ILF3_BS_l_55", 0x5a0522a4},
	{"ILF3_IPB_n_55", 0x5a0524f8},
};
void omap4_regdump_ilf3_l3interconnect_channel_55(void) {
	pr_info("ilf3_l3interconnect_channel_55:\n");
	regdump(regdata_ilf3_l3interconnect_channel_55, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_55));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_56[] = {
	{"ILF3_BS_l_56", 0x5a0522a8},
	{"ILF3_IPB_n_56", 0x5a0524fc},
};
void omap4_regdump_ilf3_l3interconnect_channel_56(void) {
	pr_info("ilf3_l3interconnect_channel_56:\n");
	regdump(regdata_ilf3_l3interconnect_channel_56, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_56));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_57[] = {
	{"ILF3_BS_l_57", 0x5a0522ac},
	{"ILF3_IPB_n_57", 0x5a052500},
};
void omap4_regdump_ilf3_l3interconnect_channel_57(void) {
	pr_info("ilf3_l3interconnect_channel_57:\n");
	regdump(regdata_ilf3_l3interconnect_channel_57, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_57));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_58[] = {
	{"ILF3_BS_l_58", 0x5a0522b0},
	{"ILF3_IPB_n_58", 0x5a052504},
};
void omap4_regdump_ilf3_l3interconnect_channel_58(void) {
	pr_info("ilf3_l3interconnect_channel_58:\n");
	regdump(regdata_ilf3_l3interconnect_channel_58, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_58));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_59[] = {
	{"ILF3_BS_l_59", 0x5a0522b4},
	{"ILF3_IPB_n_59", 0x5a052508},
};
void omap4_regdump_ilf3_l3interconnect_channel_59(void) {
	pr_info("ilf3_l3interconnect_channel_59:\n");
	regdump(regdata_ilf3_l3interconnect_channel_59, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_59));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_60[] = {
	{"ILF3_BS_l_60", 0x5a0522b8},
	{"ILF3_IPB_n_60", 0x5a05250c},
};
void omap4_regdump_ilf3_l3interconnect_channel_60(void) {
	pr_info("ilf3_l3interconnect_channel_60:\n");
	regdump(regdata_ilf3_l3interconnect_channel_60, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_60));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_61[] = {
	{"ILF3_BS_l_61", 0x5a0522bc},
	{"ILF3_IPB_n_61", 0x5a052510},
};
void omap4_regdump_ilf3_l3interconnect_channel_61(void) {
	pr_info("ilf3_l3interconnect_channel_61:\n");
	regdump(regdata_ilf3_l3interconnect_channel_61, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_61));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_62[] = {
	{"ILF3_BS_l_62", 0x5a0522c0},
	{"ILF3_IPB_n_62", 0x5a052514},
};
void omap4_regdump_ilf3_l3interconnect_channel_62(void) {
	pr_info("ilf3_l3interconnect_channel_62:\n");
	regdump(regdata_ilf3_l3interconnect_channel_62, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_62));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_63[] = {
	{"ILF3_BS_l_63", 0x5a0522c4},
	{"ILF3_IPB_n_63", 0x5a052518},
};
void omap4_regdump_ilf3_l3interconnect_channel_63(void) {
	pr_info("ilf3_l3interconnect_channel_63:\n");
	regdump(regdata_ilf3_l3interconnect_channel_63, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_63));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_64[] = {
	{"ILF3_BS_l_64", 0x5a0522c8},
	{"ILF3_IPB_n_64", 0x5a05251c},
};
void omap4_regdump_ilf3_l3interconnect_channel_64(void) {
	pr_info("ilf3_l3interconnect_channel_64:\n");
	regdump(regdata_ilf3_l3interconnect_channel_64, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_64));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_65[] = {
	{"ILF3_BS_l_65", 0x5a0522cc},
	{"ILF3_IPB_n_65", 0x5a052520},
};
void omap4_regdump_ilf3_l3interconnect_channel_65(void) {
	pr_info("ilf3_l3interconnect_channel_65:\n");
	regdump(regdata_ilf3_l3interconnect_channel_65, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_65));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_66[] = {
	{"ILF3_BS_l_66", 0x5a0522d0},
	{"ILF3_IPB_n_66", 0x5a052524},
};
void omap4_regdump_ilf3_l3interconnect_channel_66(void) {
	pr_info("ilf3_l3interconnect_channel_66:\n");
	regdump(regdata_ilf3_l3interconnect_channel_66, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_66));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_67[] = {
	{"ILF3_BS_l_67", 0x5a0522d4},
	{"ILF3_IPB_n_67", 0x5a052528},
};
void omap4_regdump_ilf3_l3interconnect_channel_67(void) {
	pr_info("ilf3_l3interconnect_channel_67:\n");
	regdump(regdata_ilf3_l3interconnect_channel_67, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_67));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_68[] = {
	{"ILF3_BS_l_68", 0x5a0522d8},
	{"ILF3_IPB_n_68", 0x5a05252c},
};
void omap4_regdump_ilf3_l3interconnect_channel_68(void) {
	pr_info("ilf3_l3interconnect_channel_68:\n");
	regdump(regdata_ilf3_l3interconnect_channel_68, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_68));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_69[] = {
	{"ILF3_BS_l_69", 0x5a0522dc},
	{"ILF3_IPB_n_69", 0x5a052530},
};
void omap4_regdump_ilf3_l3interconnect_channel_69(void) {
	pr_info("ilf3_l3interconnect_channel_69:\n");
	regdump(regdata_ilf3_l3interconnect_channel_69, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_69));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_70[] = {
	{"ILF3_BS_l_70", 0x5a0522e0},
	{"ILF3_IPB_n_70", 0x5a052534},
};
void omap4_regdump_ilf3_l3interconnect_channel_70(void) {
	pr_info("ilf3_l3interconnect_channel_70:\n");
	regdump(regdata_ilf3_l3interconnect_channel_70, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_70));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_71[] = {
	{"ILF3_BS_l_71", 0x5a0522e4},
	{"ILF3_IPB_n_71", 0x5a052538},
};
void omap4_regdump_ilf3_l3interconnect_channel_71(void) {
	pr_info("ilf3_l3interconnect_channel_71:\n");
	regdump(regdata_ilf3_l3interconnect_channel_71, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_71));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_72[] = {
	{"ILF3_BS_l_72", 0x5a0522e8},
	{"ILF3_IPB_n_72", 0x5a05253c},
};
void omap4_regdump_ilf3_l3interconnect_channel_72(void) {
	pr_info("ilf3_l3interconnect_channel_72:\n");
	regdump(regdata_ilf3_l3interconnect_channel_72, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_72));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_73[] = {
	{"ILF3_BS_l_73", 0x5a0522ec},
	{"ILF3_IPB_n_73", 0x5a052540},
};
void omap4_regdump_ilf3_l3interconnect_channel_73(void) {
	pr_info("ilf3_l3interconnect_channel_73:\n");
	regdump(regdata_ilf3_l3interconnect_channel_73, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_73));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_74[] = {
	{"ILF3_BS_l_74", 0x5a0522f0},
	{"ILF3_IPB_n_74", 0x5a052544},
};
void omap4_regdump_ilf3_l3interconnect_channel_74(void) {
	pr_info("ilf3_l3interconnect_channel_74:\n");
	regdump(regdata_ilf3_l3interconnect_channel_74, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_74));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_75[] = {
	{"ILF3_BS_l_75", 0x5a0522f4},
	{"ILF3_IPB_n_75", 0x5a052548},
};
void omap4_regdump_ilf3_l3interconnect_channel_75(void) {
	pr_info("ilf3_l3interconnect_channel_75:\n");
	regdump(regdata_ilf3_l3interconnect_channel_75, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_75));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_76[] = {
	{"ILF3_BS_l_76", 0x5a0522f8},
	{"ILF3_IPB_n_76", 0x5a05254c},
};
void omap4_regdump_ilf3_l3interconnect_channel_76(void) {
	pr_info("ilf3_l3interconnect_channel_76:\n");
	regdump(regdata_ilf3_l3interconnect_channel_76, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_76));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_77[] = {
	{"ILF3_BS_l_77", 0x5a0522fc},
	{"ILF3_IPB_n_77", 0x5a052550},
};
void omap4_regdump_ilf3_l3interconnect_channel_77(void) {
	pr_info("ilf3_l3interconnect_channel_77:\n");
	regdump(regdata_ilf3_l3interconnect_channel_77, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_77));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_78[] = {
	{"ILF3_BS_l_78", 0x5a052300},
	{"ILF3_IPB_n_78", 0x5a052554},
};
void omap4_regdump_ilf3_l3interconnect_channel_78(void) {
	pr_info("ilf3_l3interconnect_channel_78:\n");
	regdump(regdata_ilf3_l3interconnect_channel_78, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_78));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_79[] = {
	{"ILF3_BS_l_79", 0x5a052304},
	{"ILF3_IPB_n_79", 0x5a052558},
};
void omap4_regdump_ilf3_l3interconnect_channel_79(void) {
	pr_info("ilf3_l3interconnect_channel_79:\n");
	regdump(regdata_ilf3_l3interconnect_channel_79, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_79));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_80[] = {
	{"ILF3_BS_l_80", 0x5a052308},
	{"ILF3_IPB_n_80", 0x5a05255c},
};
void omap4_regdump_ilf3_l3interconnect_channel_80(void) {
	pr_info("ilf3_l3interconnect_channel_80:\n");
	regdump(regdata_ilf3_l3interconnect_channel_80, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_80));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_81[] = {
	{"ILF3_BS_l_81", 0x5a05230c},
	{"ILF3_IPB_n_81", 0x5a052560},
};
void omap4_regdump_ilf3_l3interconnect_channel_81(void) {
	pr_info("ilf3_l3interconnect_channel_81:\n");
	regdump(regdata_ilf3_l3interconnect_channel_81, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_81));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_82[] = {
	{"ILF3_BS_l_82", 0x5a052310},
	{"ILF3_IPB_n_82", 0x5a052564},
};
void omap4_regdump_ilf3_l3interconnect_channel_82(void) {
	pr_info("ilf3_l3interconnect_channel_82:\n");
	regdump(regdata_ilf3_l3interconnect_channel_82, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_82));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_83[] = {
	{"ILF3_BS_l_83", 0x5a052314},
	{"ILF3_IPB_n_83", 0x5a052568},
};
void omap4_regdump_ilf3_l3interconnect_channel_83(void) {
	pr_info("ilf3_l3interconnect_channel_83:\n");
	regdump(regdata_ilf3_l3interconnect_channel_83, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_83));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_84[] = {
	{"ILF3_BS_l_84", 0x5a052318},
	{"ILF3_IPB_n_84", 0x5a05256c},
};
void omap4_regdump_ilf3_l3interconnect_channel_84(void) {
	pr_info("ilf3_l3interconnect_channel_84:\n");
	regdump(regdata_ilf3_l3interconnect_channel_84, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_84));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_85[] = {
	{"ILF3_BS_l_85", 0x5a05231c},
	{"ILF3_IPB_n_85", 0x5a052570},
};
void omap4_regdump_ilf3_l3interconnect_channel_85(void) {
	pr_info("ilf3_l3interconnect_channel_85:\n");
	regdump(regdata_ilf3_l3interconnect_channel_85, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_85));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_86[] = {
	{"ILF3_BS_l_86", 0x5a052320},
	{"ILF3_IPB_n_86", 0x5a052574},
};
void omap4_regdump_ilf3_l3interconnect_channel_86(void) {
	pr_info("ilf3_l3interconnect_channel_86:\n");
	regdump(regdata_ilf3_l3interconnect_channel_86, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_86));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_87[] = {
	{"ILF3_BS_l_87", 0x5a052324},
	{"ILF3_IPB_n_87", 0x5a052578},
};
void omap4_regdump_ilf3_l3interconnect_channel_87(void) {
	pr_info("ilf3_l3interconnect_channel_87:\n");
	regdump(regdata_ilf3_l3interconnect_channel_87, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_87));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_88[] = {
	{"ILF3_BS_l_88", 0x5a052328},
	{"ILF3_IPB_n_88", 0x5a05257c},
};
void omap4_regdump_ilf3_l3interconnect_channel_88(void) {
	pr_info("ilf3_l3interconnect_channel_88:\n");
	regdump(regdata_ilf3_l3interconnect_channel_88, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_88));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_89[] = {
	{"ILF3_BS_l_89", 0x5a05232c},
	{"ILF3_IPB_n_89", 0x5a052580},
};
void omap4_regdump_ilf3_l3interconnect_channel_89(void) {
	pr_info("ilf3_l3interconnect_channel_89:\n");
	regdump(regdata_ilf3_l3interconnect_channel_89, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_89));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_90[] = {
	{"ILF3_BS_l_90", 0x5a052330},
	{"ILF3_IPB_n_90", 0x5a052584},
};
void omap4_regdump_ilf3_l3interconnect_channel_90(void) {
	pr_info("ilf3_l3interconnect_channel_90:\n");
	regdump(regdata_ilf3_l3interconnect_channel_90, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_90));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_91[] = {
	{"ILF3_BS_l_91", 0x5a052334},
	{"ILF3_IPB_n_91", 0x5a052588},
};
void omap4_regdump_ilf3_l3interconnect_channel_91(void) {
	pr_info("ilf3_l3interconnect_channel_91:\n");
	regdump(regdata_ilf3_l3interconnect_channel_91, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_91));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_92[] = {
	{"ILF3_BS_l_92", 0x5a052338},
	{"ILF3_IPB_n_92", 0x5a05258c},
};
void omap4_regdump_ilf3_l3interconnect_channel_92(void) {
	pr_info("ilf3_l3interconnect_channel_92:\n");
	regdump(regdata_ilf3_l3interconnect_channel_92, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_92));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_93[] = {
	{"ILF3_BS_l_93", 0x5a05233c},
	{"ILF3_IPB_n_93", 0x5a052590},
};
void omap4_regdump_ilf3_l3interconnect_channel_93(void) {
	pr_info("ilf3_l3interconnect_channel_93:\n");
	regdump(regdata_ilf3_l3interconnect_channel_93, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_93));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_94[] = {
	{"ILF3_BS_l_94", 0x5a052340},
	{"ILF3_IPB_n_94", 0x5a052594},
};
void omap4_regdump_ilf3_l3interconnect_channel_94(void) {
	pr_info("ilf3_l3interconnect_channel_94:\n");
	regdump(regdata_ilf3_l3interconnect_channel_94, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_94));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_95[] = {
	{"ILF3_BS_l_95", 0x5a052344},
	{"ILF3_IPB_n_95", 0x5a052598},
};
void omap4_regdump_ilf3_l3interconnect_channel_95(void) {
	pr_info("ilf3_l3interconnect_channel_95:\n");
	regdump(regdata_ilf3_l3interconnect_channel_95, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_95));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_96[] = {
	{"ILF3_BS_l_96", 0x5a052348},
	{"ILF3_IPB_n_96", 0x5a05259c},
};
void omap4_regdump_ilf3_l3interconnect_channel_96(void) {
	pr_info("ilf3_l3interconnect_channel_96:\n");
	regdump(regdata_ilf3_l3interconnect_channel_96, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_96));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_97[] = {
	{"ILF3_BS_l_97", 0x5a05234c},
	{"ILF3_IPB_n_97", 0x5a0525a0},
};
void omap4_regdump_ilf3_l3interconnect_channel_97(void) {
	pr_info("ilf3_l3interconnect_channel_97:\n");
	regdump(regdata_ilf3_l3interconnect_channel_97, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_97));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_98[] = {
	{"ILF3_BS_l_98", 0x5a052350},
	{"ILF3_IPB_n_98", 0x5a0525a4},
};
void omap4_regdump_ilf3_l3interconnect_channel_98(void) {
	pr_info("ilf3_l3interconnect_channel_98:\n");
	regdump(regdata_ilf3_l3interconnect_channel_98, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_98));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_99[] = {
	{"ILF3_BS_l_99", 0x5a052354},
	{"ILF3_IPB_n_99", 0x5a0525a8},
};
void omap4_regdump_ilf3_l3interconnect_channel_99(void) {
	pr_info("ilf3_l3interconnect_channel_99:\n");
	regdump(regdata_ilf3_l3interconnect_channel_99, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_99));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_100[] = {
	{"ILF3_BS_l_100", 0x5a052358},
	{"ILF3_IPB_n_100", 0x5a0525ac},
};
void omap4_regdump_ilf3_l3interconnect_channel_100(void) {
	pr_info("ilf3_l3interconnect_channel_100:\n");
	regdump(regdata_ilf3_l3interconnect_channel_100, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_100));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_101[] = {
	{"ILF3_BS_l_101", 0x5a05235c},
	{"ILF3_IPB_n_101", 0x5a0525b0},
};
void omap4_regdump_ilf3_l3interconnect_channel_101(void) {
	pr_info("ilf3_l3interconnect_channel_101:\n");
	regdump(regdata_ilf3_l3interconnect_channel_101, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_101));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_102[] = {
	{"ILF3_BS_l_102", 0x5a052360},
	{"ILF3_IPB_n_102", 0x5a0525b4},
};
void omap4_regdump_ilf3_l3interconnect_channel_102(void) {
	pr_info("ilf3_l3interconnect_channel_102:\n");
	regdump(regdata_ilf3_l3interconnect_channel_102, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_102));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_103[] = {
	{"ILF3_BS_l_103", 0x5a052364},
	{"ILF3_IPB_n_103", 0x5a0525b8},
};
void omap4_regdump_ilf3_l3interconnect_channel_103(void) {
	pr_info("ilf3_l3interconnect_channel_103:\n");
	regdump(regdata_ilf3_l3interconnect_channel_103, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_103));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_104[] = {
	{"ILF3_BS_l_104", 0x5a052368},
	{"ILF3_IPB_n_104", 0x5a0525bc},
};
void omap4_regdump_ilf3_l3interconnect_channel_104(void) {
	pr_info("ilf3_l3interconnect_channel_104:\n");
	regdump(regdata_ilf3_l3interconnect_channel_104, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_104));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_105[] = {
	{"ILF3_BS_l_105", 0x5a05236c},
	{"ILF3_IPB_n_105", 0x5a0525c0},
};
void omap4_regdump_ilf3_l3interconnect_channel_105(void) {
	pr_info("ilf3_l3interconnect_channel_105:\n");
	regdump(regdata_ilf3_l3interconnect_channel_105, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_105));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_106[] = {
	{"ILF3_BS_l_106", 0x5a052370},
	{"ILF3_IPB_n_106", 0x5a0525c4},
};
void omap4_regdump_ilf3_l3interconnect_channel_106(void) {
	pr_info("ilf3_l3interconnect_channel_106:\n");
	regdump(regdata_ilf3_l3interconnect_channel_106, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_106));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_107[] = {
	{"ILF3_BS_l_107", 0x5a052374},
	{"ILF3_IPB_n_107", 0x5a0525c8},
};
void omap4_regdump_ilf3_l3interconnect_channel_107(void) {
	pr_info("ilf3_l3interconnect_channel_107:\n");
	regdump(regdata_ilf3_l3interconnect_channel_107, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_107));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_108[] = {
	{"ILF3_BS_l_108", 0x5a052378},
	{"ILF3_IPB_n_108", 0x5a0525cc},
};
void omap4_regdump_ilf3_l3interconnect_channel_108(void) {
	pr_info("ilf3_l3interconnect_channel_108:\n");
	regdump(regdata_ilf3_l3interconnect_channel_108, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_108));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_109[] = {
	{"ILF3_BS_l_109", 0x5a05237c},
	{"ILF3_IPB_n_109", 0x5a0525d0},
};
void omap4_regdump_ilf3_l3interconnect_channel_109(void) {
	pr_info("ilf3_l3interconnect_channel_109:\n");
	regdump(regdata_ilf3_l3interconnect_channel_109, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_109));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_110[] = {
	{"ILF3_BS_l_110", 0x5a052380},
	{"ILF3_IPB_n_110", 0x5a0525d4},
};
void omap4_regdump_ilf3_l3interconnect_channel_110(void) {
	pr_info("ilf3_l3interconnect_channel_110:\n");
	regdump(regdata_ilf3_l3interconnect_channel_110, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_110));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_111[] = {
	{"ILF3_BS_l_111", 0x5a052384},
	{"ILF3_IPB_n_111", 0x5a0525d8},
};
void omap4_regdump_ilf3_l3interconnect_channel_111(void) {
	pr_info("ilf3_l3interconnect_channel_111:\n");
	regdump(regdata_ilf3_l3interconnect_channel_111, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_111));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_112[] = {
	{"ILF3_BS_l_112", 0x5a052388},
	{"ILF3_IPB_n_112", 0x5a0525dc},
};
void omap4_regdump_ilf3_l3interconnect_channel_112(void) {
	pr_info("ilf3_l3interconnect_channel_112:\n");
	regdump(regdata_ilf3_l3interconnect_channel_112, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_112));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_113[] = {
	{"ILF3_BS_l_113", 0x5a05238c},
	{"ILF3_IPB_n_113", 0x5a0525e0},
};
void omap4_regdump_ilf3_l3interconnect_channel_113(void) {
	pr_info("ilf3_l3interconnect_channel_113:\n");
	regdump(regdata_ilf3_l3interconnect_channel_113, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_113));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_114[] = {
	{"ILF3_BS_l_114", 0x5a052390},
	{"ILF3_IPB_n_114", 0x5a0525e4},
};
void omap4_regdump_ilf3_l3interconnect_channel_114(void) {
	pr_info("ilf3_l3interconnect_channel_114:\n");
	regdump(regdata_ilf3_l3interconnect_channel_114, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_114));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_115[] = {
	{"ILF3_BS_l_115", 0x5a052394},
	{"ILF3_IPB_n_115", 0x5a0525e8},
};
void omap4_regdump_ilf3_l3interconnect_channel_115(void) {
	pr_info("ilf3_l3interconnect_channel_115:\n");
	regdump(regdata_ilf3_l3interconnect_channel_115, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_115));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_116[] = {
	{"ILF3_BS_l_116", 0x5a052398},
	{"ILF3_IPB_n_116", 0x5a0525ec},
};
void omap4_regdump_ilf3_l3interconnect_channel_116(void) {
	pr_info("ilf3_l3interconnect_channel_116:\n");
	regdump(regdata_ilf3_l3interconnect_channel_116, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_116));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_117[] = {
	{"ILF3_BS_l_117", 0x5a05239c},
	{"ILF3_IPB_n_117", 0x5a0525f0},
};
void omap4_regdump_ilf3_l3interconnect_channel_117(void) {
	pr_info("ilf3_l3interconnect_channel_117:\n");
	regdump(regdata_ilf3_l3interconnect_channel_117, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_117));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_118[] = {
	{"ILF3_BS_l_118", 0x5a0523a0},
	{"ILF3_IPB_n_118", 0x5a0525f4},
};
void omap4_regdump_ilf3_l3interconnect_channel_118(void) {
	pr_info("ilf3_l3interconnect_channel_118:\n");
	regdump(regdata_ilf3_l3interconnect_channel_118, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_118));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_119[] = {
	{"ILF3_BS_l_119", 0x5a0523a4},
	{"ILF3_IPB_n_119", 0x5a0525f8},
};
void omap4_regdump_ilf3_l3interconnect_channel_119(void) {
	pr_info("ilf3_l3interconnect_channel_119:\n");
	regdump(regdata_ilf3_l3interconnect_channel_119, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_119));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_120[] = {
	{"ILF3_BS_l_120", 0x5a0523a8},
	{"ILF3_IPB_n_120", 0x5a0525fc},
};
void omap4_regdump_ilf3_l3interconnect_channel_120(void) {
	pr_info("ilf3_l3interconnect_channel_120:\n");
	regdump(regdata_ilf3_l3interconnect_channel_120, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_120));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_121[] = {
	{"ILF3_BS_l_121", 0x5a0523ac},
	{"ILF3_IPB_n_121", 0x5a052600},
};
void omap4_regdump_ilf3_l3interconnect_channel_121(void) {
	pr_info("ilf3_l3interconnect_channel_121:\n");
	regdump(regdata_ilf3_l3interconnect_channel_121, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_121));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_122[] = {
	{"ILF3_BS_l_122", 0x5a0523b0},
	{"ILF3_IPB_n_122", 0x5a052604},
};
void omap4_regdump_ilf3_l3interconnect_channel_122(void) {
	pr_info("ilf3_l3interconnect_channel_122:\n");
	regdump(regdata_ilf3_l3interconnect_channel_122, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_122));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_123[] = {
	{"ILF3_BS_l_123", 0x5a0523b4},
	{"ILF3_IPB_n_123", 0x5a052608},
};
void omap4_regdump_ilf3_l3interconnect_channel_123(void) {
	pr_info("ilf3_l3interconnect_channel_123:\n");
	regdump(regdata_ilf3_l3interconnect_channel_123, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_123));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_124[] = {
	{"ILF3_BS_l_124", 0x5a0523b8},
	{"ILF3_IPB_n_124", 0x5a05260c},
};
void omap4_regdump_ilf3_l3interconnect_channel_124(void) {
	pr_info("ilf3_l3interconnect_channel_124:\n");
	regdump(regdata_ilf3_l3interconnect_channel_124, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_124));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_125[] = {
	{"ILF3_BS_l_125", 0x5a0523bc},
	{"ILF3_IPB_n_125", 0x5a052610},
};
void omap4_regdump_ilf3_l3interconnect_channel_125(void) {
	pr_info("ilf3_l3interconnect_channel_125:\n");
	regdump(regdata_ilf3_l3interconnect_channel_125, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_125));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_126[] = {
	{"ILF3_BS_l_126", 0x5a0523c0},
	{"ILF3_IPB_n_126", 0x5a052614},
};
void omap4_regdump_ilf3_l3interconnect_channel_126(void) {
	pr_info("ilf3_l3interconnect_channel_126:\n");
	regdump(regdata_ilf3_l3interconnect_channel_126, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_126));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_127[] = {
	{"ILF3_BS_l_127", 0x5a0523c4},
	{"ILF3_IPB_n_127", 0x5a052618},
};
void omap4_regdump_ilf3_l3interconnect_channel_127(void) {
	pr_info("ilf3_l3interconnect_channel_127:\n");
	regdump(regdata_ilf3_l3interconnect_channel_127, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_127));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_128[] = {
	{"ILF3_BS_l_128", 0x5a0523c8},
	{"ILF3_IPB_n_128", 0x5a05261c},
};
void omap4_regdump_ilf3_l3interconnect_channel_128(void) {
	pr_info("ilf3_l3interconnect_channel_128:\n");
	regdump(regdata_ilf3_l3interconnect_channel_128, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_128));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_129[] = {
	{"ILF3_BS_l_129", 0x5a0523cc},
	{"ILF3_IPB_n_129", 0x5a052620},
};
void omap4_regdump_ilf3_l3interconnect_channel_129(void) {
	pr_info("ilf3_l3interconnect_channel_129:\n");
	regdump(regdata_ilf3_l3interconnect_channel_129, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_129));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_130[] = {
	{"ILF3_BS_l_130", 0x5a0523d0},
	{"ILF3_IPB_n_130", 0x5a052624},
};
void omap4_regdump_ilf3_l3interconnect_channel_130(void) {
	pr_info("ilf3_l3interconnect_channel_130:\n");
	regdump(regdata_ilf3_l3interconnect_channel_130, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_130));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_131[] = {
	{"ILF3_BS_l_131", 0x5a0523d4},
	{"ILF3_IPB_n_131", 0x5a052628},
};
void omap4_regdump_ilf3_l3interconnect_channel_131(void) {
	pr_info("ilf3_l3interconnect_channel_131:\n");
	regdump(regdata_ilf3_l3interconnect_channel_131, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_131));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_132[] = {
	{"ILF3_BS_l_132", 0x5a0523d8},
	{"ILF3_IPB_n_132", 0x5a05262c},
};
void omap4_regdump_ilf3_l3interconnect_channel_132(void) {
	pr_info("ilf3_l3interconnect_channel_132:\n");
	regdump(regdata_ilf3_l3interconnect_channel_132, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_132));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_133[] = {
	{"ILF3_BS_l_133", 0x5a0523dc},
	{"ILF3_IPB_n_133", 0x5a052630},
};
void omap4_regdump_ilf3_l3interconnect_channel_133(void) {
	pr_info("ilf3_l3interconnect_channel_133:\n");
	regdump(regdata_ilf3_l3interconnect_channel_133, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_133));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_134[] = {
	{"ILF3_BS_l_134", 0x5a0523e0},
	{"ILF3_IPB_n_134", 0x5a052634},
};
void omap4_regdump_ilf3_l3interconnect_channel_134(void) {
	pr_info("ilf3_l3interconnect_channel_134:\n");
	regdump(regdata_ilf3_l3interconnect_channel_134, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_134));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_135[] = {
	{"ILF3_BS_l_135", 0x5a0523e4},
	{"ILF3_IPB_n_135", 0x5a052638},
};
void omap4_regdump_ilf3_l3interconnect_channel_135(void) {
	pr_info("ilf3_l3interconnect_channel_135:\n");
	regdump(regdata_ilf3_l3interconnect_channel_135, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_135));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_136[] = {
	{"ILF3_BS_l_136", 0x5a0523e8},
	{"ILF3_IPB_n_136", 0x5a05263c},
};
void omap4_regdump_ilf3_l3interconnect_channel_136(void) {
	pr_info("ilf3_l3interconnect_channel_136:\n");
	regdump(regdata_ilf3_l3interconnect_channel_136, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_136));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_137[] = {
	{"ILF3_BS_l_137", 0x5a0523ec},
	{"ILF3_IPB_n_137", 0x5a052640},
};
void omap4_regdump_ilf3_l3interconnect_channel_137(void) {
	pr_info("ilf3_l3interconnect_channel_137:\n");
	regdump(regdata_ilf3_l3interconnect_channel_137, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_137));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_138[] = {
	{"ILF3_BS_l_138", 0x5a0523f0},
	{"ILF3_IPB_n_138", 0x5a052644},
};
void omap4_regdump_ilf3_l3interconnect_channel_138(void) {
	pr_info("ilf3_l3interconnect_channel_138:\n");
	regdump(regdata_ilf3_l3interconnect_channel_138, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_138));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_139[] = {
	{"ILF3_BS_l_139", 0x5a0523f4},
	{"ILF3_IPB_n_139", 0x5a052648},
};
void omap4_regdump_ilf3_l3interconnect_channel_139(void) {
	pr_info("ilf3_l3interconnect_channel_139:\n");
	regdump(regdata_ilf3_l3interconnect_channel_139, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_139));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_140[] = {
	{"ILF3_BS_l_140", 0x5a0523f8},
	{"ILF3_IPB_n_140", 0x5a05264c},
};
void omap4_regdump_ilf3_l3interconnect_channel_140(void) {
	pr_info("ilf3_l3interconnect_channel_140:\n");
	regdump(regdata_ilf3_l3interconnect_channel_140, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_140));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_141[] = {
	{"ILF3_BS_l_141", 0x5a0523fc},
	{"ILF3_IPB_n_141", 0x5a052650},
};
void omap4_regdump_ilf3_l3interconnect_channel_141(void) {
	pr_info("ilf3_l3interconnect_channel_141:\n");
	regdump(regdata_ilf3_l3interconnect_channel_141, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_141));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_142[] = {
	{"ILF3_BS_l_142", 0x5a052400},
	{"ILF3_IPB_n_142", 0x5a052654},
};
void omap4_regdump_ilf3_l3interconnect_channel_142(void) {
	pr_info("ilf3_l3interconnect_channel_142:\n");
	regdump(regdata_ilf3_l3interconnect_channel_142, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_142));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_143[] = {
	{"ILF3_BS_l_143", 0x5a052404},
	{"ILF3_IPB_n_143", 0x5a052658},
};
void omap4_regdump_ilf3_l3interconnect_channel_143(void) {
	pr_info("ilf3_l3interconnect_channel_143:\n");
	regdump(regdata_ilf3_l3interconnect_channel_143, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_143));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_144[] = {
	{"ILF3_BS_l_144", 0x5a052408},
	{"ILF3_IPB_n_144", 0x5a05265c},
};
void omap4_regdump_ilf3_l3interconnect_channel_144(void) {
	pr_info("ilf3_l3interconnect_channel_144:\n");
	regdump(regdata_ilf3_l3interconnect_channel_144, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_144));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_145[] = {
	{"ILF3_BS_l_145", 0x5a05240c},
	{"ILF3_IPB_n_145", 0x5a052660},
};
void omap4_regdump_ilf3_l3interconnect_channel_145(void) {
	pr_info("ilf3_l3interconnect_channel_145:\n");
	regdump(regdata_ilf3_l3interconnect_channel_145, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_145));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_146[] = {
	{"ILF3_BS_l_146", 0x5a052410},
	{"ILF3_IPB_n_146", 0x5a052664},
};
void omap4_regdump_ilf3_l3interconnect_channel_146(void) {
	pr_info("ilf3_l3interconnect_channel_146:\n");
	regdump(regdata_ilf3_l3interconnect_channel_146, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_146));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_147[] = {
	{"ILF3_BS_l_147", 0x5a052414},
	{"ILF3_IPB_n_147", 0x5a052668},
};
void omap4_regdump_ilf3_l3interconnect_channel_147(void) {
	pr_info("ilf3_l3interconnect_channel_147:\n");
	regdump(regdata_ilf3_l3interconnect_channel_147, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_147));
}

const struct reginfo regdata_ilf3_l3interconnect_channel_148[] = {
	{"ILF3_BS_l_148", 0x5a052418},
	{"ILF3_IPB_n_148", 0x5a05266c},
	{"ILF3_IPB_n_149", 0x5a052670},
	{"ILF3_IPB_n_150", 0x5a052674},
	{"ILF3_IPB_n_151", 0x5a052678},
	{"ILF3_IPB_n_152", 0x5a05267c},
	{"ILF3_IPB_n_153", 0x5a052680},
	{"ILF3_IPB_n_154", 0x5a052684},
	{"ILF3_IPB_n_155", 0x5a052688},
	{"ILF3_IPB_n_156", 0x5a05268c},
	{"ILF3_IPB_n_157", 0x5a052690},
	{"ILF3_IPB_n_158", 0x5a052694},
	{"ILF3_IPB_n_159", 0x5a052698},
	{"ILF3_IPB_n_160", 0x5a05269c},
	{"ILF3_IPB_n_161", 0x5a0526a0},
	{"ILF3_IPB_n_162", 0x5a0526a4},
	{"ILF3_IPB_n_163", 0x5a0526a8},
	{"ILF3_IPB_n_164", 0x5a0526ac},
	{"ILF3_IPB_n_165", 0x5a0526b0},
	{"ILF3_IPB_n_166", 0x5a0526b4},
	{"ILF3_IPB_n_167", 0x5a0526b8},
	{"ILF3_IPB_n_168", 0x5a0526bc},
	{"ILF3_IPB_n_169", 0x5a0526c0},
	{"ILF3_IPB_n_170", 0x5a0526c4},
	{"ILF3_IPB_n_171", 0x5a0526c8},
	{"ILF3_IPB_n_172", 0x5a0526cc},
	{"ILF3_IPB_n_173", 0x5a0526d0},
	{"ILF3_IPB_n_174", 0x5a0526d4},
	{"ILF3_IPB_n_175", 0x5a0526d8},
	{"ILF3_IPB_n_176", 0x5a0526dc},
	{"ILF3_IPB_n_177", 0x5a0526e0},
	{"ILF3_IPB_n_178", 0x5a0526e4},
	{"ILF3_IPB_n_179", 0x5a0526e8},
	{"ILF3_IPB_n_180", 0x5a0526ec},
	{"ILF3_IPB_n_181", 0x5a0526f0},
	{"ILF3_IPB_n_182", 0x5a0526f4},
	{"ILF3_IPB_n_183", 0x5a0526f8},
	{"ILF3_IPB_n_184", 0x5a0526fc},
	{"ILF3_IPB_n_185", 0x5a052700},
	{"ILF3_IPB_n_186", 0x5a052704},
	{"ILF3_IPB_n_187", 0x5a052708},
	{"ILF3_IPB_n_188", 0x5a05270c},
	{"ILF3_IPB_n_189", 0x5a052710},
	{"ILF3_IPB_n_190", 0x5a052714},
	{"ILF3_IPB_n_191", 0x5a052718},
	{"ILF3_IPB_n_192", 0x5a05271c},
	{"ILF3_IPB_n_193", 0x5a052720},
	{"ILF3_IPB_n_194", 0x5a052724},
	{"ILF3_IPB_n_195", 0x5a052728},
	{"ILF3_IPB_n_196", 0x5a05272c},
	{"ILF3_IPB_n_197", 0x5a052730},
	{"ILF3_IPB_n_198", 0x5a052734},
	{"ILF3_IPB_n_199", 0x5a052738},
	{"ILF3_IPB_n_200", 0x5a05273c},
	{"ILF3_IPB_n_201", 0x5a052740},
	{"ILF3_IPB_n_202", 0x5a052744},
	{"ILF3_IPB_n_203", 0x5a052748},
	{"ILF3_IPB_n_204", 0x5a05274c},
	{"ILF3_IPB_n_205", 0x5a052750},
	{"ILF3_IPB_n_206", 0x5a052754},
	{"ILF3_IPB_n_207", 0x5a052758},
	{"ILF3_IPB_n_208", 0x5a05275c},
	{"ILF3_IPB_n_209", 0x5a052760},
	{"ILF3_IPB_n_210", 0x5a052764},
	{"ILF3_IPB_n_211", 0x5a052768},
	{"ILF3_IPB_n_212", 0x5a05276c},
	{"ILF3_IPB_n_213", 0x5a052770},
	{"ILF3_IPB_n_214", 0x5a052774},
	{"ILF3_IPB_n_215", 0x5a052778},
	{"ILF3_IPB_n_216", 0x5a05277c},
	{"ILF3_IPB_n_217", 0x5a052780},
	{"ILF3_IPB_n_218", 0x5a052784},
	{"ILF3_IPB_n_219", 0x5a052788},
	{"ILF3_IPB_n_220", 0x5a05278c},
	{"ILF3_IPB_n_221", 0x5a052790},
	{"ILF3_IPB_n_222", 0x5a052794},
	{"ILF3_IPB_n_223", 0x5a052798},
	{"ILF3_IPB_n_224", 0x5a05279c},
	{"ILF3_IPB_n_225", 0x5a0527a0},
	{"ILF3_IPB_n_226", 0x5a0527a4},
	{"ILF3_IPB_n_227", 0x5a0527a8},
	{"ILF3_IPB_n_228", 0x5a0527ac},
	{"ILF3_IPB_n_229", 0x5a0527b0},
	{"ILF3_IPB_n_230", 0x5a0527b4},
	{"ILF3_IPB_n_231", 0x5a0527b8},
	{"ILF3_IPB_n_232", 0x5a0527bc},
	{"ILF3_IPB_n_233", 0x5a0527c0},
	{"ILF3_IPB_n_234", 0x5a0527c4},
	{"ILF3_IPB_n_235", 0x5a0527c8},
	{"ILF3_IPB_n_236", 0x5a0527cc},
	{"ILF3_IPB_n_237", 0x5a0527d0},
	{"ILF3_IPB_n_238", 0x5a0527d4},
	{"ILF3_IPB_n_239", 0x5a0527d8},
	{"ILF3_IPB_n_240", 0x5a0527dc},
	{"ILF3_IPB_n_241", 0x5a0527e0},
	{"ILF3_IPB_n_242", 0x5a0527e4},
	{"ILF3_IPB_n_243", 0x5a0527e8},
	{"ILF3_IPB_n_244", 0x5a0527ec},
	{"ILF3_IPB_n_245", 0x5a0527f0},
	{"ILF3_IPB_n_246", 0x5a0527f4},
	{"ILF3_IPB_n_247", 0x5a0527f8},
	{"ILF3_IPB_n_248", 0x5a0527fc},
	{"ILF3_IPB_n_249", 0x5a052800},
	{"ILF3_IPB_n_250", 0x5a052804},
	{"ILF3_IPB_n_251", 0x5a052808},
	{"ILF3_IPB_n_252", 0x5a05280c},
	{"ILF3_IPB_n_253", 0x5a052810},
	{"ILF3_IPB_n_254", 0x5a052814},
	{"ILF3_IPB_n_255", 0x5a052818},
	{"ILF3_IPB_n_256", 0x5a05281c},
	{"ILF3_IPB_n_257", 0x5a052820},
	{"ILF3_IPB_n_258", 0x5a052824},
	{"ILF3_IPB_n_259", 0x5a052828},
	{"ILF3_IPB_n_260", 0x5a05282c},
	{"ILF3_IPB_n_261", 0x5a052830},
	{"ILF3_IPB_n_262", 0x5a052834},
	{"ILF3_IPB_n_263", 0x5a052838},
	{"ILF3_IPB_n_264", 0x5a05283c},
	{"ILF3_IPB_n_265", 0x5a052840},
	{"ILF3_IPB_n_266", 0x5a052844},
	{"ILF3_IPB_n_267", 0x5a052848},
	{"ILF3_IPB_n_268", 0x5a05284c},
	{"ILF3_IPB_n_269", 0x5a052850},
	{"ILF3_IPB_n_270", 0x5a052854},
	{"ILF3_IPB_n_271", 0x5a052858},
	{"ILF3_IPB_n_272", 0x5a05285c},
	{"ILF3_IPB_n_273", 0x5a052860},
	{"ILF3_IPB_n_274", 0x5a052864},
	{"ILF3_IPB_n_275", 0x5a052868},
	{"ILF3_IPB_n_276", 0x5a05286c},
	{"ILF3_IPB_n_277", 0x5a052870},
	{"ILF3_IPB_n_278", 0x5a052874},
	{"ILF3_IPB_n_279", 0x5a052878},
	{"ILF3_IPB_n_280", 0x5a05287c},
	{"ILF3_IPB_n_281", 0x5a052880},
	{"ILF3_IPB_n_282", 0x5a052884},
	{"ILF3_IPB_n_283", 0x5a052888},
	{"ILF3_IPB_n_284", 0x5a05288c},
	{"ILF3_IPB_n_285", 0x5a052890},
	{"ILF3_IPB_n_286", 0x5a052894},
	{"ILF3_IPB_n_287", 0x5a052898},
	{"ILF3_IPB_n_288", 0x5a05289c},
	{"ILF3_IPB_n_289", 0x5a0528a0},
	{"ILF3_IPB_n_290", 0x5a0528a4},
	{"ILF3_IPB_n_291", 0x5a0528a8},
	{"ILF3_IPB_n_292", 0x5a0528ac},
	{"ILF3_IPB_n_293", 0x5a0528b0},
	{"ILF3_IPB_n_294", 0x5a0528b4},
	{"ILF3_IPB_n_295", 0x5a0528b8},
	{"ILF3_IPB_n_296", 0x5a0528bc},
	{"ILF3_IPB_n_297", 0x5a0528c0},
	{"ILF3_IPB_n_298", 0x5a0528c4},
	{"ILF3_IPB_n_299", 0x5a0528c8},
	{"ILF3_IPB_n_300", 0x5a0528cc},
	{"ILF3_IPB_n_301", 0x5a0528d0},
	{"ILF3_IPB_n_302", 0x5a0528d4},
	{"ILF3_IPB_n_303", 0x5a0528d8},
	{"ILF3_IPB_n_304", 0x5a0528dc},
	{"ILF3_IPB_n_305", 0x5a0528e0},
	{"ILF3_IPB_n_306", 0x5a0528e4},
	{"ILF3_IPB_n_307", 0x5a0528e8},
	{"ILF3_IPB_n_308", 0x5a0528ec},
	{"ILF3_IPB_n_309", 0x5a0528f0},
	{"ILF3_IPB_n_310", 0x5a0528f4},
	{"ILF3_IPB_n_311", 0x5a0528f8},
	{"ILF3_IPB_n_312", 0x5a0528fc},
	{"ILF3_IPB_n_313", 0x5a052900},
	{"ILF3_IPB_n_314", 0x5a052904},
	{"ILF3_IPB_n_315", 0x5a052908},
	{"ILF3_IPB_n_316", 0x5a05290c},
	{"ILF3_IPB_n_317", 0x5a052910},
	{"ILF3_IPB_n_318", 0x5a052914},
	{"ILF3_IPB_n_319", 0x5a052918},
	{"ILF3_IPB_n_320", 0x5a05291c},
	{"ILF3_IPB_n_321", 0x5a052920},
	{"ILF3_IPB_n_322", 0x5a052924},
	{"ILF3_IPB_n_323", 0x5a052928},
	{"ILF3_IPB_n_324", 0x5a05292c},
	{"ILF3_IPB_n_325", 0x5a052930},
	{"ILF3_IPB_n_326", 0x5a052934},
	{"ILF3_IPB_n_327", 0x5a052938},
	{"ILF3_IPB_n_328", 0x5a05293c},
	{"ILF3_IPB_n_329", 0x5a052940},
	{"ILF3_IPB_n_330", 0x5a052944},
	{"ILF3_IPB_n_331", 0x5a052948},
	{"ILF3_IPB_n_332", 0x5a05294c},
	{"ILF3_IPB_n_333", 0x5a052950},
	{"ILF3_IPB_n_334", 0x5a052954},
	{"ILF3_IPB_n_335", 0x5a052958},
	{"ILF3_IPB_n_336", 0x5a05295c},
	{"ILF3_IPB_n_337", 0x5a052960},
	{"ILF3_IPB_n_338", 0x5a052964},
	{"ILF3_IPB_n_339", 0x5a052968},
	{"ILF3_IPB_n_340", 0x5a05296c},
	{"ILF3_IPB_n_341", 0x5a052970},
	{"ILF3_IPB_n_342", 0x5a052974},
	{"ILF3_IPB_n_343", 0x5a052978},
	{"ILF3_IPB_n_344", 0x5a05297c},
	{"ILF3_IPB_n_345", 0x5a052980},
	{"ILF3_IPB_n_346", 0x5a052984},
	{"ILF3_IPB_n_347", 0x5a052988},
	{"ILF3_IPB_n_348", 0x5a05298c},
	{"ILF3_IPB_n_349", 0x5a052990},
	{"ILF3_IPB_n_350", 0x5a052994},
	{"ILF3_IPB_n_351", 0x5a052998},
	{"ILF3_IPB_n_352", 0x5a05299c},
	{"ILF3_IPB_n_353", 0x5a0529a0},
	{"ILF3_IPB_n_354", 0x5a0529a4},
	{"ILF3_IPB_n_355", 0x5a0529a8},
	{"ILF3_IPB_n_356", 0x5a0529ac},
	{"ILF3_IPB_n_357", 0x5a0529b0},
	{"ILF3_IPB_n_358", 0x5a0529b4},
	{"ILF3_IPB_n_359", 0x5a0529b8},
	{"ILF3_IPB_n_360", 0x5a0529bc},
	{"ILF3_IPB_n_361", 0x5a0529c0},
	{"ILF3_IPB_n_362", 0x5a0529c4},
	{"ILF3_IPB_n_363", 0x5a0529c8},
	{"ILF3_IPB_n_364", 0x5a0529cc},
	{"ILF3_IPB_n_365", 0x5a0529d0},
	{"ILF3_IPB_n_366", 0x5a0529d4},
	{"ILF3_IPB_n_367", 0x5a0529d8},
	{"ILF3_IPB_n_368", 0x5a0529dc},
	{"ILF3_IPB_n_369", 0x5a0529e0},
	{"ILF3_IPB_n_370", 0x5a0529e4},
	{"ILF3_IPB_n_371", 0x5a0529e8},
	{"ILF3_IPB_n_372", 0x5a0529ec},
	{"ILF3_IPB_n_373", 0x5a0529f0},
	{"ILF3_IPB_n_374", 0x5a0529f4},
	{"ILF3_IPB_n_375", 0x5a0529f8},
	{"ILF3_IPB_n_376", 0x5a0529fc},
	{"ILF3_IPB_n_377", 0x5a052a00},
	{"ILF3_IPB_n_378", 0x5a052a04},
	{"ILF3_IPB_n_379", 0x5a052a08},
	{"ILF3_IPB_n_380", 0x5a052a0c},
	{"ILF3_IPB_n_381", 0x5a052a10},
	{"ILF3_IPB_n_382", 0x5a052a14},
	{"ILF3_IPB_n_383", 0x5a052a18},
	{"ILF3_IPB_n_384", 0x5a052a1c},
	{"ILF3_IPB_n_385", 0x5a052a20},
	{"ILF3_IPB_n_386", 0x5a052a24},
	{"ILF3_IPB_n_387", 0x5a052a28},
	{"ILF3_IPB_n_388", 0x5a052a2c},
	{"ILF3_IPB_n_389", 0x5a052a30},
	{"ILF3_IPB_n_390", 0x5a052a34},
	{"ILF3_IPB_n_391", 0x5a052a38},
	{"ILF3_IPB_n_392", 0x5a052a3c},
	{"ILF3_IPB_n_393", 0x5a052a40},
	{"ILF3_IPB_n_394", 0x5a052a44},
	{"ILF3_IPB_n_395", 0x5a052a48},
	{"ILF3_IPB_n_396", 0x5a052a4c},
	{"ILF3_IPB_n_397", 0x5a052a50},
	{"ILF3_IPB_n_398", 0x5a052a54},
	{"ILF3_IPB_n_399", 0x5a052a58},
	{"ILF3_IPB_n_400", 0x5a052a5c},
	{"ILF3_IPB_n_401", 0x5a052a60},
	{"ILF3_IPB_n_402", 0x5a052a64},
	{"ILF3_IPB_n_403", 0x5a052a68},
	{"ILF3_IPB_n_404", 0x5a052a6c},
	{"ILF3_IPB_n_405", 0x5a052a70},
	{"ILF3_IPB_n_406", 0x5a052a74},
	{"ILF3_IPB_n_407", 0x5a052a78},
	{"ILF3_IPB_n_408", 0x5a052a7c},
	{"ILF3_IPB_n_409", 0x5a052a80},
	{"ILF3_IPB_n_410", 0x5a052a84},
	{"ILF3_IPB_n_411", 0x5a052a88},
	{"ILF3_IPB_n_412", 0x5a052a8c},
	{"ILF3_IPB_n_413", 0x5a052a90},
	{"ILF3_IPB_n_414", 0x5a052a94},
	{"ILF3_IPB_n_415", 0x5a052a98},
	{"ILF3_IPB_n_416", 0x5a052a9c},
	{"ILF3_IPB_n_417", 0x5a052aa0},
	{"ILF3_IPB_n_418", 0x5a052aa4},
	{"ILF3_IPB_n_419", 0x5a052aa8},
	{"ILF3_IPB_n_420", 0x5a052aac},
	{"ILF3_IPB_n_421", 0x5a052ab0},
	{"ILF3_IPB_n_422", 0x5a052ab4},
	{"ILF3_IPB_n_423", 0x5a052ab8},
	{"ILF3_IPB_n_424", 0x5a052abc},
	{"ILF3_IPB_n_425", 0x5a052ac0},
	{"ILF3_IPB_n_426", 0x5a052ac4},
	{"ILF3_IPB_n_427", 0x5a052ac8},
	{"ILF3_IPB_n_428", 0x5a052acc},
	{"ILF3_IPB_n_429", 0x5a052ad0},
	{"ILF3_IPB_n_430", 0x5a052ad4},
	{"ILF3_IPB_n_431", 0x5a052ad8},
	{"ILF3_IPB_n_432", 0x5a052adc},
	{"ILF3_IPB_n_433", 0x5a052ae0},
	{"ILF3_IPB_n_434", 0x5a052ae4},
	{"ILF3_IPB_n_435", 0x5a052ae8},
	{"ILF3_IPB_n_436", 0x5a052aec},
	{"ILF3_IPB_n_437", 0x5a052af0},
	{"ILF3_IPB_n_438", 0x5a052af4},
	{"ILF3_IPB_n_439", 0x5a052af8},
	{"ILF3_IPB_n_440", 0x5a052afc},
	{"ILF3_IPB_n_441", 0x5a052b00},
	{"ILF3_IPB_n_442", 0x5a052b04},
	{"ILF3_IPB_n_443", 0x5a052b08},
	{"ILF3_IPB_n_444", 0x5a052b0c},
	{"ILF3_IPB_n_445", 0x5a052b10},
	{"ILF3_IPB_n_446", 0x5a052b14},
	{"ILF3_IPB_n_447", 0x5a052b18},
	{"ILF3_IPB_n_448", 0x5a052b1c},
	{"ILF3_IPB_n_449", 0x5a052b20},
	{"ILF3_IPB_n_450", 0x5a052b24},
	{"ILF3_IPB_n_451", 0x5a052b28},
	{"ILF3_IPB_n_452", 0x5a052b2c},
	{"ILF3_IPB_n_453", 0x5a052b30},
	{"ILF3_IPB_n_454", 0x5a052b34},
	{"ILF3_IPB_n_455", 0x5a052b38},
	{"ILF3_IPB_n_456", 0x5a052b3c},
	{"ILF3_IPB_n_457", 0x5a052b40},
	{"ILF3_IPB_n_458", 0x5a052b44},
	{"ILF3_IPB_n_459", 0x5a052b48},
	{"ILF3_IPB_n_460", 0x5a052b4c},
	{"ILF3_IPB_n_461", 0x5a052b50},
	{"ILF3_IPB_n_462", 0x5a052b54},
	{"ILF3_IPB_n_463", 0x5a052b58},
	{"ILF3_IPB_n_464", 0x5a052b5c},
	{"ILF3_IPB_n_465", 0x5a052b60},
	{"ILF3_IPB_n_466", 0x5a052b64},
	{"ILF3_IPB_n_467", 0x5a052b68},
	{"ILF3_IPB_n_468", 0x5a052b6c},
	{"ILF3_IPB_n_469", 0x5a052b70},
	{"ILF3_IPB_n_470", 0x5a052b74},
	{"ILF3_IPB_n_471", 0x5a052b78},
	{"ILF3_IPB_n_472", 0x5a052b7c},
	{"ILF3_IPB_n_473", 0x5a052b80},
	{"ILF3_IPB_n_474", 0x5a052b84},
	{"ILF3_IPB_n_475", 0x5a052b88},
	{"ILF3_IPB_n_476", 0x5a052b8c},
	{"ILF3_IPB_n_477", 0x5a052b90},
	{"ILF3_IPB_n_478", 0x5a052b94},
	{"ILF3_IPB_n_479", 0x5a052b98},
	{"ILF3_IPB_n_480", 0x5a052b9c},
	{"ILF3_IPB_n_481", 0x5a052ba0},
	{"ILF3_IPB_n_482", 0x5a052ba4},
	{"ILF3_IPB_n_483", 0x5a052ba8},
	{"ILF3_IPB_n_484", 0x5a052bac},
	{"ILF3_IPB_n_485", 0x5a052bb0},
	{"ILF3_IPB_n_486", 0x5a052bb4},
	{"ILF3_IPB_n_487", 0x5a052bb8},
	{"ILF3_IPB_n_488", 0x5a052bbc},
	{"ILF3_IPB_n_489", 0x5a052bc0},
	{"ILF3_IPB_n_490", 0x5a052bc4},
	{"ILF3_IPB_n_491", 0x5a052bc8},
	{"ILF3_IPB_n_492", 0x5a052bcc},
	{"ILF3_IPB_n_493", 0x5a052bd0},
	{"ILF3_IPB_n_494", 0x5a052bd4},
	{"ILF3_IPB_n_495", 0x5a052bd8},
	{"ILF3_IPB_n_496", 0x5a052bdc},
	{"ILF3_IPB_n_497", 0x5a052be0},
	{"ILF3_IPB_n_498", 0x5a052be4},
	{"ILF3_IPB_n_499", 0x5a052be8},
	{"ILF3_IPB_n_500", 0x5a052bec},
	{"ILF3_IPB_n_501", 0x5a052bf0},
	{"ILF3_IPB_n_502", 0x5a052bf4},
	{"ILF3_IPB_n_503", 0x5a052bf8},
	{"ILF3_IPB_n_504", 0x5a052bfc},
	{"ILF3_IPB_n_505", 0x5a052c00},
	{"ILF3_IPB_n_506", 0x5a052c04},
	{"ILF3_IPB_n_507", 0x5a052c08},
	{"ILF3_IPB_n_508", 0x5a052c0c},
	{"ILF3_IPB_n_509", 0x5a052c10},
	{"ILF3_IPB_n_510", 0x5a052c14},
	{"ILF3_IPB_n_511", 0x5a052c18},
	{"ILF3_IPB_n_512", 0x5a052c1c},
	{"ILF3_IPB_n_513", 0x5a052c20},
	{"ILF3_IPB_n_514", 0x5a052c24},
	{"ILF3_IPB_n_515", 0x5a052c28},
	{"ILF3_IPB_n_516", 0x5a052c2c},
	{"ILF3_IPB_n_517", 0x5a052c30},
	{"ILF3_IPB_n_518", 0x5a052c34},
	{"ILF3_IPB_n_519", 0x5a052c38},
	{"ILF3_IPB_n_520", 0x5a052c3c},
	{"ILF3_IPB_n_521", 0x5a052c40},
	{"ILF3_IPB_n_522", 0x5a052c44},
	{"ILF3_IPB_n_523", 0x5a052c48},
	{"ILF3_IPB_n_524", 0x5a052c4c},
	{"ILF3_IPB_n_525", 0x5a052c50},
	{"ILF3_IPB_n_526", 0x5a052c54},
	{"ILF3_IPB_n_527", 0x5a052c58},
	{"ILF3_IPB_n_528", 0x5a052c5c},
	{"ILF3_IPB_n_529", 0x5a052c60},
	{"ILF3_IPB_n_530", 0x5a052c64},
	{"ILF3_IPB_n_531", 0x5a052c68},
	{"ILF3_IPB_n_532", 0x5a052c6c},
	{"ILF3_IPB_n_533", 0x5a052c70},
	{"ILF3_IPB_n_534", 0x5a052c74},
	{"ILF3_IPB_n_535", 0x5a052c78},
	{"ILF3_IPB_n_536", 0x5a052c7c},
	{"ILF3_IPB_n_537", 0x5a052c80},
	{"ILF3_IPB_n_538", 0x5a052c84},
	{"ILF3_IPB_n_539", 0x5a052c88},
	{"ILF3_IPB_n_540", 0x5a052c8c},
	{"ILF3_IPB_n_541", 0x5a052c90},
	{"ILF3_IPB_n_542", 0x5a052c94},
	{"ILF3_IPB_n_543", 0x5a052c98},
	{"ILF3_IPB_n_544", 0x5a052c9c},
	{"ILF3_IPB_n_545", 0x5a052ca0},
	{"ILF3_IPB_n_546", 0x5a052ca4},
	{"ILF3_IPB_n_547", 0x5a052ca8},
	{"ILF3_IPB_n_548", 0x5a052cac},
	{"ILF3_IPB_n_549", 0x5a052cb0},
	{"ILF3_IPB_n_550", 0x5a052cb4},
	{"ILF3_IPB_n_551", 0x5a052cb8},
	{"ILF3_IPB_n_552", 0x5a052cbc},
	{"ILF3_IPB_n_553", 0x5a052cc0},
	{"ILF3_IPB_n_554", 0x5a052cc4},
	{"ILF3_IPB_n_555", 0x5a052cc8},
	{"ILF3_IPB_n_556", 0x5a052ccc},
	{"ILF3_IPB_n_557", 0x5a052cd0},
	{"ILF3_IPB_n_558", 0x5a052cd4},
	{"ILF3_IPB_n_559", 0x5a052cd8},
	{"ILF3_IPB_n_560", 0x5a052cdc},
	{"ILF3_IPB_n_561", 0x5a052ce0},
	{"ILF3_IPB_n_562", 0x5a052ce4},
	{"ILF3_IPB_n_563", 0x5a052ce8},
	{"ILF3_IPB_n_564", 0x5a052cec},
	{"ILF3_IPB_n_565", 0x5a052cf0},
	{"ILF3_IPB_n_566", 0x5a052cf4},
	{"ILF3_IPB_n_567", 0x5a052cf8},
	{"ILF3_IPB_n_568", 0x5a052cfc},
	{"ILF3_IPB_n_569", 0x5a052d00},
	{"ILF3_IPB_n_570", 0x5a052d04},
	{"ILF3_IPB_n_571", 0x5a052d08},
	{"ILF3_IPB_n_572", 0x5a052d0c},
	{"ILF3_IPB_n_573", 0x5a052d10},
	{"ILF3_IPB_n_574", 0x5a052d14},
	{"ILF3_IPB_n_575", 0x5a052d18},
	{"ILF3_IPB_n_576", 0x5a052d1c},
	{"ILF3_IPB_n_577", 0x5a052d20},
	{"ILF3_IPB_n_578", 0x5a052d24},
	{"ILF3_IPB_n_579", 0x5a052d28},
	{"ILF3_IPB_n_580", 0x5a052d2c},
	{"ILF3_IPB_n_581", 0x5a052d30},
	{"ILF3_IPB_n_582", 0x5a052d34},
	{"ILF3_IPB_n_583", 0x5a052d38},
	{"ILF3_IPB_n_584", 0x5a052d3c},
	{"ILF3_IPB_n_585", 0x5a052d40},
	{"ILF3_IPB_n_586", 0x5a052d44},
	{"ILF3_IPB_n_587", 0x5a052d48},
	{"ILF3_IPB_n_588", 0x5a052d4c},
	{"ILF3_IPB_n_589", 0x5a052d50},
	{"ILF3_IPB_n_590", 0x5a052d54},
	{"ILF3_IPB_n_591", 0x5a052d58},
	{"ILF3_IPB_n_592", 0x5a052d5c},
	{"ILF3_IPB_n_593", 0x5a052d60},
	{"ILF3_IPB_n_594", 0x5a052d64},
	{"ILF3_IPB_n_595", 0x5a052d68},
	{"ILF3_IPB_n_596", 0x5a052d6c},
	{"ILF3_IPB_n_597", 0x5a052d70},
	{"ILF3_IPB_n_598", 0x5a052d74},
	{"ILF3_IPB_n_599", 0x5a052d78},
	{"ILF3_IPB_n_600", 0x5a052d7c},
	{"ILF3_IPB_n_601", 0x5a052d80},
	{"ILF3_IPB_n_602", 0x5a052d84},
	{"ILF3_IPB_n_603", 0x5a052d88},
	{"ILF3_IPB_n_604", 0x5a052d8c},
	{"ILF3_IPB_n_605", 0x5a052d90},
	{"ILF3_IPB_n_606", 0x5a052d94},
	{"ILF3_IPB_n_607", 0x5a052d98},
	{"ILF3_IPB_n_608", 0x5a052d9c},
	{"ILF3_IPB_n_609", 0x5a052da0},
	{"ILF3_IPB_n_610", 0x5a052da4},
	{"ILF3_IPB_n_611", 0x5a052da8},
	{"ILF3_IPB_n_612", 0x5a052dac},
	{"ILF3_IPB_n_613", 0x5a052db0},
	{"ILF3_IPB_n_614", 0x5a052db4},
	{"ILF3_IPB_n_615", 0x5a052db8},
	{"ILF3_IPB_n_616", 0x5a052dbc},
	{"ILF3_IPB_n_617", 0x5a052dc0},
	{"ILF3_IPB_n_618", 0x5a052dc4},
	{"ILF3_IPB_n_619", 0x5a052dc8},
	{"ILF3_IPB_n_620", 0x5a052dcc},
	{"ILF3_IPB_n_621", 0x5a052dd0},
	{"ILF3_IPB_n_622", 0x5a052dd4},
	{"ILF3_IPB_n_623", 0x5a052dd8},
	{"ILF3_IPB_n_624", 0x5a052ddc},
	{"ILF3_IPB_n_625", 0x5a052de0},
	{"ILF3_IPB_n_626", 0x5a052de4},
	{"ILF3_IPB_n_627", 0x5a052de8},
	{"ILF3_IPB_n_628", 0x5a052dec},
	{"ILF3_IPB_n_629", 0x5a052df0},
	{"ILF3_IPB_n_630", 0x5a052df4},
	{"ILF3_IPB_n_631", 0x5a052df8},
	{"ILF3_IPB_n_632", 0x5a052dfc},
	{"ILF3_IPB_n_633", 0x5a052e00},
	{"ILF3_IPB_n_634", 0x5a052e04},
	{"ILF3_IPB_n_635", 0x5a052e08},
	{"ILF3_IPB_n_636", 0x5a052e0c},
	{"ILF3_IPB_n_637", 0x5a052e10},
	{"ILF3_IPB_n_638", 0x5a052e14},
	{"ILF3_IPB_n_639", 0x5a052e18},
	{"ILF3_IPB_n_640", 0x5a052e1c},
	{"ILF3_IPB_n_641", 0x5a052e20},
	{"ILF3_IPB_n_642", 0x5a052e24},
	{"ILF3_IPB_n_643", 0x5a052e28},
	{"ILF3_IPB_n_644", 0x5a052e2c},
	{"ILF3_IPB_n_645", 0x5a052e30},
	{"ILF3_IPB_n_646", 0x5a052e34},
	{"ILF3_IPB_n_647", 0x5a052e38},
	{"ILF3_IPB_n_648", 0x5a052e3c},
	{"ILF3_IPB_n_649", 0x5a052e40},
	{"ILF3_IPB_n_650", 0x5a052e44},
	{"ILF3_IPB_n_651", 0x5a052e48},
	{"ILF3_IPB_n_652", 0x5a052e4c},
	{"ILF3_IPB_n_653", 0x5a052e50},
	{"ILF3_IPB_n_654", 0x5a052e54},
	{"ILF3_IPB_n_655", 0x5a052e58},
	{"ILF3_IPB_n_656", 0x5a052e5c},
	{"ILF3_IPB_n_657", 0x5a052e60},
	{"ILF3_IPB_n_658", 0x5a052e64},
	{"ILF3_IPB_n_659", 0x5a052e68},
	{"ILF3_IPB_n_660", 0x5a052e6c},
	{"ILF3_IPB_n_661", 0x5a052e70},
	{"ILF3_IPB_n_662", 0x5a052e74},
	{"ILF3_IPB_n_663", 0x5a052e78},
	{"ILF3_IPB_n_664", 0x5a052e7c},
	{"ILF3_IPB_n_665", 0x5a052e80},
	{"ILF3_IPB_n_666", 0x5a052e84},
	{"ILF3_IPB_n_667", 0x5a052e88},
	{"ILF3_IPB_n_668", 0x5a052e8c},
	{"ILF3_IPB_n_669", 0x5a052e90},
	{"ILF3_IPB_n_670", 0x5a052e94},
	{"ILF3_IPB_n_671", 0x5a052e98},
	{"ILF3_IPB_n_672", 0x5a052e9c},
	{"ILF3_IPB_n_673", 0x5a052ea0},
	{"ILF3_IPB_n_674", 0x5a052ea4},
	{"ILF3_IPB_n_675", 0x5a052ea8},
	{"ILF3_IPB_n_676", 0x5a052eac},
	{"ILF3_IPB_n_677", 0x5a052eb0},
	{"ILF3_IPB_n_678", 0x5a052eb4},
	{"ILF3_IPB_n_679", 0x5a052eb8},
	{"ILF3_IPB_n_680", 0x5a052ebc},
	{"ILF3_IPB_n_681", 0x5a052ec0},
	{"ILF3_IPB_n_682", 0x5a052ec4},
	{"ILF3_IPB_n_683", 0x5a052ec8},
	{"ILF3_IPB_n_684", 0x5a052ecc},
	{"ILF3_IPB_n_685", 0x5a052ed0},
	{"ILF3_IPB_n_686", 0x5a052ed4},
	{"ILF3_IPB_n_687", 0x5a052ed8},
	{"ILF3_IPB_n_688", 0x5a052edc},
	{"ILF3_IPB_n_689", 0x5a052ee0},
	{"ILF3_IPB_n_690", 0x5a052ee4},
	{"ILF3_IPB_n_691", 0x5a052ee8},
	{"ILF3_IPB_n_692", 0x5a052eec},
	{"ILF3_IPB_n_693", 0x5a052ef0},
	{"ILF3_IPB_n_694", 0x5a052ef4},
	{"ILF3_IPB_n_695", 0x5a052ef8},
	{"ILF3_IPB_n_696", 0x5a052efc},
	{"ILF3_IPB_n_697", 0x5a052f00},
	{"ILF3_IPB_n_698", 0x5a052f04},
	{"ILF3_IPB_n_699", 0x5a052f08},
	{"ILF3_IPB_n_700", 0x5a052f0c},
	{"ILF3_IPB_n_701", 0x5a052f10},
	{"ILF3_IPB_n_702", 0x5a052f14},
	{"ILF3_IPB_n_703", 0x5a052f18},
};
void omap4_regdump_ilf3_l3interconnect_channel_148(void) {
	pr_info("ilf3_l3interconnect_channel_148:\n");
	regdump(regdata_ilf3_l3interconnect_channel_148, ARRAY_SIZE(regdata_ilf3_l3interconnect_channel_148));
}

const struct reginfo regdata_mc3_ipgw_icont[] = {
	{"MC3_SYSCONFIG", 0x000d9408},
	{"MC3_IRQSTATUS_RAW_0", 0x000d9414},
	{"MC3_IRQSTATUS_RAW_1", 0x000d9418},
	{"MC3_IRQSTATUS_RAW_2", 0x000d941c},
	{"MC3_IRQSTATUS_RAW_3", 0x000d9420},
	{"MC3_IRQSTATUS_0", 0x000d9430},
	{"MC3_IRQSTATUS_1", 0x000d9434},
	{"MC3_IRQSTATUS_2", 0x000d9438},
	{"MC3_IRQSTATUS_3", 0x000d943c},
	{"MC3_IRQENABLE_SET_0", 0x000d944c},
	{"MC3_IRQENABLE_SET_1", 0x000d9450},
	{"MC3_IRQENABLE_SET_2", 0x000d9454},
	{"MC3_IRQENABLE_SET_3", 0x000d9458},
	{"MC3_IRQENABLE_CLR_0", 0x000d9468},
	{"MC3_IRQENABLE_CLR_1", 0x000d946c},
	{"MC3_IRQENABLE_CLR_2", 0x000d9470},
	{"MC3_IRQENABLE_CLR_3", 0x000d9474},
	{"MC3_IRQSTATUS_ACLREN", 0x000d94c0},
};
void omap4_regdump_mc3_ipgw_icont(void) {
	pr_info("mc3_ipgw_icont:\n");
	regdump(regdata_mc3_ipgw_icont, ARRAY_SIZE(regdata_mc3_ipgw_icont));
}

const struct reginfo regdata_mc3_ipgw_dsp[] = {
	{"MC3_SYSCONFIG", 0x01e99408},
	{"MC3_IRQSTATUS_RAW_0", 0x01e99414},
	{"MC3_IRQSTATUS_RAW_1", 0x01e99418},
	{"MC3_IRQSTATUS_RAW_2", 0x01e9941c},
	{"MC3_IRQSTATUS_RAW_3", 0x01e99420},
	{"MC3_IRQSTATUS_0", 0x01e99430},
	{"MC3_IRQSTATUS_1", 0x01e99434},
	{"MC3_IRQSTATUS_2", 0x01e99438},
	{"MC3_IRQSTATUS_3", 0x01e9943c},
	{"MC3_IRQENABLE_SET_0", 0x01e9944c},
	{"MC3_IRQENABLE_SET_1", 0x01e99450},
	{"MC3_IRQENABLE_SET_2", 0x01e99454},
	{"MC3_IRQENABLE_SET_3", 0x01e99458},
	{"MC3_IRQENABLE_CLR_0", 0x01e99468},
	{"MC3_IRQENABLE_CLR_1", 0x01e9946c},
	{"MC3_IRQENABLE_CLR_2", 0x01e99470},
	{"MC3_IRQENABLE_CLR_3", 0x01e99474},
	{"MC3_IRQSTATUS_ACLREN", 0x01e994c0},
};
void omap4_regdump_mc3_ipgw_dsp(void) {
	pr_info("mc3_ipgw_dsp:\n");
	regdump(regdata_mc3_ipgw_dsp, ARRAY_SIZE(regdata_mc3_ipgw_dsp));
}

const struct reginfo regdata_mc3_ipgw_l3interconnect[] = {
	{"MC3_SYSCONFIG", 0x5a059408},
	{"MC3_IRQSTATUS_RAW_0", 0x5a059414},
	{"MC3_IRQSTATUS_RAW_1", 0x5a059418},
	{"MC3_IRQSTATUS_RAW_2", 0x5a05941c},
	{"MC3_IRQSTATUS_RAW_3", 0x5a059420},
	{"MC3_IRQSTATUS_0", 0x5a059430},
	{"MC3_IRQSTATUS_1", 0x5a059434},
	{"MC3_IRQSTATUS_2", 0x5a059438},
	{"MC3_IRQSTATUS_3", 0x5a05943c},
	{"MC3_IRQENABLE_SET_0", 0x5a05944c},
	{"MC3_IRQENABLE_SET_1", 0x5a059450},
	{"MC3_IRQENABLE_SET_2", 0x5a059454},
	{"MC3_IRQENABLE_SET_3", 0x5a059458},
	{"MC3_IRQENABLE_CLR_0", 0x5a059468},
	{"MC3_IRQENABLE_CLR_1", 0x5a05946c},
	{"MC3_IRQENABLE_CLR_2", 0x5a059470},
	{"MC3_IRQENABLE_CLR_3", 0x5a059474},
	{"MC3_IRQSTATUS_ACLREN", 0x5a0594c0},
};
void omap4_regdump_mc3_ipgw_l3interconnect(void) {
	pr_info("mc3_ipgw_l3interconnect:\n");
	regdump(regdata_mc3_ipgw_l3interconnect, ARRAY_SIZE(regdata_mc3_ipgw_l3interconnect));
}

const struct reginfo regdata_mc3_bfsw_icont[] = {
	{"VIEWMODE", 0x000d9200},
	{"MSTID1", 0x000d9204},
	{"MSTID2", 0x000d9208},
};
void omap4_regdump_mc3_bfsw_icont(void) {
	pr_info("mc3_bfsw_icont:\n");
	regdump(regdata_mc3_bfsw_icont, ARRAY_SIZE(regdata_mc3_bfsw_icont));
}

const struct reginfo regdata_mc3_bfsw_dsp[] = {
	{"VIEWMODE", 0x01e99200},
	{"MSTID1", 0x01e99204},
	{"MSTID2", 0x01e99208},
};
void omap4_regdump_mc3_bfsw_dsp(void) {
	pr_info("mc3_bfsw_dsp:\n");
	regdump(regdata_mc3_bfsw_dsp, ARRAY_SIZE(regdata_mc3_bfsw_dsp));
}

const struct reginfo regdata_mc3_bfsw_l3interconnect[] = {
	{"VIEWMODE", 0x5a059200},
	{"MSTID1", 0x5a059204},
	{"MSTID2", 0x5a059208},
};
void omap4_regdump_mc3_bfsw_l3interconnect(void) {
	pr_info("mc3_bfsw_l3interconnect:\n");
	regdump(regdata_mc3_bfsw_l3interconnect, ARRAY_SIZE(regdata_mc3_bfsw_l3interconnect));
}

const struct reginfo regdata_mc3_mmr_icont[] = {
	{"MC_PID", 0x000d9000},
	{"MC_CNT", 0x000d9004},
	{"MC_CTRL", 0x000d9008},
	{"MC_PARAM0", 0x000d900c},
	{"MC_PARAM1", 0x000d9010},
	{"MC_ADDR_0", 0x000d9018},
	{"MC_ADDR_1", 0x000d901c},
	{"MC_ADDR_2", 0x000d9020},
	{"MC_ADDR_3", 0x000d9024},
};
void omap4_regdump_mc3_mmr_icont(void) {
	pr_info("mc3_mmr_icont:\n");
	regdump(regdata_mc3_mmr_icont, ARRAY_SIZE(regdata_mc3_mmr_icont));
}

const struct reginfo regdata_mc3_mmr_dsp[] = {
	{"MC_PID", 0x01e99000},
	{"MC_CNT", 0x01e99004},
	{"MC_CTRL", 0x01e99008},
	{"MC_PARAM0", 0x01e9900c},
	{"MC_PARAM1", 0x01e99010},
	{"MC_ADDR_0", 0x01e99018},
	{"MC_ADDR_1", 0x01e9901c},
	{"MC_ADDR_2", 0x01e99020},
	{"MC_ADDR_3", 0x01e99024},
};
void omap4_regdump_mc3_mmr_dsp(void) {
	pr_info("mc3_mmr_dsp:\n");
	regdump(regdata_mc3_mmr_dsp, ARRAY_SIZE(regdata_mc3_mmr_dsp));
}

const struct reginfo regdata_mc3_mmr_l3interconnect[] = {
	{"MC_PID", 0x5a059000},
	{"MC_CNT", 0x5a059004},
	{"MC_CTRL", 0x5a059008},
	{"MC_PARAM0", 0x5a05900c},
	{"MC_PARAM1", 0x5a059010},
	{"MC_ADDR_0", 0x5a059018},
	{"MC_ADDR_1", 0x5a05901c},
	{"MC_ADDR_2", 0x5a059020},
	{"MC_ADDR_3", 0x5a059024},
};
void omap4_regdump_mc3_mmr_l3interconnect(void) {
	pr_info("mc3_mmr_l3interconnect:\n");
	regdump(regdata_mc3_mmr_l3interconnect, ARRAY_SIZE(regdata_mc3_mmr_l3interconnect));
}

const struct reginfo regdata_cortexm3_wkup[] = {
	{"CORTEXM3_CTRL_REG", 0x55081000},
	{"STANDBY_CORE_SYSCONFIG", 0x55081004},
	{"IDLE_CORE_SYSCONFIG", 0x55081008},
	{"WUGEN_MEVT0", 0x5508100c},
	{"WUGEN_MEVT1", 0x55081010},
};
void omap4_regdump_cortexm3_wkup(void) {
	pr_info("cortexm3_wkup:\n");
	regdump(regdata_cortexm3_wkup, ARRAY_SIZE(regdata_cortexm3_wkup));
}

const struct reginfo regdata_cm3_rw_table[] = {
	{"CORTEXM3_RW_PID1", 0xe00fe000},
	{"CORTEXM3_RW_PID2", 0xe00fe004},
};
void omap4_regdump_cm3_rw_table(void) {
	pr_info("cm3_rw_table:\n");
	regdump(regdata_cm3_rw_table, ARRAY_SIZE(regdata_cm3_rw_table));
}

const struct reginfo regdata_iss_top[] = {
	{"ISS_HL_REVISION", 0x52000000},
	{"ISS_HL_HWINFO", 0x52000004},
	{"ISS_HL_SYSCONFIG", 0x52000010},
	{"ISS_CTRL", 0x52000080},
	{"ISS_CLKCTRL", 0x52000084},
	{"ISS_CLKSTAT", 0x52000088},
	{"ISS_PM_STATUS", 0x5200008c},
};
void omap4_regdump_iss_top(void) {
	pr_info("iss_top:\n");
	regdump(regdata_iss_top, ARRAY_SIZE(regdata_iss_top));
	omap4_regdump_iss_top_irq_line_0();
	omap4_regdump_iss_top_irq_line_1();
	omap4_regdump_iss_top_irq_line_2();
	omap4_regdump_iss_top_irq_line_3();
	omap4_regdump_iss_top_irq_line_4();
	omap4_regdump_iss_top_irq_line_5();
}

const struct reginfo regdata_iss_top_irq_line_0[] = {
	{"ISS_HL_IRQENABLE_CLR_i_0", 0x5200002c},
	{"ISS_HL_IRQENABLE_SET_i_0", 0x52000028},
	{"ISS_HL_IRQSTATUS_RAW_i_0", 0x52000020},
	{"ISS_HL_IRQSTATUS_i_0", 0x52000024},
};
void omap4_regdump_iss_top_irq_line_0(void) {
	pr_info("iss_top_irq_line_0:\n");
	regdump(regdata_iss_top_irq_line_0, ARRAY_SIZE(regdata_iss_top_irq_line_0));
}

const struct reginfo regdata_iss_top_irq_line_1[] = {
	{"ISS_HL_IRQENABLE_CLR_i_1", 0x5200003c},
	{"ISS_HL_IRQENABLE_SET_i_1", 0x52000038},
	{"ISS_HL_IRQSTATUS_RAW_i_1", 0x52000030},
	{"ISS_HL_IRQSTATUS_i_1", 0x52000034},
};
void omap4_regdump_iss_top_irq_line_1(void) {
	pr_info("iss_top_irq_line_1:\n");
	regdump(regdata_iss_top_irq_line_1, ARRAY_SIZE(regdata_iss_top_irq_line_1));
}

const struct reginfo regdata_iss_top_irq_line_2[] = {
	{"ISS_HL_IRQENABLE_CLR_i_2", 0x5200004c},
	{"ISS_HL_IRQENABLE_SET_i_2", 0x52000048},
	{"ISS_HL_IRQSTATUS_RAW_i_2", 0x52000040},
	{"ISS_HL_IRQSTATUS_i_2", 0x52000044},
};
void omap4_regdump_iss_top_irq_line_2(void) {
	pr_info("iss_top_irq_line_2:\n");
	regdump(regdata_iss_top_irq_line_2, ARRAY_SIZE(regdata_iss_top_irq_line_2));
}

const struct reginfo regdata_iss_top_irq_line_3[] = {
	{"ISS_HL_IRQENABLE_CLR_i_3", 0x5200005c},
	{"ISS_HL_IRQENABLE_SET_i_3", 0x52000058},
	{"ISS_HL_IRQSTATUS_RAW_i_3", 0x52000050},
	{"ISS_HL_IRQSTATUS_i_3", 0x52000054},
};
void omap4_regdump_iss_top_irq_line_3(void) {
	pr_info("iss_top_irq_line_3:\n");
	regdump(regdata_iss_top_irq_line_3, ARRAY_SIZE(regdata_iss_top_irq_line_3));
}

const struct reginfo regdata_iss_top_irq_line_4[] = {
	{"ISS_HL_IRQENABLE_CLR_i_4", 0x5200006c},
	{"ISS_HL_IRQENABLE_SET_i_4", 0x52000068},
	{"ISS_HL_IRQSTATUS_RAW_i_4", 0x52000060},
	{"ISS_HL_IRQSTATUS_i_4", 0x52000064},
};
void omap4_regdump_iss_top_irq_line_4(void) {
	pr_info("iss_top_irq_line_4:\n");
	regdump(regdata_iss_top_irq_line_4, ARRAY_SIZE(regdata_iss_top_irq_line_4));
}

const struct reginfo regdata_iss_top_irq_line_5[] = {
	{"ISS_HL_IRQENABLE_CLR_i_5", 0x5200007c},
	{"ISS_HL_IRQENABLE_SET_i_5", 0x52000078},
	{"ISS_HL_IRQSTATUS_RAW_i_5", 0x52000070},
	{"ISS_HL_IRQSTATUS_i_5", 0x52000074},
};
void omap4_regdump_iss_top_irq_line_5(void) {
	pr_info("iss_top_irq_line_5:\n");
	regdump(regdata_iss_top_irq_line_5, ARRAY_SIZE(regdata_iss_top_irq_line_5));
}

const struct reginfo regdata_iss_camerarx_core1[] = {
	{"REGISTER0", 0x52001170},
	{"REGISTER1", 0x52001174},
	{"REGISTER2", 0x52001178},
};
void omap4_regdump_iss_camerarx_core1(void) {
	pr_info("iss_camerarx_core1:\n");
	regdump(regdata_iss_camerarx_core1, ARRAY_SIZE(regdata_iss_camerarx_core1));
}

const struct reginfo regdata_iss_camerarx_core2[] = {
	{"REGISTER0", 0x52001570},
	{"REGISTER1", 0x52001574},
	{"REGISTER2", 0x52001578},
};
void omap4_regdump_iss_camerarx_core2(void) {
	pr_info("iss_camerarx_core2:\n");
	regdump(regdata_iss_camerarx_core2, ARRAY_SIZE(regdata_iss_camerarx_core2));
}

const struct reginfo regdata_iss_ccp2[] = {
	{"CCP2_REVISION", 0x52001c00},
	{"CCP2_SYSCONFIG", 0x52001c04},
	{"CCP2_SYSSTATUS", 0x52001c08},
	{"CCP2_LC01_IRQENABLE", 0x52001c0c},
	{"CCP2_LC01_IRQSTATUS", 0x52001c10},
	{"CCP2_LC23_IRQENABLE", 0x52001c14},
	{"CCP2_LC23_IRQSTATUS", 0x52001c18},
	{"CCP2_LCM_IRQENABLE", 0x52001c2c},
	{"CCP2_LCM_IRQSTATUS", 0x52001c30},
	{"CCP2_CTRL", 0x52001c40},
	{"CCP2_DBG", 0x52001c44},
	{"CCP2_GNQ", 0x52001c48},
	{"CCP2_CTRL1", 0x52001c4c},
	{"CCP2_LCM_CTRL", 0x52001dd0},
	{"CCP2_LCM_VSIZE", 0x52001dd4},
	{"CCP2_LCM_HSIZE", 0x52001dd8},
	{"CCP2_LCM_PREFETCH", 0x52001ddc},
	{"CCP2_LCM_SRC_ADDR", 0x52001de0},
	{"CCP2_LCM_SRC_OFST", 0x52001de4},
	{"CCP2_LCM_DST_ADDR", 0x52001de8},
	{"CCP2_LCM_DST_OFST", 0x52001dec},
	{"CCP2_LCM_HISTORY", 0x52001df0},
};
void omap4_regdump_iss_ccp2(void) {
	pr_info("iss_ccp2:\n");
	regdump(regdata_iss_ccp2, ARRAY_SIZE(regdata_iss_ccp2));
	omap4_regdump_iss_ccp2_channel_0();
	omap4_regdump_iss_ccp2_channel_1();
	omap4_regdump_iss_ccp2_channel_2();
	omap4_regdump_iss_ccp2_channel_3();
}

const struct reginfo regdata_iss_ccp2_channel_0[] = {
	{"CCP2_LCx_CODE_0", 0x52001c54},
	{"CCP2_LCx_CTRL_0", 0x52001c50},
	{"CCP2_LCx_DAT_OFST_0", 0x52001c78},
	{"CCP2_LCx_DAT_PING_ADDR_0", 0x52001c70},
	{"CCP2_LCx_DAT_PONG_ADDR_0", 0x52001c74},
	{"CCP2_LCx_DAT_SIZE_0", 0x52001c6c},
	{"CCP2_LCx_DAT_START_0", 0x52001c68},
	{"CCP2_LCx_EOF_ADDR_0", 0x52001c64},
	{"CCP2_LCx_SOF_ADDR_0", 0x52001c60},
	{"CCP2_LCx_STAT_SIZE_0", 0x52001c5c},
	{"CCP2_LCx_STAT_START_0", 0x52001c58},
};
void omap4_regdump_iss_ccp2_channel_0(void) {
	pr_info("iss_ccp2_channel_0:\n");
	regdump(regdata_iss_ccp2_channel_0, ARRAY_SIZE(regdata_iss_ccp2_channel_0));
}

const struct reginfo regdata_iss_ccp2_channel_1[] = {
	{"CCP2_LCx_CODE_1", 0x52001c84},
	{"CCP2_LCx_CTRL_1", 0x52001c80},
	{"CCP2_LCx_DAT_OFST_1", 0x52001ca8},
	{"CCP2_LCx_DAT_PING_ADDR_1", 0x52001ca0},
	{"CCP2_LCx_DAT_PONG_ADDR_1", 0x52001ca4},
	{"CCP2_LCx_DAT_SIZE_1", 0x52001c9c},
	{"CCP2_LCx_DAT_START_1", 0x52001c98},
	{"CCP2_LCx_EOF_ADDR_1", 0x52001c94},
	{"CCP2_LCx_SOF_ADDR_1", 0x52001c90},
	{"CCP2_LCx_STAT_SIZE_1", 0x52001c8c},
	{"CCP2_LCx_STAT_START_1", 0x52001c88},
};
void omap4_regdump_iss_ccp2_channel_1(void) {
	pr_info("iss_ccp2_channel_1:\n");
	regdump(regdata_iss_ccp2_channel_1, ARRAY_SIZE(regdata_iss_ccp2_channel_1));
}

const struct reginfo regdata_iss_ccp2_channel_2[] = {
	{"CCP2_LCx_CODE_2", 0x52001cb4},
	{"CCP2_LCx_CTRL_2", 0x52001cb0},
	{"CCP2_LCx_DAT_OFST_2", 0x52001cd8},
	{"CCP2_LCx_DAT_PING_ADDR_2", 0x52001cd0},
	{"CCP2_LCx_DAT_PONG_ADDR_2", 0x52001cd4},
	{"CCP2_LCx_DAT_SIZE_2", 0x52001ccc},
	{"CCP2_LCx_DAT_START_2", 0x52001cc8},
	{"CCP2_LCx_EOF_ADDR_2", 0x52001cc4},
	{"CCP2_LCx_SOF_ADDR_2", 0x52001cc0},
	{"CCP2_LCx_STAT_SIZE_2", 0x52001cbc},
	{"CCP2_LCx_STAT_START_2", 0x52001cb8},
};
void omap4_regdump_iss_ccp2_channel_2(void) {
	pr_info("iss_ccp2_channel_2:\n");
	regdump(regdata_iss_ccp2_channel_2, ARRAY_SIZE(regdata_iss_ccp2_channel_2));
}

const struct reginfo regdata_iss_ccp2_channel_3[] = {
	{"CCP2_LCx_CODE_3", 0x52001ce4},
	{"CCP2_LCx_CTRL_3", 0x52001ce0},
	{"CCP2_LCx_DAT_OFST_3", 0x52001d08},
	{"CCP2_LCx_DAT_PING_ADDR_3", 0x52001d00},
	{"CCP2_LCx_DAT_PONG_ADDR_3", 0x52001d04},
	{"CCP2_LCx_DAT_SIZE_3", 0x52001cfc},
	{"CCP2_LCx_DAT_START_3", 0x52001cf8},
	{"CCP2_LCx_EOF_ADDR_3", 0x52001cf4},
	{"CCP2_LCx_SOF_ADDR_3", 0x52001cf0},
	{"CCP2_LCx_STAT_SIZE_3", 0x52001cec},
	{"CCP2_LCx_STAT_START_3", 0x52001ce8},
};
void omap4_regdump_iss_ccp2_channel_3(void) {
	pr_info("iss_ccp2_channel_3:\n");
	regdump(regdata_iss_ccp2_channel_3, ARRAY_SIZE(regdata_iss_ccp2_channel_3));
}

const struct reginfo regdata_iss_csi2_a_regs2[] = {
};
void omap4_regdump_iss_csi2_a_regs2(void) {
	pr_info("iss_csi2_a_regs2:\n");
	regdump(regdata_iss_csi2_a_regs2, ARRAY_SIZE(regdata_iss_csi2_a_regs2));
	omap4_regdump_iss_csi2_a_regs2_ctx_line_0();
	omap4_regdump_iss_csi2_a_regs2_ctx_line_1();
	omap4_regdump_iss_csi2_a_regs2_ctx_line_2();
	omap4_regdump_iss_csi2_a_regs2_ctx_line_3();
	omap4_regdump_iss_csi2_a_regs2_ctx_line_4();
	omap4_regdump_iss_csi2_a_regs2_ctx_line_5();
	omap4_regdump_iss_csi2_a_regs2_ctx_line_6();
	omap4_regdump_iss_csi2_a_regs2_ctx_line_7();
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_0[] = {
	{"CSI2_CTX_TRANSCODEH_i_0", 0x520011c0},
	{"CSI2_CTX_TRANSCODEV_i_0", 0x520011c4},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_0(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_0:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_0, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_0));
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_1[] = {
	{"CSI2_CTX_TRANSCODEH_i_1", 0x520011c8},
	{"CSI2_CTX_TRANSCODEV_i_1", 0x520011cc},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_1(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_1:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_1, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_1));
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_2[] = {
	{"CSI2_CTX_TRANSCODEH_i_2", 0x520011d0},
	{"CSI2_CTX_TRANSCODEV_i_2", 0x520011d4},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_2(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_2:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_2, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_2));
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_3[] = {
	{"CSI2_CTX_TRANSCODEH_i_3", 0x520011d8},
	{"CSI2_CTX_TRANSCODEV_i_3", 0x520011dc},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_3(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_3:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_3, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_3));
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_4[] = {
	{"CSI2_CTX_TRANSCODEH_i_4", 0x520011e0},
	{"CSI2_CTX_TRANSCODEV_i_4", 0x520011e4},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_4(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_4:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_4, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_4));
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_5[] = {
	{"CSI2_CTX_TRANSCODEH_i_5", 0x520011e8},
	{"CSI2_CTX_TRANSCODEV_i_5", 0x520011ec},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_5(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_5:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_5, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_5));
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_6[] = {
	{"CSI2_CTX_TRANSCODEH_i_6", 0x520011f0},
	{"CSI2_CTX_TRANSCODEV_i_6", 0x520011f4},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_6(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_6:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_6, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_6));
}

const struct reginfo regdata_iss_csi2_a_regs2_ctx_line_7[] = {
	{"CSI2_CTX_TRANSCODEH_i_7", 0x520011f8},
	{"CSI2_CTX_TRANSCODEV_i_7", 0x520011fc},
};
void omap4_regdump_iss_csi2_a_regs2_ctx_line_7(void) {
	pr_info("iss_csi2_a_regs2_ctx_line_7:\n");
	regdump(regdata_iss_csi2_a_regs2_ctx_line_7, ARRAY_SIZE(regdata_iss_csi2_a_regs2_ctx_line_7));
}

const struct reginfo regdata_iss_csi2_b_regs2[] = {
};
void omap4_regdump_iss_csi2_b_regs2(void) {
	pr_info("iss_csi2_b_regs2:\n");
	regdump(regdata_iss_csi2_b_regs2, ARRAY_SIZE(regdata_iss_csi2_b_regs2));
	omap4_regdump_iss_csi2_b_regs2_ctx_line_0();
	omap4_regdump_iss_csi2_b_regs2_ctx_line_1();
	omap4_regdump_iss_csi2_b_regs2_ctx_line_2();
	omap4_regdump_iss_csi2_b_regs2_ctx_line_3();
	omap4_regdump_iss_csi2_b_regs2_ctx_line_4();
	omap4_regdump_iss_csi2_b_regs2_ctx_line_5();
	omap4_regdump_iss_csi2_b_regs2_ctx_line_6();
	omap4_regdump_iss_csi2_b_regs2_ctx_line_7();
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_0[] = {
	{"CSI2_CTX_TRANSCODEH_i_0", 0x520015c0},
	{"CSI2_CTX_TRANSCODEV_i_0", 0x520015c4},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_0(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_0:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_0, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_0));
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_1[] = {
	{"CSI2_CTX_TRANSCODEH_i_1", 0x520015c8},
	{"CSI2_CTX_TRANSCODEV_i_1", 0x520015cc},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_1(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_1:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_1, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_1));
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_2[] = {
	{"CSI2_CTX_TRANSCODEH_i_2", 0x520015d0},
	{"CSI2_CTX_TRANSCODEV_i_2", 0x520015d4},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_2(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_2:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_2, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_2));
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_3[] = {
	{"CSI2_CTX_TRANSCODEH_i_3", 0x520015d8},
	{"CSI2_CTX_TRANSCODEV_i_3", 0x520015dc},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_3(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_3:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_3, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_3));
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_4[] = {
	{"CSI2_CTX_TRANSCODEH_i_4", 0x520015e0},
	{"CSI2_CTX_TRANSCODEV_i_4", 0x520015e4},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_4(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_4:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_4, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_4));
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_5[] = {
	{"CSI2_CTX_TRANSCODEH_i_5", 0x520015e8},
	{"CSI2_CTX_TRANSCODEV_i_5", 0x520015ec},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_5(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_5:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_5, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_5));
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_6[] = {
	{"CSI2_CTX_TRANSCODEH_i_6", 0x520015f0},
	{"CSI2_CTX_TRANSCODEV_i_6", 0x520015f4},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_6(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_6:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_6, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_6));
}

const struct reginfo regdata_iss_csi2_b_regs2_ctx_line_7[] = {
	{"CSI2_CTX_TRANSCODEH_i_7", 0x520015f8},
	{"CSI2_CTX_TRANSCODEV_i_7", 0x520015fc},
};
void omap4_regdump_iss_csi2_b_regs2_ctx_line_7(void) {
	pr_info("iss_csi2_b_regs2_ctx_line_7:\n");
	regdump(regdata_iss_csi2_b_regs2_ctx_line_7, ARRAY_SIZE(regdata_iss_csi2_b_regs2_ctx_line_7));
}

const struct reginfo regdata_iss_csi2_a_regs1[] = {
	{"CSI2_REVISION", 0x52001000},
	{"CSI2_SYSCONFIG", 0x52001010},
	{"CSI2_SYSSTATUS", 0x52001014},
	{"CSI2_IRQSTATUS", 0x52001018},
	{"CSI2_IRQENABLE", 0x5200101c},
	{"CSI2_CTRL", 0x52001040},
	{"CSI2_DBG_H", 0x52001044},
	{"CSI2_COMPLEXIO_CFG", 0x52001050},
	{"CSI2_COMPLEXIO_IRQSTATUS", 0x52001054},
	{"CSI2_SHORT_PACKET", 0x5200105c},
	{"CSI2_COMPLEXIO_IRQENABLE", 0x52001060},
	{"CSI2_DBG_P", 0x52001068},
	{"CSI2_TIMING", 0x5200106c},
};
void omap4_regdump_iss_csi2_a_regs1(void) {
	pr_info("iss_csi2_a_regs1:\n");
	regdump(regdata_iss_csi2_a_regs1, ARRAY_SIZE(regdata_iss_csi2_a_regs1));
	omap4_regdump_iss_csi2_a_regs1_ctx_line_0();
	omap4_regdump_iss_csi2_a_regs1_ctx_line_1();
	omap4_regdump_iss_csi2_a_regs1_ctx_line_2();
	omap4_regdump_iss_csi2_a_regs1_ctx_line_3();
	omap4_regdump_iss_csi2_a_regs1_ctx_line_4();
	omap4_regdump_iss_csi2_a_regs1_ctx_line_5();
	omap4_regdump_iss_csi2_a_regs1_ctx_line_6();
	omap4_regdump_iss_csi2_a_regs1_ctx_line_7();
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_0[] = {
	{"CSI2_CTX_CTRL1_i_0", 0x52001070},
	{"CSI2_CTX_CTRL2_i_0", 0x52001074},
	{"CSI2_CTX_CTRL3_i_0", 0x5200108c},
	{"CSI2_CTX_DAT_OFST_i_0", 0x52001078},
	{"CSI2_CTX_DAT_PING_ADDR_i_0", 0x5200107c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_0", 0x52001080},
	{"CSI2_CTX_IRQENABLE_i_0", 0x52001084},
	{"CSI2_CTX_IRQSTATUS_i_0", 0x52001088},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_0(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_0:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_0, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_0));
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_1[] = {
	{"CSI2_CTX_CTRL1_i_1", 0x52001090},
	{"CSI2_CTX_CTRL2_i_1", 0x52001094},
	{"CSI2_CTX_CTRL3_i_1", 0x520010ac},
	{"CSI2_CTX_DAT_OFST_i_1", 0x52001098},
	{"CSI2_CTX_DAT_PING_ADDR_i_1", 0x5200109c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_1", 0x520010a0},
	{"CSI2_CTX_IRQENABLE_i_1", 0x520010a4},
	{"CSI2_CTX_IRQSTATUS_i_1", 0x520010a8},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_1(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_1:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_1, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_1));
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_2[] = {
	{"CSI2_CTX_CTRL1_i_2", 0x520010b0},
	{"CSI2_CTX_CTRL2_i_2", 0x520010b4},
	{"CSI2_CTX_CTRL3_i_2", 0x520010cc},
	{"CSI2_CTX_DAT_OFST_i_2", 0x520010b8},
	{"CSI2_CTX_DAT_PING_ADDR_i_2", 0x520010bc},
	{"CSI2_CTX_DAT_PONG_ADDR_i_2", 0x520010c0},
	{"CSI2_CTX_IRQENABLE_i_2", 0x520010c4},
	{"CSI2_CTX_IRQSTATUS_i_2", 0x520010c8},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_2(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_2:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_2, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_2));
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_3[] = {
	{"CSI2_CTX_CTRL1_i_3", 0x520010d0},
	{"CSI2_CTX_CTRL2_i_3", 0x520010d4},
	{"CSI2_CTX_CTRL3_i_3", 0x520010ec},
	{"CSI2_CTX_DAT_OFST_i_3", 0x520010d8},
	{"CSI2_CTX_DAT_PING_ADDR_i_3", 0x520010dc},
	{"CSI2_CTX_DAT_PONG_ADDR_i_3", 0x520010e0},
	{"CSI2_CTX_IRQENABLE_i_3", 0x520010e4},
	{"CSI2_CTX_IRQSTATUS_i_3", 0x520010e8},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_3(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_3:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_3, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_3));
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_4[] = {
	{"CSI2_CTX_CTRL1_i_4", 0x520010f0},
	{"CSI2_CTX_CTRL2_i_4", 0x520010f4},
	{"CSI2_CTX_CTRL3_i_4", 0x5200110c},
	{"CSI2_CTX_DAT_OFST_i_4", 0x520010f8},
	{"CSI2_CTX_DAT_PING_ADDR_i_4", 0x520010fc},
	{"CSI2_CTX_DAT_PONG_ADDR_i_4", 0x52001100},
	{"CSI2_CTX_IRQENABLE_i_4", 0x52001104},
	{"CSI2_CTX_IRQSTATUS_i_4", 0x52001108},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_4(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_4:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_4, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_4));
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_5[] = {
	{"CSI2_CTX_CTRL1_i_5", 0x52001110},
	{"CSI2_CTX_CTRL2_i_5", 0x52001114},
	{"CSI2_CTX_CTRL3_i_5", 0x5200112c},
	{"CSI2_CTX_DAT_OFST_i_5", 0x52001118},
	{"CSI2_CTX_DAT_PING_ADDR_i_5", 0x5200111c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_5", 0x52001120},
	{"CSI2_CTX_IRQENABLE_i_5", 0x52001124},
	{"CSI2_CTX_IRQSTATUS_i_5", 0x52001128},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_5(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_5:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_5, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_5));
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_6[] = {
	{"CSI2_CTX_CTRL1_i_6", 0x52001130},
	{"CSI2_CTX_CTRL2_i_6", 0x52001134},
	{"CSI2_CTX_CTRL3_i_6", 0x5200114c},
	{"CSI2_CTX_DAT_OFST_i_6", 0x52001138},
	{"CSI2_CTX_DAT_PING_ADDR_i_6", 0x5200113c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_6", 0x52001140},
	{"CSI2_CTX_IRQENABLE_i_6", 0x52001144},
	{"CSI2_CTX_IRQSTATUS_i_6", 0x52001148},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_6(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_6:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_6, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_6));
}

const struct reginfo regdata_iss_csi2_a_regs1_ctx_line_7[] = {
	{"CSI2_CTX_CTRL1_i_7", 0x52001150},
	{"CSI2_CTX_CTRL2_i_7", 0x52001154},
	{"CSI2_CTX_CTRL3_i_7", 0x5200116c},
	{"CSI2_CTX_DAT_OFST_i_7", 0x52001158},
	{"CSI2_CTX_DAT_PING_ADDR_i_7", 0x5200115c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_7", 0x52001160},
	{"CSI2_CTX_IRQENABLE_i_7", 0x52001164},
	{"CSI2_CTX_IRQSTATUS_i_7", 0x52001168},
};
void omap4_regdump_iss_csi2_a_regs1_ctx_line_7(void) {
	pr_info("iss_csi2_a_regs1_ctx_line_7:\n");
	regdump(regdata_iss_csi2_a_regs1_ctx_line_7, ARRAY_SIZE(regdata_iss_csi2_a_regs1_ctx_line_7));
}

const struct reginfo regdata_iss_csi2_b_regs1[] = {
	{"CSI2_REVISION", 0x52001400},
	{"CSI2_SYSCONFIG", 0x52001410},
	{"CSI2_SYSSTATUS", 0x52001414},
	{"CSI2_IRQSTATUS", 0x52001418},
	{"CSI2_IRQENABLE", 0x5200141c},
	{"CSI2_CTRL", 0x52001440},
	{"CSI2_DBG_H", 0x52001444},
	{"CSI2_COMPLEXIO_CFG", 0x52001450},
	{"CSI2_COMPLEXIO_IRQSTATUS", 0x52001454},
	{"CSI2_SHORT_PACKET", 0x5200145c},
	{"CSI2_COMPLEXIO_IRQENABLE", 0x52001460},
	{"CSI2_DBG_P", 0x52001468},
	{"CSI2_TIMING", 0x5200146c},
};
void omap4_regdump_iss_csi2_b_regs1(void) {
	pr_info("iss_csi2_b_regs1:\n");
	regdump(regdata_iss_csi2_b_regs1, ARRAY_SIZE(regdata_iss_csi2_b_regs1));
	omap4_regdump_iss_csi2_b_regs1_ctx_line_0();
	omap4_regdump_iss_csi2_b_regs1_ctx_line_1();
	omap4_regdump_iss_csi2_b_regs1_ctx_line_2();
	omap4_regdump_iss_csi2_b_regs1_ctx_line_3();
	omap4_regdump_iss_csi2_b_regs1_ctx_line_4();
	omap4_regdump_iss_csi2_b_regs1_ctx_line_5();
	omap4_regdump_iss_csi2_b_regs1_ctx_line_6();
	omap4_regdump_iss_csi2_b_regs1_ctx_line_7();
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_0[] = {
	{"CSI2_CTX_CTRL1_i_0", 0x52001470},
	{"CSI2_CTX_CTRL2_i_0", 0x52001474},
	{"CSI2_CTX_CTRL3_i_0", 0x5200148c},
	{"CSI2_CTX_DAT_OFST_i_0", 0x52001478},
	{"CSI2_CTX_DAT_PING_ADDR_i_0", 0x5200147c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_0", 0x52001480},
	{"CSI2_CTX_IRQENABLE_i_0", 0x52001484},
	{"CSI2_CTX_IRQSTATUS_i_0", 0x52001488},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_0(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_0:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_0, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_0));
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_1[] = {
	{"CSI2_CTX_CTRL1_i_1", 0x52001490},
	{"CSI2_CTX_CTRL2_i_1", 0x52001494},
	{"CSI2_CTX_CTRL3_i_1", 0x520014ac},
	{"CSI2_CTX_DAT_OFST_i_1", 0x52001498},
	{"CSI2_CTX_DAT_PING_ADDR_i_1", 0x5200149c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_1", 0x520014a0},
	{"CSI2_CTX_IRQENABLE_i_1", 0x520014a4},
	{"CSI2_CTX_IRQSTATUS_i_1", 0x520014a8},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_1(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_1:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_1, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_1));
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_2[] = {
	{"CSI2_CTX_CTRL1_i_2", 0x520014b0},
	{"CSI2_CTX_CTRL2_i_2", 0x520014b4},
	{"CSI2_CTX_CTRL3_i_2", 0x520014cc},
	{"CSI2_CTX_DAT_OFST_i_2", 0x520014b8},
	{"CSI2_CTX_DAT_PING_ADDR_i_2", 0x520014bc},
	{"CSI2_CTX_DAT_PONG_ADDR_i_2", 0x520014c0},
	{"CSI2_CTX_IRQENABLE_i_2", 0x520014c4},
	{"CSI2_CTX_IRQSTATUS_i_2", 0x520014c8},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_2(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_2:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_2, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_2));
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_3[] = {
	{"CSI2_CTX_CTRL1_i_3", 0x520014d0},
	{"CSI2_CTX_CTRL2_i_3", 0x520014d4},
	{"CSI2_CTX_CTRL3_i_3", 0x520014ec},
	{"CSI2_CTX_DAT_OFST_i_3", 0x520014d8},
	{"CSI2_CTX_DAT_PING_ADDR_i_3", 0x520014dc},
	{"CSI2_CTX_DAT_PONG_ADDR_i_3", 0x520014e0},
	{"CSI2_CTX_IRQENABLE_i_3", 0x520014e4},
	{"CSI2_CTX_IRQSTATUS_i_3", 0x520014e8},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_3(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_3:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_3, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_3));
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_4[] = {
	{"CSI2_CTX_CTRL1_i_4", 0x520014f0},
	{"CSI2_CTX_CTRL2_i_4", 0x520014f4},
	{"CSI2_CTX_CTRL3_i_4", 0x5200150c},
	{"CSI2_CTX_DAT_OFST_i_4", 0x520014f8},
	{"CSI2_CTX_DAT_PING_ADDR_i_4", 0x520014fc},
	{"CSI2_CTX_DAT_PONG_ADDR_i_4", 0x52001500},
	{"CSI2_CTX_IRQENABLE_i_4", 0x52001504},
	{"CSI2_CTX_IRQSTATUS_i_4", 0x52001508},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_4(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_4:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_4, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_4));
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_5[] = {
	{"CSI2_CTX_CTRL1_i_5", 0x52001510},
	{"CSI2_CTX_CTRL2_i_5", 0x52001514},
	{"CSI2_CTX_CTRL3_i_5", 0x5200152c},
	{"CSI2_CTX_DAT_OFST_i_5", 0x52001518},
	{"CSI2_CTX_DAT_PING_ADDR_i_5", 0x5200151c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_5", 0x52001520},
	{"CSI2_CTX_IRQENABLE_i_5", 0x52001524},
	{"CSI2_CTX_IRQSTATUS_i_5", 0x52001528},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_5(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_5:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_5, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_5));
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_6[] = {
	{"CSI2_CTX_CTRL1_i_6", 0x52001530},
	{"CSI2_CTX_CTRL2_i_6", 0x52001534},
	{"CSI2_CTX_CTRL3_i_6", 0x5200154c},
	{"CSI2_CTX_DAT_OFST_i_6", 0x52001538},
	{"CSI2_CTX_DAT_PING_ADDR_i_6", 0x5200153c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_6", 0x52001540},
	{"CSI2_CTX_IRQENABLE_i_6", 0x52001544},
	{"CSI2_CTX_IRQSTATUS_i_6", 0x52001548},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_6(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_6:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_6, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_6));
}

const struct reginfo regdata_iss_csi2_b_regs1_ctx_line_7[] = {
	{"CSI2_CTX_CTRL1_i_7", 0x52001550},
	{"CSI2_CTX_CTRL2_i_7", 0x52001554},
	{"CSI2_CTX_CTRL3_i_7", 0x5200156c},
	{"CSI2_CTX_DAT_OFST_i_7", 0x52001558},
	{"CSI2_CTX_DAT_PING_ADDR_i_7", 0x5200155c},
	{"CSI2_CTX_DAT_PONG_ADDR_i_7", 0x52001560},
	{"CSI2_CTX_IRQENABLE_i_7", 0x52001564},
	{"CSI2_CTX_IRQSTATUS_i_7", 0x52001568},
};
void omap4_regdump_iss_csi2_b_regs1_ctx_line_7(void) {
	pr_info("iss_csi2_b_regs1_ctx_line_7:\n");
	regdump(regdata_iss_csi2_b_regs1_ctx_line_7, ARRAY_SIZE(regdata_iss_csi2_b_regs1_ctx_line_7));
}

const struct reginfo regdata_iss_tctrl[] = {
	{"TCTRL_REVISION", 0x52000400},
	{"TCTRL_SYSCONFIG", 0x52000404},
	{"TCTRL_SYSSTATUS", 0x52000408},
	{"TCTRL_STRB_LENGTH", 0x52000410},
	{"TCTRL_PSTRB_LENGTH", 0x52000414},
	{"TCTRL_SHUT_LENGTH", 0x52000418},
	{"TCTRL_GRESET_LENGTH", 0x5200041c},
	{"TCTRL_STRB_DELAY", 0x52000420},
	{"TCTRL_PSTRB_DELAY", 0x52000424},
	{"TCTRL_SHUT_DELAY", 0x52000428},
	{"TCTRL_CTRL", 0x52000430},
	{"TCTRL_PSTRB_REPLAY", 0x52000434},
	{"TCTRL_FRAME", 0x52000438},
};
void omap4_regdump_iss_tctrl(void) {
	pr_info("iss_tctrl:\n");
	regdump(regdata_iss_tctrl, ARRAY_SIZE(regdata_iss_tctrl));
}

const struct reginfo regdata_iss_bte[] = {
	{"BTE_HL_REVISION", 0x52002000},
	{"BTE_HL_HWINFO", 0x52002004},
	{"BTE_HL_SYSCONFIG", 0x52002010},
	{"BTE_HL_IRQSTATUS_RAW", 0x52002020},
	{"BTE_HL_IRQSTATUS", 0x52002024},
	{"BTE_HL_IRQENABLE_SET", 0x52002028},
	{"BTE_HL_IRQENABLE_CLR", 0x5200202c},
	{"BTE_CTRL", 0x52002030},
	{"BTE_CTRL1", 0x52002034},
};
void omap4_regdump_iss_bte(void) {
	pr_info("iss_bte:\n");
	regdump(regdata_iss_bte, ARRAY_SIZE(regdata_iss_bte));
	omap4_regdump_iss_bte_channel_0();
	omap4_regdump_iss_bte_channel_1();
	omap4_regdump_iss_bte_channel_2();
	omap4_regdump_iss_bte_channel_3();
	omap4_regdump_iss_bte_channel_4();
	omap4_regdump_iss_bte_channel_5();
	omap4_regdump_iss_bte_channel_6();
	omap4_regdump_iss_bte_channel_7();
}

const struct reginfo regdata_iss_bte_channel_0[] = {
	{"BTE_CONTEXT_BASE_i_0", 0x52002044},
	{"BTE_CONTEXT_CTRL_i_0", 0x52002040},
	{"BTE_CONTEXT_END_i_0", 0x5200204c},
	{"BTE_CONTEXT_START_i_0", 0x52002048},
};
void omap4_regdump_iss_bte_channel_0(void) {
	pr_info("iss_bte_channel_0:\n");
	regdump(regdata_iss_bte_channel_0, ARRAY_SIZE(regdata_iss_bte_channel_0));
}

const struct reginfo regdata_iss_bte_channel_1[] = {
	{"BTE_CONTEXT_BASE_i_1", 0x52002064},
	{"BTE_CONTEXT_CTRL_i_1", 0x52002060},
	{"BTE_CONTEXT_END_i_1", 0x5200206c},
	{"BTE_CONTEXT_START_i_1", 0x52002068},
};
void omap4_regdump_iss_bte_channel_1(void) {
	pr_info("iss_bte_channel_1:\n");
	regdump(regdata_iss_bte_channel_1, ARRAY_SIZE(regdata_iss_bte_channel_1));
}

const struct reginfo regdata_iss_bte_channel_2[] = {
	{"BTE_CONTEXT_BASE_i_2", 0x52002084},
	{"BTE_CONTEXT_CTRL_i_2", 0x52002080},
	{"BTE_CONTEXT_END_i_2", 0x5200208c},
	{"BTE_CONTEXT_START_i_2", 0x52002088},
};
void omap4_regdump_iss_bte_channel_2(void) {
	pr_info("iss_bte_channel_2:\n");
	regdump(regdata_iss_bte_channel_2, ARRAY_SIZE(regdata_iss_bte_channel_2));
}

const struct reginfo regdata_iss_bte_channel_3[] = {
	{"BTE_CONTEXT_BASE_i_3", 0x520020a4},
	{"BTE_CONTEXT_CTRL_i_3", 0x520020a0},
	{"BTE_CONTEXT_END_i_3", 0x520020ac},
	{"BTE_CONTEXT_START_i_3", 0x520020a8},
};
void omap4_regdump_iss_bte_channel_3(void) {
	pr_info("iss_bte_channel_3:\n");
	regdump(regdata_iss_bte_channel_3, ARRAY_SIZE(regdata_iss_bte_channel_3));
}

const struct reginfo regdata_iss_bte_channel_4[] = {
	{"BTE_CONTEXT_BASE_i_4", 0x520020c4},
	{"BTE_CONTEXT_CTRL_i_4", 0x520020c0},
	{"BTE_CONTEXT_END_i_4", 0x520020cc},
	{"BTE_CONTEXT_START_i_4", 0x520020c8},
};
void omap4_regdump_iss_bte_channel_4(void) {
	pr_info("iss_bte_channel_4:\n");
	regdump(regdata_iss_bte_channel_4, ARRAY_SIZE(regdata_iss_bte_channel_4));
}

const struct reginfo regdata_iss_bte_channel_5[] = {
	{"BTE_CONTEXT_BASE_i_5", 0x520020e4},
	{"BTE_CONTEXT_CTRL_i_5", 0x520020e0},
	{"BTE_CONTEXT_END_i_5", 0x520020ec},
	{"BTE_CONTEXT_START_i_5", 0x520020e8},
};
void omap4_regdump_iss_bte_channel_5(void) {
	pr_info("iss_bte_channel_5:\n");
	regdump(regdata_iss_bte_channel_5, ARRAY_SIZE(regdata_iss_bte_channel_5));
}

const struct reginfo regdata_iss_bte_channel_6[] = {
	{"BTE_CONTEXT_BASE_i_6", 0x52002104},
	{"BTE_CONTEXT_CTRL_i_6", 0x52002100},
	{"BTE_CONTEXT_END_i_6", 0x5200210c},
	{"BTE_CONTEXT_START_i_6", 0x52002108},
};
void omap4_regdump_iss_bte_channel_6(void) {
	pr_info("iss_bte_channel_6:\n");
	regdump(regdata_iss_bte_channel_6, ARRAY_SIZE(regdata_iss_bte_channel_6));
}

const struct reginfo regdata_iss_bte_channel_7[] = {
	{"BTE_CONTEXT_BASE_i_7", 0x52002124},
	{"BTE_CONTEXT_CTRL_i_7", 0x52002120},
	{"BTE_CONTEXT_END_i_7", 0x5200212c},
	{"BTE_CONTEXT_START_i_7", 0x52002128},
};
void omap4_regdump_iss_bte_channel_7(void) {
	pr_info("iss_bte_channel_7:\n");
	regdump(regdata_iss_bte_channel_7, ARRAY_SIZE(regdata_iss_bte_channel_7));
}

const struct reginfo regdata_iss_cbuff[] = {
	{"CBUFF_HL_REVISION", 0x52001800},
	{"CBUFF_HL_HWINFO", 0x52001804},
	{"CBUFF_HL_SYSCONFIG", 0x52001810},
	{"CBUFF_HL_IRQSTATUS_RAW", 0x52001820},
	{"CBUFF_HL_IRQSTATUS", 0x52001824},
	{"CBUFF_HL_IRQENABLE_SET", 0x52001828},
	{"CBUFF_HL_IRQENABLE_CLR", 0x5200182c},
};
void omap4_regdump_iss_cbuff(void) {
	pr_info("iss_cbuff:\n");
	regdump(regdata_iss_cbuff, ARRAY_SIZE(regdata_iss_cbuff));
	omap4_regdump_iss_cbuff_ctx_line_0();
	omap4_regdump_iss_cbuff_ctx_line_1();
	omap4_regdump_iss_cbuff_ctx_line_2();
	omap4_regdump_iss_cbuff_ctx_line_3();
	omap4_regdump_iss_cbuff_ctx_line_4();
	omap4_regdump_iss_cbuff_ctx_line_5();
	omap4_regdump_iss_cbuff_ctx_line_6();
	omap4_regdump_iss_cbuff_ctx_line_7();
}

const struct reginfo regdata_iss_cbuff_ctx_line_0[] = {
	{"CBUFF_CTX_CTRL_i_0", 0x52001900},
	{"CBUFF_CTX_END_i_0", 0x52001908},
	{"CBUFF_CTX_PHY_i_0", 0x5200191c},
	{"CBUFF_CTX_START_i_0", 0x52001904},
	{"CBUFF_CTX_STATUS_i_0", 0x52001918},
	{"CBUFF_CTX_THRESHOLD_F_i_0", 0x52001910},
	{"CBUFF_CTX_THRESHOLD_S_i_0", 0x52001914},
	{"CBUFF_CTX_WINDOWSIZE_i_0", 0x5200190c},
	{"CBUFF_FRAG_ADDR_j_0", 0x52001880},
};
void omap4_regdump_iss_cbuff_ctx_line_0(void) {
	pr_info("iss_cbuff_ctx_line_0:\n");
	regdump(regdata_iss_cbuff_ctx_line_0, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_0));
}

const struct reginfo regdata_iss_cbuff_ctx_line_1[] = {
	{"CBUFF_CTX_CTRL_i_1", 0x52001920},
	{"CBUFF_CTX_END_i_1", 0x52001928},
	{"CBUFF_CTX_PHY_i_1", 0x5200193c},
	{"CBUFF_CTX_START_i_1", 0x52001924},
	{"CBUFF_CTX_STATUS_i_1", 0x52001938},
	{"CBUFF_CTX_THRESHOLD_F_i_1", 0x52001930},
	{"CBUFF_CTX_THRESHOLD_S_i_1", 0x52001934},
	{"CBUFF_CTX_WINDOWSIZE_i_1", 0x5200192c},
	{"CBUFF_FRAG_ADDR_j_1", 0x52001884},
};
void omap4_regdump_iss_cbuff_ctx_line_1(void) {
	pr_info("iss_cbuff_ctx_line_1:\n");
	regdump(regdata_iss_cbuff_ctx_line_1, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_1));
}

const struct reginfo regdata_iss_cbuff_ctx_line_2[] = {
	{"CBUFF_CTX_CTRL_i_2", 0x52001940},
	{"CBUFF_CTX_END_i_2", 0x52001948},
	{"CBUFF_CTX_PHY_i_2", 0x5200195c},
	{"CBUFF_CTX_START_i_2", 0x52001944},
	{"CBUFF_CTX_STATUS_i_2", 0x52001958},
	{"CBUFF_CTX_THRESHOLD_F_i_2", 0x52001950},
	{"CBUFF_CTX_THRESHOLD_S_i_2", 0x52001954},
	{"CBUFF_CTX_WINDOWSIZE_i_2", 0x5200194c},
	{"CBUFF_FRAG_ADDR_j_2", 0x52001888},
};
void omap4_regdump_iss_cbuff_ctx_line_2(void) {
	pr_info("iss_cbuff_ctx_line_2:\n");
	regdump(regdata_iss_cbuff_ctx_line_2, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_2));
}

const struct reginfo regdata_iss_cbuff_ctx_line_3[] = {
	{"CBUFF_CTX_CTRL_i_3", 0x52001960},
	{"CBUFF_CTX_END_i_3", 0x52001968},
	{"CBUFF_CTX_PHY_i_3", 0x5200197c},
	{"CBUFF_CTX_START_i_3", 0x52001964},
	{"CBUFF_CTX_STATUS_i_3", 0x52001978},
	{"CBUFF_CTX_THRESHOLD_F_i_3", 0x52001970},
	{"CBUFF_CTX_THRESHOLD_S_i_3", 0x52001974},
	{"CBUFF_CTX_WINDOWSIZE_i_3", 0x5200196c},
	{"CBUFF_FRAG_ADDR_j_3", 0x5200188c},
};
void omap4_regdump_iss_cbuff_ctx_line_3(void) {
	pr_info("iss_cbuff_ctx_line_3:\n");
	regdump(regdata_iss_cbuff_ctx_line_3, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_3));
}

const struct reginfo regdata_iss_cbuff_ctx_line_4[] = {
	{"CBUFF_CTX_CTRL_i_4", 0x52001980},
	{"CBUFF_CTX_END_i_4", 0x52001988},
	{"CBUFF_CTX_PHY_i_4", 0x5200199c},
	{"CBUFF_CTX_START_i_4", 0x52001984},
	{"CBUFF_CTX_STATUS_i_4", 0x52001998},
	{"CBUFF_CTX_THRESHOLD_F_i_4", 0x52001990},
	{"CBUFF_CTX_THRESHOLD_S_i_4", 0x52001994},
	{"CBUFF_CTX_WINDOWSIZE_i_4", 0x5200198c},
	{"CBUFF_FRAG_ADDR_j_4", 0x52001890},
};
void omap4_regdump_iss_cbuff_ctx_line_4(void) {
	pr_info("iss_cbuff_ctx_line_4:\n");
	regdump(regdata_iss_cbuff_ctx_line_4, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_4));
}

const struct reginfo regdata_iss_cbuff_ctx_line_5[] = {
	{"CBUFF_CTX_CTRL_i_5", 0x520019a0},
	{"CBUFF_CTX_END_i_5", 0x520019a8},
	{"CBUFF_CTX_PHY_i_5", 0x520019bc},
	{"CBUFF_CTX_START_i_5", 0x520019a4},
	{"CBUFF_CTX_STATUS_i_5", 0x520019b8},
	{"CBUFF_CTX_THRESHOLD_F_i_5", 0x520019b0},
	{"CBUFF_CTX_THRESHOLD_S_i_5", 0x520019b4},
	{"CBUFF_CTX_WINDOWSIZE_i_5", 0x520019ac},
	{"CBUFF_FRAG_ADDR_j_5", 0x52001894},
};
void omap4_regdump_iss_cbuff_ctx_line_5(void) {
	pr_info("iss_cbuff_ctx_line_5:\n");
	regdump(regdata_iss_cbuff_ctx_line_5, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_5));
}

const struct reginfo regdata_iss_cbuff_ctx_line_6[] = {
	{"CBUFF_CTX_CTRL_i_6", 0x520019c0},
	{"CBUFF_CTX_END_i_6", 0x520019c8},
	{"CBUFF_CTX_PHY_i_6", 0x520019dc},
	{"CBUFF_CTX_START_i_6", 0x520019c4},
	{"CBUFF_CTX_STATUS_i_6", 0x520019d8},
	{"CBUFF_CTX_THRESHOLD_F_i_6", 0x520019d0},
	{"CBUFF_CTX_THRESHOLD_S_i_6", 0x520019d4},
	{"CBUFF_CTX_WINDOWSIZE_i_6", 0x520019cc},
	{"CBUFF_FRAG_ADDR_j_6", 0x52001898},
};
void omap4_regdump_iss_cbuff_ctx_line_6(void) {
	pr_info("iss_cbuff_ctx_line_6:\n");
	regdump(regdata_iss_cbuff_ctx_line_6, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_6));
}

const struct reginfo regdata_iss_cbuff_ctx_line_7[] = {
	{"CBUFF_CTX_CTRL_i_7", 0x520019e0},
	{"CBUFF_CTX_END_i_7", 0x520019e8},
	{"CBUFF_CTX_PHY_i_7", 0x520019fc},
	{"CBUFF_CTX_START_i_7", 0x520019e4},
	{"CBUFF_CTX_STATUS_i_7", 0x520019f8},
	{"CBUFF_CTX_THRESHOLD_F_i_7", 0x520019f0},
	{"CBUFF_CTX_THRESHOLD_S_i_7", 0x520019f4},
	{"CBUFF_CTX_WINDOWSIZE_i_7", 0x520019ec},
	{"CBUFF_FRAG_ADDR_j_7", 0x5200189c},
	{"CBUFF_FRAG_ADDR_j_8", 0x520018a0},
	{"CBUFF_FRAG_ADDR_j_9", 0x520018a4},
	{"CBUFF_FRAG_ADDR_j_10", 0x520018a8},
	{"CBUFF_FRAG_ADDR_j_11", 0x520018ac},
	{"CBUFF_FRAG_ADDR_j_12", 0x520018b0},
	{"CBUFF_FRAG_ADDR_j_13", 0x520018b4},
	{"CBUFF_FRAG_ADDR_j_14", 0x520018b8},
	{"CBUFF_FRAG_ADDR_j_15", 0x520018bc},
};
void omap4_regdump_iss_cbuff_ctx_line_7(void) {
	pr_info("iss_cbuff_ctx_line_7:\n");
	regdump(regdata_iss_cbuff_ctx_line_7, ARRAY_SIZE(regdata_iss_cbuff_ctx_line_7));
}

const struct reginfo regdata_iss_ipipeif[] = {
	{"IPIPEIF_ENABLE", 0x52011200},
	{"IPIPEIF_CFG1", 0x52011204},
	{"IPIPEIF_PPLN", 0x52011208},
	{"IPIPEIF_LPFR", 0x5201120c},
	{"IPIPEIF_HNUM", 0x52011210},
	{"IPIPEIF_VNUM", 0x52011214},
	{"IPIPEIF_ADDRU", 0x52011218},
	{"IPIPEIF_ADDRL", 0x5201121c},
	{"IPIPEIF_ADOFS", 0x52011220},
	{"IPIPEIF_RSZ", 0x52011224},
	{"IPIPEIF_GAIN", 0x52011228},
	{"IPIPEIF_DPCM", 0x5201122c},
	{"IPIPEIF_CFG2", 0x52011230},
	{"IPIPEIF_INIRSZ", 0x52011234},
	{"IPIPEIF_OCLIP", 0x52011238},
	{"IPIPEIF_DTUDF", 0x5201123c},
	{"IPIPEIF_CLKDIV", 0x52011240},
	{"IPIPEIF_DPC1", 0x52011244},
	{"IPIPEIF_DPC2", 0x52011248},
	{"IPIPEIF_RSZ3A", 0x52011254},
	{"IPIPEIF_INIRSZ3A", 0x52011258},
};
void omap4_regdump_iss_ipipeif(void) {
	pr_info("iss_ipipeif:\n");
	regdump(regdata_iss_ipipeif, ARRAY_SIZE(regdata_iss_ipipeif));
}

const struct reginfo regdata_iss_isif[] = {
	{"ISIF_SYNCEN", 0x52011000},
	{"ISIF_MODESET", 0x52011004},
	{"ISIF_HDW", 0x52011008},
	{"ISIF_VDW", 0x5201100c},
	{"ISIF_PPLN", 0x52011010},
	{"ISIF_LPFR", 0x52011014},
	{"ISIF_SPH", 0x52011018},
	{"ISIF_LNH", 0x5201101c},
	{"ISIF_LNV", 0x52011028},
	{"ISIF_CULH", 0x5201102c},
	{"ISIF_CULV", 0x52011030},
	{"ISIF_HSIZE", 0x52011034},
	{"ISIF_CADU", 0x5201103c},
	{"ISIF_CADL", 0x52011040},
	{"ISIF_LINCFG0", 0x52011044},
	{"ISIF_LINCFG1", 0x52011048},
	{"ISIF_CCOLP", 0x5201104c},
	{"ISIF_CRGAIN", 0x52011050},
	{"ISIF_CGRGAIN", 0x52011054},
	{"ISIF_CGBGAIN", 0x52011058},
	{"ISIF_CBGAIN", 0x5201105c},
	{"ISIF_COFSTA", 0x52011060},
	{"ISIF_VDINT0", 0x52011070},
	{"ISIF_VDINT1", 0x52011074},
	{"ISIF_VDINT2", 0x52011078},
	{"ISIF_MISC", 0x5201107c},
	{"ISIF_CGAMMAWD", 0x52011080},
	{"ISIF_REC656IF", 0x52011084},
	{"ISIF_CCDCFG", 0x52011088},
	{"ISIF_DFCCTL", 0x5201108c},
	{"ISIF_VDFSATLV", 0x52011090},
	{"ISIF_DFCMEMCTL", 0x52011094},
	{"ISIF_DFCMEM0", 0x52011098},
	{"ISIF_DFCMEM1", 0x5201109c},
	{"ISIF_DFCMEM2", 0x520110a0},
	{"ISIF_DFCMEM3", 0x520110a4},
	{"ISIF_DFCMEM4", 0x520110a8},
	{"ISIF_CLAMPCFG", 0x520110ac},
	{"ISIF_CLDCOFST", 0x520110b0},
	{"ISIF_CLSV", 0x520110b4},
	{"ISIF_CLHWIN0", 0x520110b8},
	{"ISIF_CLHWIN1", 0x520110bc},
	{"ISIF_CLHWIN2", 0x520110c0},
	{"ISIF_CLVRV", 0x520110c4},
	{"ISIF_CLVWIN0", 0x520110c8},
	{"ISIF_CLVWIN1", 0x520110cc},
	{"ISIF_CLVWIN2", 0x520110d0},
	{"ISIF_CLVWIN3", 0x520110d4},
	{"ISIF_LSCHOFST", 0x520110d8},
	{"ISIF_LSCVOFST", 0x520110dc},
	{"ISIF_LSCHVAL", 0x520110e0},
	{"ISIF_LSCVVAL", 0x520110e4},
	{"ISIF_2DLSCCFG", 0x520110e8},
	{"ISIF_2DLSCOFST", 0x520110ec},
	{"ISIF_2DLSCINI", 0x520110f0},
	{"ISIF_2DLSCGRBU", 0x520110f4},
	{"ISIF_2DLSCGRBL", 0x520110f8},
	{"ISIF_2DLSCGROF", 0x520110fc},
	{"ISIF_2DLSCORBU", 0x52011100},
	{"ISIF_2DLSCORBL", 0x52011104},
	{"ISIF_2DLSCOROF", 0x52011108},
	{"ISIF_2DLSCIRQEN", 0x5201110c},
	{"ISIF_2DLSCIRQST", 0x52011110},
	{"ISIF_FMTCFG", 0x52011114},
	{"ISIF_FMTPLEN", 0x52011118},
	{"ISIF_FMTSPH", 0x5201111c},
	{"ISIF_FMTLNH", 0x52011120},
	{"ISIF_FMTLSV", 0x52011124},
	{"ISIF_FMTLNV", 0x52011128},
	{"ISIF_FMTRLEN", 0x5201112c},
	{"ISIF_FMTHCNT", 0x52011130},
	{"ISIF_FMTAPTR0", 0x52011134},
	{"ISIF_FMTAPTR1", 0x52011138},
	{"ISIF_FMTAPTR2", 0x5201113c},
	{"ISIF_FMTAPTR3", 0x52011140},
	{"ISIF_FMTAPTR4", 0x52011144},
	{"ISIF_FMTAPTR5", 0x52011148},
	{"ISIF_FMTAPTR6", 0x5201114c},
	{"ISIF_FMTAPTR7", 0x52011150},
	{"ISIF_FMTAPTR8", 0x52011154},
	{"ISIF_FMTAPTR9", 0x52011158},
	{"ISIF_FMTAPTR10", 0x5201115c},
	{"ISIF_FMTAPTR11", 0x52011160},
	{"ISIF_FMTAPTR12", 0x52011164},
	{"ISIF_FMTAPTR13", 0x52011168},
	{"ISIF_FMTAPTR14", 0x5201116c},
	{"ISIF_FMTAPTR15", 0x52011170},
	{"ISIF_FMTPGMVF0", 0x52011174},
	{"ISIF_FMTPGMVF1", 0x52011178},
	{"ISIF_FMTPGMAPU0", 0x5201117c},
	{"ISIF_FMTPGMAPU1", 0x52011180},
	{"ISIF_FMTPGMAPS0", 0x52011184},
	{"ISIF_FMTPGMAPS1", 0x52011188},
	{"ISIF_FMTPGMAPS2", 0x5201118c},
	{"ISIF_FMTPGMAPS3", 0x52011190},
	{"ISIF_FMTPGMAPS4", 0x52011194},
	{"ISIF_FMTPGMAPS5", 0x52011198},
	{"ISIF_FMTPGMAPS6", 0x5201119c},
	{"ISIF_FMTPGMAPS7", 0x520111a0},
	{"ISIF_CSCCTL", 0x520111a4},
	{"ISIF_CSCM0", 0x520111a8},
	{"ISIF_CSCM1", 0x520111ac},
	{"ISIF_CSCM2", 0x520111b0},
	{"ISIF_CSCM3", 0x520111b4},
	{"ISIF_CSCM4", 0x520111b8},
	{"ISIF_CSCM5", 0x520111bc},
	{"ISIF_CSCM6", 0x520111c0},
	{"ISIF_CSCM7", 0x520111c4},
	{"ISIF_CLKCTL", 0x520111f8},
};
void omap4_regdump_iss_isif(void) {
	pr_info("iss_isif:\n");
	regdump(regdata_iss_isif, ARRAY_SIZE(regdata_iss_isif));
}

const struct reginfo regdata_iss_resizer[] = {
	{"RSZ_REVISION", 0x52010400},
	{"RSZ_SYSCONFIG", 0x52010404},
	{"RSZ_IN_FIFO_CTRL", 0x5201040c},
	{"RSZ_GNC", 0x52010410},
	{"RSZ_FRACDIV", 0x52010414},
	{"RSZ_SRC_EN", 0x52010420},
	{"RSZ_SRC_MODE", 0x52010424},
	{"RSZ_SRC_FMT0", 0x52010428},
	{"RSZ_SRC_FMT1", 0x5201042c},
	{"RSZ_SRC_VPS", 0x52010430},
	{"RSZ_SRC_VSZ", 0x52010434},
	{"RSZ_SRC_HPS", 0x52010438},
	{"RSZ_SRC_HSZ", 0x5201043c},
	{"RSZ_DMA_RZA", 0x52010440},
	{"RSZ_DMA_RZB", 0x52010444},
	{"RSZ_DMA_STA", 0x52010448},
	{"RSZ_GCK_MMR", 0x5201044c},
	{"RSZ_GCK_SDR", 0x52010454},
	{"RSZ_IRQ_RZA", 0x52010458},
	{"RSZ_IRQ_RZB", 0x5201045c},
	{"RSZ_YUV_Y_MIN", 0x52010460},
	{"RSZ_YUV_Y_MAX", 0x52010464},
	{"RSZ_YUV_C_MIN", 0x52010468},
	{"RSZ_YUV_C_MAX", 0x5201046c},
	{"RSZ_YUV_PHS", 0x52010470},
	{"RSZ_SEQ", 0x52010474},
	{"RZA_EN", 0x52010478},
	{"RZA_MODE", 0x5201047c},
	{"RZA_420", 0x52010480},
	{"RZA_I_VPS", 0x52010484},
	{"RZA_I_HPS", 0x52010488},
	{"RZA_O_VSZ", 0x5201048c},
	{"RZA_O_HSZ", 0x52010490},
	{"RZA_V_PHS_Y", 0x52010494},
	{"RZA_V_PHS_C", 0x52010498},
	{"RZA_V_DIF", 0x5201049c},
	{"RZA_V_TYP", 0x520104a0},
	{"RZA_V_LPF", 0x520104a4},
	{"RZA_H_PHS", 0x520104a8},
	{"RZA_H_PHS_ADJ", 0x520104ac},
	{"RZA_H_DIF", 0x520104b0},
	{"RZA_H_TYP", 0x520104b4},
	{"RZA_H_LPF", 0x520104b8},
	{"RZA_DWN_EN", 0x520104bc},
	{"RZA_DWN_AV", 0x520104c0},
	{"RZA_RGB_EN", 0x520104c4},
	{"RZA_RGB_TYP", 0x520104c8},
	{"RZA_RGB_BLD", 0x520104cc},
	{"RZA_SDR_Y_BAD_H", 0x520104d0},
	{"RZA_SDR_Y_BAD_L", 0x520104d4},
	{"RZA_SDR_Y_SAD_H", 0x520104d8},
	{"RZA_SDR_Y_SAD_L", 0x520104dc},
	{"RZA_SDR_Y_OFT", 0x520104e0},
	{"RZA_SDR_Y_PTR_S", 0x520104e4},
	{"RZA_SDR_Y_PTR_E", 0x520104e8},
	{"RZA_SDR_C_BAD_H", 0x520104ec},
	{"RZA_SDR_C_BAD_L", 0x520104f0},
	{"RZA_SDR_C_SAD_H", 0x520104f4},
	{"RZA_SDR_C_SAD_L", 0x520104f8},
	{"RZA_SDR_C_OFT", 0x520104fc},
	{"RZA_SDR_C_PTR_S", 0x52010500},
	{"RZA_SDR_C_PTR_E", 0x52010504},
	{"RZB_EN", 0x52010508},
	{"RZB_MODE", 0x5201050c},
	{"RZB_420", 0x52010510},
	{"RZB_I_VPS", 0x52010514},
	{"RZB_I_HPS", 0x52010518},
	{"RZB_O_VSZ", 0x5201051c},
	{"RZB_O_HSZ", 0x52010520},
	{"RZB_V_PHS_Y", 0x52010524},
	{"RZB_V_PHS_C", 0x52010528},
	{"RZB_V_DIF", 0x5201052c},
	{"RZB_V_TYP", 0x52010530},
	{"RZB_V_LPF", 0x52010534},
	{"RZB_H_PHS", 0x52010538},
	{"RZB_H_PHS_ADJ", 0x5201053c},
	{"RZB_H_DIF", 0x52010540},
	{"RZB_H_TYP", 0x52010544},
	{"RZB_H_LPF", 0x52010548},
	{"RZB_DWN_EN", 0x5201054c},
	{"RZB_DWN_AV", 0x52010550},
	{"RZB_RGB_EN", 0x52010554},
	{"RZB_RGB_TYP", 0x52010558},
	{"RZB_RGB_BLD", 0x5201055c},
	{"RZB_SDR_Y_BAD_H", 0x52010560},
	{"RZB_SDR_Y_BAD_L", 0x52010564},
	{"RZB_SDR_Y_SAD_H", 0x52010568},
	{"RZB_SDR_Y_SAD_L", 0x5201056c},
	{"RZB_SDR_Y_OFT", 0x52010570},
	{"RZB_SDR_Y_PTR_S", 0x52010574},
	{"RZB_SDR_Y_PTR_E", 0x52010578},
	{"RZB_SDR_C_BAD_H", 0x5201057c},
	{"RZB_SDR_C_BAD_L", 0x52010580},
	{"RZB_SDR_C_SAD_H", 0x52010584},
	{"RZB_SDR_C_SAD_L", 0x52010588},
	{"RZB_SDR_C_OFT", 0x5201058c},
	{"RZB_SDR_C_PTR_S", 0x52010590},
	{"RZB_SDR_C_PTR_E", 0x52010594},
};
void omap4_regdump_iss_resizer(void) {
	pr_info("iss_resizer:\n");
	regdump(regdata_iss_resizer, ARRAY_SIZE(regdata_iss_resizer));
}

const struct reginfo regdata_iss_isp5_sys2[] = {
	{"ISP5_KEY_EN1", 0x520100a0},
	{"ISP5_KEY_EN2", 0x520100a4},
	{"ISP5_KEY_EN3", 0x520100a8},
	{"ISP5_KEY_EN4", 0x520100ac},
	{"ISP5_KEY_EN5", 0x520100b0},
	{"ISP5_KEY_EN6", 0x520100b4},
};
void omap4_regdump_iss_isp5_sys2(void) {
	pr_info("iss_isp5_sys2:\n");
	regdump(regdata_iss_isp5_sys2, ARRAY_SIZE(regdata_iss_isp5_sys2));
	omap4_regdump_iss_isp5_sys2_irq_line_0();
	omap4_regdump_iss_isp5_sys2_irq_line_1();
	omap4_regdump_iss_isp5_sys2_irq_line_2();
	omap4_regdump_iss_isp5_sys2_irq_line_3();
}

const struct reginfo regdata_iss_isp5_sys2_irq_line_0[] = {
	{"ISP5_IRQENABLE_CLR2_i_0", 0x520100c4},
	{"ISP5_IRQENABLE_SET2_i_0", 0x520100c0},
	{"ISP5_IRQSTATUS2_i_0", 0x520100bc},
	{"ISP5_IRQSTATUS_RAW2_i_0", 0x520100b8},
};
void omap4_regdump_iss_isp5_sys2_irq_line_0(void) {
	pr_info("iss_isp5_sys2_irq_line_0:\n");
	regdump(regdata_iss_isp5_sys2_irq_line_0, ARRAY_SIZE(regdata_iss_isp5_sys2_irq_line_0));
}

const struct reginfo regdata_iss_isp5_sys2_irq_line_1[] = {
	{"ISP5_IRQENABLE_CLR2_i_1", 0x520100d4},
	{"ISP5_IRQENABLE_SET2_i_1", 0x520100d0},
	{"ISP5_IRQSTATUS2_i_1", 0x520100cc},
	{"ISP5_IRQSTATUS_RAW2_i_1", 0x520100c8},
};
void omap4_regdump_iss_isp5_sys2_irq_line_1(void) {
	pr_info("iss_isp5_sys2_irq_line_1:\n");
	regdump(regdata_iss_isp5_sys2_irq_line_1, ARRAY_SIZE(regdata_iss_isp5_sys2_irq_line_1));
}

const struct reginfo regdata_iss_isp5_sys2_irq_line_2[] = {
	{"ISP5_IRQENABLE_CLR2_i_2", 0x520100e4},
	{"ISP5_IRQENABLE_SET2_i_2", 0x520100e0},
	{"ISP5_IRQSTATUS2_i_2", 0x520100dc},
	{"ISP5_IRQSTATUS_RAW2_i_2", 0x520100d8},
};
void omap4_regdump_iss_isp5_sys2_irq_line_2(void) {
	pr_info("iss_isp5_sys2_irq_line_2:\n");
	regdump(regdata_iss_isp5_sys2_irq_line_2, ARRAY_SIZE(regdata_iss_isp5_sys2_irq_line_2));
}

const struct reginfo regdata_iss_isp5_sys2_irq_line_3[] = {
	{"ISP5_IRQENABLE_CLR2_i_3", 0x520100f4},
	{"ISP5_IRQENABLE_SET2_i_3", 0x520100f0},
	{"ISP5_IRQSTATUS2_i_3", 0x520100ec},
	{"ISP5_IRQSTATUS_RAW2_i_3", 0x520100e8},
};
void omap4_regdump_iss_isp5_sys2_irq_line_3(void) {
	pr_info("iss_isp5_sys2_irq_line_3:\n");
	regdump(regdata_iss_isp5_sys2_irq_line_3, ARRAY_SIZE(regdata_iss_isp5_sys2_irq_line_3));
}

const struct reginfo regdata_iss_h3a[] = {
	{"H3A_PID", 0x52011400},
	{"H3A_PCR", 0x52011404},
	{"H3A_AFPAX1", 0x52011408},
	{"H3A_AFPAX2", 0x5201140c},
	{"H3A_AFPAXSTART", 0x52011410},
	{"H3A_AFIIRSH", 0x52011414},
	{"H3A_AFBUFST", 0x52011418},
	{"H3A_AFCOEF010", 0x5201141c},
	{"H3A_AFCOEF032", 0x52011420},
	{"H3A_AFCOEF054", 0x52011424},
	{"H3A_AFCOEF076", 0x52011428},
	{"H3A_AFCOEF098", 0x5201142c},
	{"H3A_AFCOEF0010", 0x52011430},
	{"H3A_AFCOEF110", 0x52011434},
	{"H3A_AFCOEF132", 0x52011438},
	{"H3A_AFCOEF154", 0x5201143c},
	{"H3A_AFCOEF176", 0x52011440},
	{"H3A_AFCOEF198", 0x52011444},
	{"H3A_AFCOEF1010", 0x52011448},
	{"H3A_AEWWIN1", 0x5201144c},
	{"H3A_AEWINSTART", 0x52011450},
	{"H3A_AEWINBLK", 0x52011454},
	{"H3A_AEWSUBWIN", 0x52011458},
	{"H3A_AEWBUFST", 0x5201145c},
	{"H3A_AEWCFG", 0x52011460},
	{"H3A_LINE_START", 0x52011464},
	{"H3A_VFV_CFG1", 0x52011468},
	{"H3A_VFV_CFG2", 0x5201146c},
	{"H3A_VFV_CFG3", 0x52011470},
	{"H3A_VFV_CFG4", 0x52011474},
	{"H3A_HVF_THR", 0x52011478},
	{"H3A_ADVANCED", 0x5201147c},
};
void omap4_regdump_iss_h3a(void) {
	pr_info("iss_h3a:\n");
	regdump(regdata_iss_h3a, ARRAY_SIZE(regdata_iss_h3a));
}

const struct reginfo regdata_iss_ipipe[] = {
	{"IPIPE_SRC_EN", 0x52010800},
	{"IPIPE_SRC_MODE", 0x52010804},
	{"IPIPE_SRC_FMT", 0x52010808},
	{"IPIPE_SRC_COL", 0x5201080c},
	{"IPIPE_SRC_VPS", 0x52010810},
	{"IPIPE_SRC_VSZ", 0x52010814},
	{"IPIPE_SRC_HPS", 0x52010818},
	{"IPIPE_SRC_HSZ", 0x5201081c},
	{"IPIPE_SEL_SBU", 0x52010820},
	{"IPIPE_SRC_STA", 0x52010824},
	{"IPIPE_GCK_MMR", 0x52010828},
	{"IPIPE_GCK_PIX", 0x5201082c},
	{"IPIPE_DPC_LUT_EN", 0x52010834},
	{"IPIPE_DPC_LUT_SEL", 0x52010838},
	{"IPIPE_DPC_LUT_ADR", 0x5201083c},
	{"IPIPE_DPC_LUT_SIZ", 0x52010840},
	{"IPIPE_DPC_OTF_EN", 0x52010844},
	{"IPIPE_DPC_OTF_TYP", 0x52010848},
	{"IPIPE_DPC_OTF_2_D_THR_R", 0x5201084c},
	{"IPIPE_DPC_OTF_2_D_THR_GR", 0x52010850},
	{"IPIPE_DPC_OTF_2_D_THR_GB", 0x52010854},
	{"IPIPE_DPC_OTF_2_D_THR_B", 0x52010858},
	{"IPIPE_DPC_OTF_2_C_THR_R", 0x5201085c},
	{"IPIPE_DPC_OTF_2_C_THR_GR", 0x52010860},
	{"IPIPE_DPC_OTF_2_C_THR_GB", 0x52010864},
	{"IPIPE_DPC_OTF_2_C_THR_B", 0x52010868},
	{"IPIPE_DPC_OTF_3_SHF", 0x5201086c},
	{"IPIPE_DPC_OTF_3_D_THR", 0x52010870},
	{"IPIPE_DPC_OTF_3_D_SPL", 0x52010874},
	{"IPIPE_DPC_OTF_3_D_MIN", 0x52010878},
	{"IPIPE_DPC_OTF_3_D_MAX", 0x5201087c},
	{"IPIPE_DPC_OTF_3_C_THR", 0x52010880},
	{"IPIPE_DPC_OTF_3_C_SLP", 0x52010884},
	{"IPIPE_DPC_OTF_3_C_MIN", 0x52010888},
	{"IPIPE_DPC_OTF_3_C_MAX", 0x5201088c},
	{"IPIPE_LSC_VOFT", 0x52010890},
	{"IPIPE_LSC_VA2", 0x52010894},
	{"IPIPE_LSC_VA1", 0x52010898},
	{"IPIPE_LSC_VS", 0x5201089c},
	{"IPIPE_LSC_HOFT", 0x520108a0},
	{"IPIPE_LSC_HA2", 0x520108a4},
	{"IPIPE_LSC_HA1", 0x520108a8},
	{"IPIPE_LSC_HS", 0x520108ac},
	{"IPIPE_LSC_GAN_R", 0x520108b0},
	{"IPIPE_LSC_GAN_GR", 0x520108b4},
	{"IPIPE_LSC_GAN_GB", 0x520108b8},
	{"IPIPE_LSC_GAN_B", 0x520108bc},
	{"IPIPE_LSC_OFT_R", 0x520108c0},
	{"IPIPE_LSC_OFT_GR", 0x520108c4},
	{"IPIPE_LSC_OFT_GB", 0x520108c8},
	{"IPIPE_LSC_OFT_B", 0x520108cc},
	{"IPIPE_LSC_SHF", 0x520108d0},
	{"IPIPE_LSC_MAX", 0x520108d4},
	{"IPIPE_D2F_1ST_EN", 0x520108d8},
	{"IPIPE_D2F_1ST_TYP", 0x520108dc},
	{"IPIPE_D2F_1ST_THR_00", 0x520108e0},
	{"IPIPE_D2F_1ST_THR_01", 0x520108e4},
	{"IPIPE_D2F_1ST_THR_02", 0x520108e8},
	{"IPIPE_D2F_1ST_THR_03", 0x520108ec},
	{"IPIPE_D2F_1ST_THR_04", 0x520108f0},
	{"IPIPE_D2F_1ST_THR_05", 0x520108f4},
	{"IPIPE_D2F_1ST_THR_06", 0x520108f8},
	{"IPIPE_D2F_1ST_THR_07", 0x520108fc},
	{"IPIPE_D2F_1ST_STR_00", 0x52010900},
	{"IPIPE_D2F_1ST_STR_01", 0x52010904},
	{"IPIPE_D2F_1ST_STR_02", 0x52010908},
	{"IPIPE_D2F_1ST_STR_03", 0x5201090c},
	{"IPIPE_D2F_1ST_STR_04", 0x52010910},
	{"IPIPE_D2F_1ST_STR_05", 0x52010914},
	{"IPIPE_D2F_1ST_STR_06", 0x52010918},
	{"IPIPE_D2F_1ST_STR_07", 0x5201091c},
	{"IPIPE_D2F_1ST_SPR_00", 0x52010920},
	{"IPIPE_D2F_1ST_SPR_01", 0x52010924},
	{"IPIPE_D2F_1ST_SPR_02", 0x52010928},
	{"IPIPE_D2F_1ST_SPR_03", 0x5201092c},
	{"IPIPE_D2F_1ST_SPR_04", 0x52010930},
	{"IPIPE_D2F_1ST_SPR_05", 0x52010934},
	{"IPIPE_D2F_1ST_SPR_06", 0x52010938},
	{"IPIPE_D2F_1ST_SPR_07", 0x5201093c},
	{"IPIPE_D2F_1ST_EDG_MIN", 0x52010940},
	{"IPIPE_D2F_1ST_EDG_MAX", 0x52010944},
	{"IPIPE_D2F_2ND_EN", 0x52010948},
	{"IPIPE_D2F_2ND_TYP", 0x5201094c},
	{"IPIPE_D2F_2ND_THR00", 0x52010950},
	{"IPIPE_D2F_2ND_THR01", 0x52010954},
	{"IPIPE_D2F_2ND_THR02", 0x52010958},
	{"IPIPE_D2F_2ND_THR03", 0x5201095c},
	{"IPIPE_D2F_2ND_THR04", 0x52010960},
	{"IPIPE_D2F_2ND_THR05", 0x52010964},
	{"IPIPE_D2F_2ND_THR06", 0x52010968},
	{"IPIPE_D2F_2ND_THR07", 0x5201096c},
	{"IPIPE_D2F_2ND_STR_00", 0x52010970},
	{"IPIPE_D2F_2ND_STR_01", 0x52010974},
	{"IPIPE_D2F_2ND_STR_02", 0x52010978},
	{"IPIPE_D2F_2ND_STR_03", 0x5201097c},
	{"IPIPE_D2F_2ND_STR_04", 0x52010980},
	{"IPIPE_D2F_2ND_STR_05", 0x52010984},
	{"IPIPE_D2F_2ND_STR_06", 0x52010988},
	{"IPIPE_D2F_2ND_STR_07", 0x5201098c},
	{"IPIPE_D2F_2ND_SPR_00", 0x52010990},
	{"IPIPE_D2F_2ND_SPR_01", 0x52010994},
	{"IPIPE_D2F_2ND_SPR_02", 0x52010998},
	{"IPIPE_D2F_2ND_SPR_03", 0x5201099c},
	{"IPIPE_D2F_2ND_SPR_04", 0x520109a0},
	{"IPIPE_D2F_2ND_SPR_05", 0x520109a4},
	{"IPIPE_D2F_2ND_SPR_06", 0x520109a8},
	{"IPIPE_D2F_2ND_SPR_07", 0x520109ac},
	{"IPIPE_D2F_2ND_EDG_MIN", 0x520109b0},
	{"IPIPE_D2F_2ND_EDG_MAX", 0x520109b4},
	{"IPIPE_GIC_EN", 0x520109b8},
	{"IPIPE_GIC_TYP", 0x520109bc},
	{"IPIPE_GIC_GAN", 0x520109c0},
	{"IPIPE_GIC_NFGAIN", 0x520109c4},
	{"IPIPE_GIC_THR", 0x520109c8},
	{"IPIPE_GIC_SLP", 0x520109cc},
	{"IPIPE_WB2_OFT_R", 0x520109d0},
	{"IPIPE_WB2_OFT_GR", 0x520109d4},
	{"IPIPE_WB2_OFT_GB", 0x520109d8},
	{"IPIPE_WB2_OFT_B", 0x520109dc},
	{"IPIPE_WB2_WGN_R", 0x520109e0},
	{"IPIPE_WB2_WGN_GR", 0x520109e4},
	{"IPIPE_WB2_WGN_GB", 0x520109e8},
	{"IPIPE_WB2_WGN_B", 0x520109ec},
	{"IPIPE_CFA_MODE", 0x520109f0},
	{"IPIPE_CFA_2DIR_HPF_THR", 0x520109f4},
	{"IPIPE_CFA_2DIR_HPF_SLP", 0x520109f8},
	{"IPIPE_CFA_2DIR_MIX_THR", 0x520109fc},
	{"IPIPE_CFA_2DIR_MIX_SLP", 0x52010a00},
	{"IPIPE_CFA_2DIR_DIR_TRH", 0x52010a04},
	{"IPIPE_CFA_2DIR_DIR_SLP", 0x52010a08},
	{"IPIPE_CFA_2DIR_NDWT", 0x52010a0c},
	{"IPIPE_CFA_MONO_HUE_FRA", 0x52010a10},
	{"IPIPE_CFA_MONO_EDG_THR", 0x52010a14},
	{"IPIPE_CFA_MONO_THR_MIN", 0x52010a18},
	{"IPIPE_CFA_MONO_THR_SLP", 0x52010a1c},
	{"IPIPE_CFA_MONO_SLP_MIN", 0x52010a20},
	{"IPIPE_CFA_MONO_SLP_SLP", 0x52010a24},
	{"IPIPE_CFA_MONO_LPWT", 0x52010a28},
	{"IPIPE_RGB1_MUL_RR", 0x52010a2c},
	{"IPIPE_RGB1_MUL_GR", 0x52010a30},
	{"IPIPE_RGB1_MUL_BR", 0x52010a34},
	{"IPIPE_RGB1_MUL_RG", 0x52010a38},
	{"IPIPE_RGB1_MUL_GG", 0x52010a3c},
	{"IPIPE_RGB1_MUL_BG", 0x52010a40},
	{"IPIPE_RGB1_MUL_RB", 0x52010a44},
	{"IPIPE_RGB1_MUL_GB", 0x52010a48},
	{"IPIPE_RGB1_MUL_BB", 0x52010a4c},
	{"IPIPE_RGB1_OFT_OR", 0x52010a50},
	{"IPIPE_RGB1_OFT_OG", 0x52010a54},
	{"IPIPE_RGB1_OFT_OB", 0x52010a58},
	{"IPIPE_GMM_CFG", 0x52010a5c},
	{"IPIPE_RGB2_MUL_RR", 0x52010a60},
	{"IPIPE_RGB2_MUL_GR", 0x52010a64},
	{"IPIPE_RGB2_MUL_BR", 0x52010a68},
	{"IPIPE_RGB2_MUL_RG", 0x52010a6c},
	{"IPIPE_RGB2_MUL_GG", 0x52010a70},
	{"IPIPE_RGB2_MUL_BG", 0x52010a74},
	{"IPIPE_RGB2_MUL_RB", 0x52010a78},
	{"IPIPE_RGB2_MUL_GB", 0x52010a7c},
	{"IPIPE_RGB2_MUL_BB", 0x52010a80},
	{"IPIPE_RGB2_OFT_OR", 0x52010a84},
	{"IPIPE_RGB2_OFT_OG", 0x52010a88},
	{"IPIPE_RGB2_OFT_OB", 0x52010a8c},
	{"IPIPE_3DLUT_EN", 0x52010a90},
	{"IPIPE_YUV_ADJ", 0x52010a94},
	{"IPIPE_YUV_MUL_RY", 0x52010a98},
	{"IPIPE_YUV_MUL_GY", 0x52010a9c},
	{"IPIPE_YUV_MUL_BY", 0x52010aa0},
	{"IPIPE_YUV_MUL_RCB", 0x52010aa4},
	{"IPIPE_YUV_MUL_GCB", 0x52010aa8},
	{"IPIPE_YUV_MUL_BCB", 0x52010aac},
	{"IPIPE_YUV_MUL_RCR", 0x52010ab0},
	{"IPIPE_YUV_MUL_GCR", 0x52010ab4},
	{"IPIPE_YUV_MUL_BCR", 0x52010ab8},
	{"IPIPE_YUV_OFT_Y", 0x52010abc},
	{"IPIPE_YUV_OFT_CB", 0x52010ac0},
	{"IPIPE_YUV_OFT_CR", 0x52010ac4},
	{"IPIPE_YUV_PHS", 0x52010ac8},
	{"IPIPE_GBCE_EN", 0x52010acc},
	{"IPIPE_GBCE_TYP", 0x52010ad0},
	{"IPIPE_YEE_EN", 0x52010ad4},
	{"IPIPE_YEE_TYP", 0x52010ad8},
	{"IPIPE_YEE_SHF", 0x52010adc},
	{"IPIPE_YEE_MUL_00", 0x52010ae0},
	{"IPIPE_YEE_MUL_01", 0x52010ae4},
	{"IPIPE_YEE_MUL_02", 0x52010ae8},
	{"IPIPE_YEE_MUL_10", 0x52010aec},
	{"IPIPE_YEE_MUL_11", 0x52010af0},
	{"IPIPE_YEE_MUL_12", 0x52010af4},
	{"IPIPE_YEE_MUL_20", 0x52010af8},
	{"IPIPE_YEE_MUL_21", 0x52010afc},
	{"IPIPE_YEE_MUL_22", 0x52010b00},
	{"IPIPE_YEE_THR", 0x52010b04},
	{"IPIPE_YEE_E_GAN", 0x52010b08},
	{"IPIPE_YEE_E_THR_1", 0x52010b0c},
	{"IPIPE_YEE_E_THR_2", 0x52010b10},
	{"IPIPE_YEE_G_GAN", 0x52010b14},
	{"IPIPE_YEE_G_OFT", 0x52010b18},
	{"IPIPE_CAR_EN", 0x52010b1c},
	{"IPIPE_CAR_TYP", 0x52010b20},
	{"IPIPE_CAR_SW", 0x52010b24},
	{"IPIPE_CAR_HPF_TYP", 0x52010b28},
	{"IPIPE_CAR_HPF_SHF", 0x52010b2c},
	{"IPIPE_CAR_HPF_THR", 0x52010b30},
	{"IPIPE_CAR_GN1_GAN", 0x52010b34},
	{"IPIPE_CAR_GN1_SHF", 0x52010b38},
	{"IPIPE_CAR_GN1_MIN", 0x52010b3c},
	{"IPIPE_CAR_GN2_GAN", 0x52010b40},
	{"IPIPE_CAR_GN2_SHF", 0x52010b44},
	{"IPIPE_CAR_GN2_MIN", 0x52010b48},
	{"IPIPE_CGS_EN", 0x52010b4c},
	{"IPIPE_CGS_GN1_L_THR", 0x52010b50},
	{"IPIPE_CGS_GN1_L_GAIN", 0x52010b54},
	{"IPIPE_CGS_GN1_L_SHF", 0x52010b58},
	{"IPIPE_CGS_GN1_L_MIN", 0x52010b5c},
	{"IPIPE_CGS_GN1_H_THR", 0x52010b60},
	{"IPIPE_CGS_GN1_H_GAIN", 0x52010b64},
	{"IPIPE_CGS_GN1_H_SHF", 0x52010b68},
	{"IPIPE_CGS_GN1_H_MIN", 0x52010b6c},
	{"IPIPE_CGS_GN2_L_THR", 0x52010b70},
	{"IPIPE_CGS_GN2_L_GAIN", 0x52010b74},
	{"IPIPE_CGS_GN2_L_SHF", 0x52010b78},
	{"IPIPE_CGS_GN2_L_MIN", 0x52010b7c},
	{"IPIPE_BOX_EN", 0x52010b80},
	{"IPIPE_BOX_MODE", 0x52010b84},
	{"IPIPE_BOX_TYP", 0x52010b88},
	{"IPIPE_BOX_SHF", 0x52010b8c},
	{"IPIPE_BOX_SDR_SAD_H", 0x52010b90},
	{"IPIPE_BOX_SDR_SAD_L", 0x52010b94},
	{"IPIPE_HST_EN", 0x52010b9c},
	{"IPIPE_HST_MODE", 0x52010ba0},
	{"IPIPE_HST_SEL", 0x52010ba4},
	{"IPIPE_HST_PARA", 0x52010ba8},
	{"IPIPE_HST_0_VPS", 0x52010bac},
	{"IPIPE_HST_0_VSZ", 0x52010bb0},
	{"IPIPE_HST_0_HPS", 0x52010bb4},
	{"IPIPE_HST_0_HSZ", 0x52010bb8},
	{"IPIPE_HST_1_VPS", 0x52010bbc},
	{"IPIPE_HST_1_VSZ", 0x52010bc0},
	{"IPIPE_HST_1_HPS", 0x52010bc4},
	{"IPIPE_HST_1_HSZ", 0x52010bc8},
	{"IPIPE_HST_2_VPS", 0x52010bcc},
	{"IPIPE_HST_2_VSZ", 0x52010bd0},
	{"IPIPE_HST_2_HPS", 0x52010bd4},
	{"IPIPE_HST_2_HSZ", 0x52010bd8},
	{"IPIPE_HST_3_VPS", 0x52010bdc},
	{"IPIPE_HST_3_VSZ", 0x52010be0},
	{"IPIPE_HST_3_HPS", 0x52010be4},
	{"IPIPE_HST_3_HSZ", 0x52010be8},
	{"IPIPE_HST_TBL", 0x52010bec},
	{"IPIPE_HST_MUL_R", 0x52010bf0},
	{"IPIPE_HST_MUL_GR", 0x52010bf4},
	{"IPIPE_HST_MUL_GB", 0x52010bf8},
	{"IPIPE_HST_MUL_B", 0x52010bfc},
	{"IPIPE_BSC_EN", 0x52010c00},
	{"IPIPE_BSC_MODE", 0x52010c04},
	{"IPIPE_BSC_TYP", 0x52010c08},
	{"IPIPE_BSC_ROW_VCT", 0x52010c0c},
	{"IPIPE_BSC_ROW_SHF", 0x52010c10},
	{"IPIPE_BSC_ROW_VPOS", 0x52010c14},
	{"IPIPE_BSC_ROW_VNUM", 0x52010c18},
	{"IPIPE_BSC_ROW_VSKIP", 0x52010c1c},
	{"IPIPE_BSC_ROW_HPOS", 0x52010c20},
	{"IPIPE_BSC_ROW_HNUM", 0x52010c24},
	{"IPIPE_BSC_ROW_HSKIP", 0x52010c28},
	{"IPIPE_BSC_COL_VCT", 0x52010c2c},
	{"IPIPE_BSC_COL_SHF", 0x52010c30},
	{"IPIPE_BSC_COL_VPOS", 0x52010c34},
	{"IPIPE_BSC_COL_VNUM", 0x52010c38},
	{"IPIPE_BSC_COL_VSKIP", 0x52010c3c},
	{"IPIPE_BSC_COL_HPOS", 0x52010c40},
	{"IPIPE_BSC_COL_HNUM", 0x52010c44},
	{"IPIPE_BSC_COL_HSKIP", 0x52010c48},
};
void omap4_regdump_iss_ipipe(void) {
	pr_info("iss_ipipe:\n");
	regdump(regdata_iss_ipipe, ARRAY_SIZE(regdata_iss_ipipe));
}

const struct reginfo regdata_iss_isp5_sys1[] = {
	{"ISP5_REVISION", 0x52010000},
	{"ISP5_HWINFO1", 0x52010004},
	{"ISP5_HWINFO2", 0x52010008},
	{"ISP5_SYSCONFIG", 0x52010010},
	{"ISP5_DMAENABLE_SET", 0x52010064},
	{"ISP5_DMAENABLE_CLR", 0x52010068},
	{"ISP5_CTRL", 0x5201006c},
	{"ISP5_PG", 0x52010070},
	{"ISP5_PG_PULSE_CTRL", 0x52010074},
	{"ISP5_PG_FRAME_SIZE", 0x52010078},
	{"ISP5_MPSR", 0x5201007c},
	{"ISP5_BL_MTC_1", 0x52010080},
	{"ISP5_BL_MTC_2", 0x52010084},
	{"ISP5_BL_VBUSM", 0x52010088},
};
void omap4_regdump_iss_isp5_sys1(void) {
	pr_info("iss_isp5_sys1:\n");
	regdump(regdata_iss_isp5_sys1, ARRAY_SIZE(regdata_iss_isp5_sys1));
	omap4_regdump_iss_isp5_sys1_irq_line_0();
	omap4_regdump_iss_isp5_sys1_irq_line_1();
	omap4_regdump_iss_isp5_sys1_irq_line_2();
	omap4_regdump_iss_isp5_sys1_irq_line_3();
}

const struct reginfo regdata_iss_isp5_sys1_irq_line_0[] = {
	{"ISP5_IRQENABLE_CLR_i_0", 0x52010030},
	{"ISP5_IRQENABLE_SET_i_0", 0x5201002c},
	{"ISP5_IRQSTATUS_RAW_i_0", 0x52010024},
	{"ISP5_IRQSTATUS_i_0", 0x52010028},
};
void omap4_regdump_iss_isp5_sys1_irq_line_0(void) {
	pr_info("iss_isp5_sys1_irq_line_0:\n");
	regdump(regdata_iss_isp5_sys1_irq_line_0, ARRAY_SIZE(regdata_iss_isp5_sys1_irq_line_0));
}

const struct reginfo regdata_iss_isp5_sys1_irq_line_1[] = {
	{"ISP5_IRQENABLE_CLR_i_1", 0x52010040},
	{"ISP5_IRQENABLE_SET_i_1", 0x5201003c},
	{"ISP5_IRQSTATUS_RAW_i_1", 0x52010034},
	{"ISP5_IRQSTATUS_i_1", 0x52010038},
};
void omap4_regdump_iss_isp5_sys1_irq_line_1(void) {
	pr_info("iss_isp5_sys1_irq_line_1:\n");
	regdump(regdata_iss_isp5_sys1_irq_line_1, ARRAY_SIZE(regdata_iss_isp5_sys1_irq_line_1));
}

const struct reginfo regdata_iss_isp5_sys1_irq_line_2[] = {
	{"ISP5_IRQENABLE_CLR_i_2", 0x52010050},
	{"ISP5_IRQENABLE_SET_i_2", 0x5201004c},
	{"ISP5_IRQSTATUS_RAW_i_2", 0x52010044},
	{"ISP5_IRQSTATUS_i_2", 0x52010048},
};
void omap4_regdump_iss_isp5_sys1_irq_line_2(void) {
	pr_info("iss_isp5_sys1_irq_line_2:\n");
	regdump(regdata_iss_isp5_sys1_irq_line_2, ARRAY_SIZE(regdata_iss_isp5_sys1_irq_line_2));
}

const struct reginfo regdata_iss_isp5_sys1_irq_line_3[] = {
	{"ISP5_IRQENABLE_CLR_i_3", 0x52010060},
	{"ISP5_IRQENABLE_SET_i_3", 0x5201005c},
	{"ISP5_IRQSTATUS_RAW_i_3", 0x52010054},
	{"ISP5_IRQSTATUS_i_3", 0x52010058},
};
void omap4_regdump_iss_isp5_sys1_irq_line_3(void) {
	pr_info("iss_isp5_sys1_irq_line_3:\n");
	regdump(regdata_iss_isp5_sys1_irq_line_3, ARRAY_SIZE(regdata_iss_isp5_sys1_irq_line_3));
}

const struct reginfo regdata_simcop_control_l3interconnect[] = {
	{"SIMCOP_HL_REVISION", 0x52020000},
	{"SIMCOP_HL_HWINFO", 0x52020004},
	{"SIMCOP_HL_SYSCONFIG", 0x52020010},
	{"SIMCOP_CTRL", 0x52020060},
	{"SIMCOP_CLKCTRL", 0x52020064},
};
void omap4_regdump_simcop_control_l3interconnect(void) {
	pr_info("simcop_control_l3interconnect:\n");
	regdump(regdata_simcop_control_l3interconnect, ARRAY_SIZE(regdata_simcop_control_l3interconnect));
	omap4_regdump_simcop_control_l3interconnect_irq_line_0();
	omap4_regdump_simcop_control_l3interconnect_irq_line_1();
	omap4_regdump_simcop_control_l3interconnect_irq_line_2();
	omap4_regdump_simcop_control_l3interconnect_irq_line_3();
}

const struct reginfo regdata_simcop_control_l3interconnect_irq_line_0[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_0", 0x5202002c},
	{"SIMCOP_HL_IRQENABLE_SET_i_0", 0x52020028},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_0", 0x52020020},
	{"SIMCOP_HL_IRQSTATUS_i_0", 0x52020024},
};
void omap4_regdump_simcop_control_l3interconnect_irq_line_0(void) {
	pr_info("simcop_control_l3interconnect_irq_line_0:\n");
	regdump(regdata_simcop_control_l3interconnect_irq_line_0, ARRAY_SIZE(regdata_simcop_control_l3interconnect_irq_line_0));
}

const struct reginfo regdata_simcop_control_l3interconnect_irq_line_1[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_1", 0x5202003c},
	{"SIMCOP_HL_IRQENABLE_SET_i_1", 0x52020038},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_1", 0x52020030},
	{"SIMCOP_HL_IRQSTATUS_i_1", 0x52020034},
};
void omap4_regdump_simcop_control_l3interconnect_irq_line_1(void) {
	pr_info("simcop_control_l3interconnect_irq_line_1:\n");
	regdump(regdata_simcop_control_l3interconnect_irq_line_1, ARRAY_SIZE(regdata_simcop_control_l3interconnect_irq_line_1));
}

const struct reginfo regdata_simcop_control_l3interconnect_irq_line_2[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_2", 0x5202004c},
	{"SIMCOP_HL_IRQENABLE_SET_i_2", 0x52020048},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_2", 0x52020040},
	{"SIMCOP_HL_IRQSTATUS_i_2", 0x52020044},
};
void omap4_regdump_simcop_control_l3interconnect_irq_line_2(void) {
	pr_info("simcop_control_l3interconnect_irq_line_2:\n");
	regdump(regdata_simcop_control_l3interconnect_irq_line_2, ARRAY_SIZE(regdata_simcop_control_l3interconnect_irq_line_2));
}

const struct reginfo regdata_simcop_control_l3interconnect_irq_line_3[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_3", 0x5202005c},
	{"SIMCOP_HL_IRQENABLE_SET_i_3", 0x52020058},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_3", 0x52020050},
	{"SIMCOP_HL_IRQSTATUS_i_3", 0x52020054},
};
void omap4_regdump_simcop_control_l3interconnect_irq_line_3(void) {
	pr_info("simcop_control_l3interconnect_irq_line_3:\n");
	regdump(regdata_simcop_control_l3interconnect_irq_line_3, ARRAY_SIZE(regdata_simcop_control_l3interconnect_irq_line_3));
}

const struct reginfo regdata_simcop_control_cortex_m3[] = {
	{"SIMCOP_HL_REVISION", 0x55060000},
	{"SIMCOP_HL_HWINFO", 0x55060004},
	{"SIMCOP_HL_SYSCONFIG", 0x55060010},
	{"SIMCOP_CTRL", 0x55060060},
	{"SIMCOP_CLKCTRL", 0x55060064},
};
void omap4_regdump_simcop_control_cortex_m3(void) {
	pr_info("simcop_control_cortex_m3:\n");
	regdump(regdata_simcop_control_cortex_m3, ARRAY_SIZE(regdata_simcop_control_cortex_m3));
	omap4_regdump_simcop_control_cortex_m3_irq_line_0();
	omap4_regdump_simcop_control_cortex_m3_irq_line_1();
	omap4_regdump_simcop_control_cortex_m3_irq_line_2();
	omap4_regdump_simcop_control_cortex_m3_irq_line_3();
}

const struct reginfo regdata_simcop_control_cortex_m3_irq_line_0[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_0", 0x5506002c},
	{"SIMCOP_HL_IRQENABLE_SET_i_0", 0x55060028},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_0", 0x55060020},
	{"SIMCOP_HL_IRQSTATUS_i_0", 0x55060024},
};
void omap4_regdump_simcop_control_cortex_m3_irq_line_0(void) {
	pr_info("simcop_control_cortex_m3_irq_line_0:\n");
	regdump(regdata_simcop_control_cortex_m3_irq_line_0, ARRAY_SIZE(regdata_simcop_control_cortex_m3_irq_line_0));
}

const struct reginfo regdata_simcop_control_cortex_m3_irq_line_1[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_1", 0x5506003c},
	{"SIMCOP_HL_IRQENABLE_SET_i_1", 0x55060038},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_1", 0x55060030},
	{"SIMCOP_HL_IRQSTATUS_i_1", 0x55060034},
};
void omap4_regdump_simcop_control_cortex_m3_irq_line_1(void) {
	pr_info("simcop_control_cortex_m3_irq_line_1:\n");
	regdump(regdata_simcop_control_cortex_m3_irq_line_1, ARRAY_SIZE(regdata_simcop_control_cortex_m3_irq_line_1));
}

const struct reginfo regdata_simcop_control_cortex_m3_irq_line_2[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_2", 0x5506004c},
	{"SIMCOP_HL_IRQENABLE_SET_i_2", 0x55060048},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_2", 0x55060040},
	{"SIMCOP_HL_IRQSTATUS_i_2", 0x55060044},
};
void omap4_regdump_simcop_control_cortex_m3_irq_line_2(void) {
	pr_info("simcop_control_cortex_m3_irq_line_2:\n");
	regdump(regdata_simcop_control_cortex_m3_irq_line_2, ARRAY_SIZE(regdata_simcop_control_cortex_m3_irq_line_2));
}

const struct reginfo regdata_simcop_control_cortex_m3_irq_line_3[] = {
	{"SIMCOP_HL_IRQENABLE_CLR_i_3", 0x5506005c},
	{"SIMCOP_HL_IRQENABLE_SET_i_3", 0x55060058},
	{"SIMCOP_HL_IRQSTATUS_RAW_i_3", 0x55060050},
	{"SIMCOP_HL_IRQSTATUS_i_3", 0x55060054},
};
void omap4_regdump_simcop_control_cortex_m3_irq_line_3(void) {
	pr_info("simcop_control_cortex_m3_irq_line_3:\n");
	regdump(regdata_simcop_control_cortex_m3_irq_line_3, ARRAY_SIZE(regdata_simcop_control_cortex_m3_irq_line_3));
}

const struct reginfo regdata_hwseq_l3interconnect[] = {
	{"SIMCOP_HWSEQ_CTRL", 0x52020068},
	{"SIMCOP_HWSEQ_STATUS", 0x5202006c},
	{"SIMCOP_HWSEQ_OVERRIDE", 0x52020070},
	{"SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE", 0x52020074},
	{"SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE", 0x52020078},
	{"SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE", 0x5202007c},
};
void omap4_regdump_hwseq_l3interconnect(void) {
	pr_info("hwseq_l3interconnect:\n");
	regdump(regdata_hwseq_l3interconnect, ARRAY_SIZE(regdata_hwseq_l3interconnect));
	omap4_regdump_hwseq_l3interconnect_channel_0();
	omap4_regdump_hwseq_l3interconnect_channel_1();
	omap4_regdump_hwseq_l3interconnect_channel_2();
	omap4_regdump_hwseq_l3interconnect_channel_3();
}

const struct reginfo regdata_hwseq_l3interconnect_channel_0[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_0", 0x5202008c},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_0", 0x52020080},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_0", 0x52020088},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_0", 0x52020084},
};
void omap4_regdump_hwseq_l3interconnect_channel_0(void) {
	pr_info("hwseq_l3interconnect_channel_0:\n");
	regdump(regdata_hwseq_l3interconnect_channel_0, ARRAY_SIZE(regdata_hwseq_l3interconnect_channel_0));
}

const struct reginfo regdata_hwseq_l3interconnect_channel_1[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_1", 0x5202009c},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_1", 0x52020090},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_1", 0x52020098},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_1", 0x52020094},
};
void omap4_regdump_hwseq_l3interconnect_channel_1(void) {
	pr_info("hwseq_l3interconnect_channel_1:\n");
	regdump(regdata_hwseq_l3interconnect_channel_1, ARRAY_SIZE(regdata_hwseq_l3interconnect_channel_1));
}

const struct reginfo regdata_hwseq_l3interconnect_channel_2[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_2", 0x520200ac},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_2", 0x520200a0},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_2", 0x520200a8},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_2", 0x520200a4},
};
void omap4_regdump_hwseq_l3interconnect_channel_2(void) {
	pr_info("hwseq_l3interconnect_channel_2:\n");
	regdump(regdata_hwseq_l3interconnect_channel_2, ARRAY_SIZE(regdata_hwseq_l3interconnect_channel_2));
}

const struct reginfo regdata_hwseq_l3interconnect_channel_3[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_3", 0x520200bc},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_3", 0x520200b0},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_3", 0x520200b8},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_3", 0x520200b4},
};
void omap4_regdump_hwseq_l3interconnect_channel_3(void) {
	pr_info("hwseq_l3interconnect_channel_3:\n");
	regdump(regdata_hwseq_l3interconnect_channel_3, ARRAY_SIZE(regdata_hwseq_l3interconnect_channel_3));
}

const struct reginfo regdata_hwseq_cortex_m3[] = {
	{"SIMCOP_HWSEQ_CTRL", 0x55060068},
	{"SIMCOP_HWSEQ_STATUS", 0x5506006c},
	{"SIMCOP_HWSEQ_OVERRIDE", 0x55060070},
	{"SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE", 0x55060074},
	{"SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE", 0x55060078},
	{"SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE", 0x5506007c},
};
void omap4_regdump_hwseq_cortex_m3(void) {
	pr_info("hwseq_cortex_m3:\n");
	regdump(regdata_hwseq_cortex_m3, ARRAY_SIZE(regdata_hwseq_cortex_m3));
	omap4_regdump_hwseq_cortex_m3_channel_0();
	omap4_regdump_hwseq_cortex_m3_channel_1();
	omap4_regdump_hwseq_cortex_m3_channel_2();
	omap4_regdump_hwseq_cortex_m3_channel_3();
}

const struct reginfo regdata_hwseq_cortex_m3_channel_0[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_0", 0x5506008c},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_0", 0x55060080},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_0", 0x55060088},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_0", 0x55060084},
};
void omap4_regdump_hwseq_cortex_m3_channel_0(void) {
	pr_info("hwseq_cortex_m3_channel_0:\n");
	regdump(regdata_hwseq_cortex_m3_channel_0, ARRAY_SIZE(regdata_hwseq_cortex_m3_channel_0));
}

const struct reginfo regdata_hwseq_cortex_m3_channel_1[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_1", 0x5506009c},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_1", 0x55060090},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_1", 0x55060098},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_1", 0x55060094},
};
void omap4_regdump_hwseq_cortex_m3_channel_1(void) {
	pr_info("hwseq_cortex_m3_channel_1:\n");
	regdump(regdata_hwseq_cortex_m3_channel_1, ARRAY_SIZE(regdata_hwseq_cortex_m3_channel_1));
}

const struct reginfo regdata_hwseq_cortex_m3_channel_2[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_2", 0x550600ac},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_2", 0x550600a0},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_2", 0x550600a8},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_2", 0x550600a4},
};
void omap4_regdump_hwseq_cortex_m3_channel_2(void) {
	pr_info("hwseq_cortex_m3_channel_2:\n");
	regdump(regdata_hwseq_cortex_m3_channel_2, ARRAY_SIZE(regdata_hwseq_cortex_m3_channel_2));
}

const struct reginfo regdata_hwseq_cortex_m3_channel_3[] = {
	{"SIMCOP_HWSEQ_STEP_CTRL2_i_3", 0x550600bc},
	{"SIMCOP_HWSEQ_STEP_CTRL_i_3", 0x550600b0},
	{"SIMCOP_HWSEQ_STEP_IMX_CTRL_i_3", 0x550600b8},
	{"SIMCOP_HWSEQ_STEP_SWITCH_i_3", 0x550600b4},
};
void omap4_regdump_hwseq_cortex_m3_channel_3(void) {
	pr_info("hwseq_cortex_m3_channel_3:\n");
	regdump(regdata_hwseq_cortex_m3_channel_3, ARRAY_SIZE(regdata_hwseq_cortex_m3_channel_3));
}

const struct reginfo regdata_dma_l3interconnect[] = {
	{"SIMCOP_DMA_REVISION", 0x52020200},
	{"SIMCOP_DMA_HWINFO", 0x52020204},
	{"SIMCOP_DMA_SYSCONFIG", 0x52020210},
	{"SIMCOP_DMA_CTRL", 0x5202021c},
};
void omap4_regdump_dma_l3interconnect(void) {
	pr_info("dma_l3interconnect:\n");
	regdump(regdata_dma_l3interconnect, ARRAY_SIZE(regdata_dma_l3interconnect));
	omap4_regdump_dma_l3interconnect_dma_channel_0();
	omap4_regdump_dma_l3interconnect_dma_channel_1();
	omap4_regdump_dma_l3interconnect_dma_channel_2();
	omap4_regdump_dma_l3interconnect_dma_channel_3();
	omap4_regdump_dma_l3interconnect_dma_channel_4();
	omap4_regdump_dma_l3interconnect_dma_channel_5();
	omap4_regdump_dma_l3interconnect_dma_channel_6();
	omap4_regdump_dma_l3interconnect_dma_channel_7();
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_0[] = {
	{"SIMCOP_DMA_CHAN_BLOCK_SIZE_i_0", 0x52020294},
	{"SIMCOP_DMA_CHAN_BLOCK_STEP_i_0", 0x520202a4},
	{"SIMCOP_DMA_CHAN_BUF_ADDR_i_0", 0x52020290},
	{"SIMCOP_DMA_CHAN_BUF_OFST_i_0", 0x5202028c},
	{"SIMCOP_DMA_CHAN_CTRL_i_0", 0x52020280},
	{"SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_0", 0x520202a0},
	{"SIMCOP_DMA_CHAN_FRAME_i_0", 0x52020298},
	{"SIMCOP_DMA_CHAN_SMEM_ADDR_i_0", 0x52020284},
	{"SIMCOP_DMA_CHAN_SMEM_OFST_i_0", 0x52020288},
	{"SIMCOP_DMA_IRQENABLE_CLR_j_0", 0x5202022c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_0", 0x52020228},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_0", 0x52020220},
	{"SIMCOP_DMA_IRQSTATUS_j_0", 0x52020224},
};
void omap4_regdump_dma_l3interconnect_dma_channel_0(void) {
	pr_info("dma_l3interconnect_dma_channel_0:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_0, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_0));
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_1[] = {
	{"SIMCOP_DMA_CHAN_BLOCK_SIZE_i_1", 0x520202c4},
	{"SIMCOP_DMA_CHAN_BLOCK_STEP_i_1", 0x520202d4},
	{"SIMCOP_DMA_CHAN_BUF_ADDR_i_1", 0x520202c0},
	{"SIMCOP_DMA_CHAN_BUF_OFST_i_1", 0x520202bc},
	{"SIMCOP_DMA_CHAN_CTRL_i_1", 0x520202b0},
	{"SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_1", 0x520202d0},
	{"SIMCOP_DMA_CHAN_FRAME_i_1", 0x520202c8},
	{"SIMCOP_DMA_CHAN_SMEM_ADDR_i_1", 0x520202b4},
	{"SIMCOP_DMA_CHAN_SMEM_OFST_i_1", 0x520202b8},
	{"SIMCOP_DMA_IRQENABLE_CLR_j_1", 0x5202023c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_1", 0x52020238},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_1", 0x52020230},
	{"SIMCOP_DMA_IRQSTATUS_j_1", 0x52020234},
};
void omap4_regdump_dma_l3interconnect_dma_channel_1(void) {
	pr_info("dma_l3interconnect_dma_channel_1:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_1, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_1));
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_2[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_2", 0x5202024c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_2", 0x52020248},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_2", 0x52020240},
	{"SIMCOP_DMA_IRQSTATUS_j_2", 0x52020244},
};
void omap4_regdump_dma_l3interconnect_dma_channel_2(void) {
	pr_info("dma_l3interconnect_dma_channel_2:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_2, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_2));
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_3[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_3", 0x5202025c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_3", 0x52020258},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_3", 0x52020250},
	{"SIMCOP_DMA_IRQSTATUS_j_3", 0x52020254},
};
void omap4_regdump_dma_l3interconnect_dma_channel_3(void) {
	pr_info("dma_l3interconnect_dma_channel_3:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_3, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_3));
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_4[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_4", 0x5202026c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_4", 0x52020268},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_4", 0x52020260},
	{"SIMCOP_DMA_IRQSTATUS_j_4", 0x52020264},
};
void omap4_regdump_dma_l3interconnect_dma_channel_4(void) {
	pr_info("dma_l3interconnect_dma_channel_4:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_4, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_4));
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_5[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_5", 0x5202027c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_5", 0x52020278},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_5", 0x52020270},
	{"SIMCOP_DMA_IRQSTATUS_j_5", 0x52020274},
};
void omap4_regdump_dma_l3interconnect_dma_channel_5(void) {
	pr_info("dma_l3interconnect_dma_channel_5:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_5, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_5));
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_6[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_6", 0x5202028c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_6", 0x52020288},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_6", 0x52020280},
	{"SIMCOP_DMA_IRQSTATUS_j_6", 0x52020284},
};
void omap4_regdump_dma_l3interconnect_dma_channel_6(void) {
	pr_info("dma_l3interconnect_dma_channel_6:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_6, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_6));
}

const struct reginfo regdata_dma_l3interconnect_dma_channel_7[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_7", 0x5202029c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_7", 0x52020298},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_7", 0x52020290},
	{"SIMCOP_DMA_IRQSTATUS_j_7", 0x52020294},
};
void omap4_regdump_dma_l3interconnect_dma_channel_7(void) {
	pr_info("dma_l3interconnect_dma_channel_7:\n");
	regdump(regdata_dma_l3interconnect_dma_channel_7, ARRAY_SIZE(regdata_dma_l3interconnect_dma_channel_7));
}

const struct reginfo regdata_dma_cortex_m3[] = {
	{"SIMCOP_DMA_REVISION", 0x55060200},
	{"SIMCOP_DMA_HWINFO", 0x55060204},
	{"SIMCOP_DMA_SYSCONFIG", 0x55060210},
	{"SIMCOP_DMA_CTRL", 0x55060218},
};
void omap4_regdump_dma_cortex_m3(void) {
	pr_info("dma_cortex_m3:\n");
	regdump(regdata_dma_cortex_m3, ARRAY_SIZE(regdata_dma_cortex_m3));
	omap4_regdump_dma_cortex_m3_dma_channel_0();
	omap4_regdump_dma_cortex_m3_dma_channel_1();
	omap4_regdump_dma_cortex_m3_dma_channel_2();
	omap4_regdump_dma_cortex_m3_dma_channel_3();
	omap4_regdump_dma_cortex_m3_dma_channel_4();
	omap4_regdump_dma_cortex_m3_dma_channel_5();
	omap4_regdump_dma_cortex_m3_dma_channel_6();
	omap4_regdump_dma_cortex_m3_dma_channel_7();
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_0[] = {
	{"SIMCOP_DMA_CHAN_BLOCK_SIZE_i_0", 0x55060294},
	{"SIMCOP_DMA_CHAN_BLOCK_STEP_i_0", 0x550602a4},
	{"SIMCOP_DMA_CHAN_BUF_ADDR_i_0", 0x55060290},
	{"SIMCOP_DMA_CHAN_BUF_OFST_i_0", 0x5506028c},
	{"SIMCOP_DMA_CHAN_CTRL_i_0", 0x55060280},
	{"SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_0", 0x550602a0},
	{"SIMCOP_DMA_CHAN_FRAME_i_0", 0x55060298},
	{"SIMCOP_DMA_CHAN_SMEM_ADDR_i_0", 0x55060284},
	{"SIMCOP_DMA_CHAN_SMEM_OFST_i_0", 0x55060288},
	{"SIMCOP_DMA_IRQENABLE_CLR_j_0", 0x5506022c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_0", 0x55060228},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_0", 0x55060220},
	{"SIMCOP_DMA_IRQSTATUS_j_0", 0x55060224},
};
void omap4_regdump_dma_cortex_m3_dma_channel_0(void) {
	pr_info("dma_cortex_m3_dma_channel_0:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_0, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_0));
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_1[] = {
	{"SIMCOP_DMA_CHAN_BLOCK_SIZE_i_1", 0x550602c4},
	{"SIMCOP_DMA_CHAN_BLOCK_STEP_i_1", 0x550602d4},
	{"SIMCOP_DMA_CHAN_BUF_ADDR_i_1", 0x550602c0},
	{"SIMCOP_DMA_CHAN_BUF_OFST_i_1", 0x550602bc},
	{"SIMCOP_DMA_CHAN_CTRL_i_1", 0x550602b0},
	{"SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_1", 0x550602d0},
	{"SIMCOP_DMA_CHAN_FRAME_i_1", 0x550602c8},
	{"SIMCOP_DMA_CHAN_SMEM_ADDR_i_1", 0x550602b4},
	{"SIMCOP_DMA_CHAN_SMEM_OFST_i_1", 0x550602b8},
	{"SIMCOP_DMA_IRQENABLE_CLR_j_1", 0x5506023c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_1", 0x55060238},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_1", 0x55060230},
	{"SIMCOP_DMA_IRQSTATUS_j_1", 0x55060234},
};
void omap4_regdump_dma_cortex_m3_dma_channel_1(void) {
	pr_info("dma_cortex_m3_dma_channel_1:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_1, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_1));
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_2[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_2", 0x5506024c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_2", 0x55060248},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_2", 0x55060240},
	{"SIMCOP_DMA_IRQSTATUS_j_2", 0x55060244},
};
void omap4_regdump_dma_cortex_m3_dma_channel_2(void) {
	pr_info("dma_cortex_m3_dma_channel_2:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_2, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_2));
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_3[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_3", 0x5506025c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_3", 0x55060258},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_3", 0x55060250},
	{"SIMCOP_DMA_IRQSTATUS_j_3", 0x55060254},
};
void omap4_regdump_dma_cortex_m3_dma_channel_3(void) {
	pr_info("dma_cortex_m3_dma_channel_3:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_3, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_3));
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_4[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_4", 0x5506026c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_4", 0x55060268},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_4", 0x55060260},
	{"SIMCOP_DMA_IRQSTATUS_j_4", 0x55060264},
};
void omap4_regdump_dma_cortex_m3_dma_channel_4(void) {
	pr_info("dma_cortex_m3_dma_channel_4:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_4, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_4));
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_5[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_5", 0x5506027c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_5", 0x55060278},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_5", 0x55060270},
	{"SIMCOP_DMA_IRQSTATUS_j_5", 0x55060274},
};
void omap4_regdump_dma_cortex_m3_dma_channel_5(void) {
	pr_info("dma_cortex_m3_dma_channel_5:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_5, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_5));
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_6[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_6", 0x5506028c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_6", 0x55060288},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_6", 0x55060280},
	{"SIMCOP_DMA_IRQSTATUS_j_6", 0x55060284},
};
void omap4_regdump_dma_cortex_m3_dma_channel_6(void) {
	pr_info("dma_cortex_m3_dma_channel_6:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_6, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_6));
}

const struct reginfo regdata_dma_cortex_m3_dma_channel_7[] = {
	{"SIMCOP_DMA_IRQENABLE_CLR_j_7", 0x5506029c},
	{"SIMCOP_DMA_IRQENABLE_SET_j_7", 0x55060298},
	{"SIMCOP_DMA_IRQSTATUS_RAW_j_7", 0x55060290},
	{"SIMCOP_DMA_IRQSTATUS_j_7", 0x55060294},
};
void omap4_regdump_dma_cortex_m3_dma_channel_7(void) {
	pr_info("dma_cortex_m3_dma_channel_7:\n");
	regdump(regdata_dma_cortex_m3_dma_channel_7, ARRAY_SIZE(regdata_dma_cortex_m3_dma_channel_7));
}

const struct reginfo regdata_ldc_l3interconnect[] = {
	{"LDC_PID", 0x52020100},
	{"LDC_PCR", 0x52020104},
	{"LDC_RD_BASE", 0x52020108},
	{"LDC_RD_OFST", 0x5202010c},
	{"LDC_FRAME_SIZE", 0x52020110},
	{"LDC_INITXY", 0x52020114},
	{"LDC_WR_BASE", 0x52020118},
	{"LDC_WR_OFST", 0x5202011c},
	{"LDC_420C_RD_BASE", 0x52020120},
	{"LDC_420C_WR_BASE", 0x52020124},
	{"LDC_CONFIG", 0x52020128},
	{"LDC_CENTER", 0x5202012c},
	{"LDC_KHV", 0x52020130},
	{"LDC_BLOCK", 0x52020134},
	{"LDC_LUT_ADDR", 0x52020138},
	{"LDC_LUT_WDATA", 0x5202013c},
	{"LDC_LUT_RDATA", 0x52020140},
	{"LDC_AB", 0x52020144},
	{"LDC_CD", 0x52020148},
	{"LDC_EF", 0x5202014c},
};
void omap4_regdump_ldc_l3interconnect(void) {
	pr_info("ldc_l3interconnect:\n");
	regdump(regdata_ldc_l3interconnect, ARRAY_SIZE(regdata_ldc_l3interconnect));
}

const struct reginfo regdata_ldc_cortex_m3[] = {
	{"LDC_PID", 0x55060100},
	{"LDC_PCR", 0x55060104},
	{"LDC_RD_BASE", 0x55060108},
	{"LDC_RD_OFST", 0x5506010c},
	{"LDC_FRAME_SIZE", 0x55060110},
	{"LDC_INITXY", 0x55060114},
	{"LDC_WR_BASE", 0x55060118},
	{"LDC_WR_OFST", 0x5506011c},
	{"LDC_420C_RD_BASE", 0x55060120},
	{"LDC_420C_WR_BASE", 0x55060124},
	{"LDC_CONFIG", 0x55060128},
	{"LDC_CENTER", 0x5506012c},
	{"LDC_KHV", 0x55060130},
	{"LDC_BLOCK", 0x55060134},
	{"LDC_LUT_ADDR", 0x55060138},
	{"LDC_LUT_WDATA", 0x5506013c},
	{"LDC_LUT_RDATA", 0x55060140},
	{"LDC_AB", 0x55060144},
	{"LDC_CD", 0x55060148},
	{"LDC_EF", 0x5506014c},
};
void omap4_regdump_ldc_cortex_m3(void) {
	pr_info("ldc_cortex_m3:\n");
	regdump(regdata_ldc_cortex_m3, ARRAY_SIZE(regdata_ldc_cortex_m3));
}

const struct reginfo regdata_dct_l3interconnect[] = {
	{"DCT_VERSION", 0x52020800},
	{"DCT_CTRL", 0x52020804},
	{"DCT_CFG", 0x52020808},
	{"DCT_SPTR", 0x5202080c},
	{"DCT_FPTR", 0x52020810},
};
void omap4_regdump_dct_l3interconnect(void) {
	pr_info("dct_l3interconnect:\n");
	regdump(regdata_dct_l3interconnect, ARRAY_SIZE(regdata_dct_l3interconnect));
}

const struct reginfo regdata_dct_cortex_m3[] = {
	{"DCT_VERSION", 0x55060800},
	{"DCT_CTRL", 0x55060804},
	{"DCT_CFG", 0x55060808},
	{"DCT_SPTR", 0x5506080c},
	{"DCT_FPTR", 0x55060810},
};
void omap4_regdump_dct_cortex_m3(void) {
	pr_info("dct_cortex_m3:\n");
	regdump(regdata_dct_cortex_m3, ARRAY_SIZE(regdata_dct_cortex_m3));
}

const struct reginfo regdata_vlcdj_l3interconnect[] = {
	{"VLCDJ_REVISION", 0x52020600},
	{"VLCDJ_CTRL", 0x52020604},
	{"VLCDJE_CFG", 0x52020608},
	{"VLCDJE_DCPREDY", 0x5202060c},
	{"VLCDJE_DCPREDUV", 0x52020610},
	{"VLCDJE_BSPTR", 0x52020614},
	{"VLCDJE_CBUF", 0x52020618},
	{"VLCDJE_RSTCFG", 0x5202061c},
	{"VLCDJE_DCTQM", 0x52020620},
	{"VLCDJE_VLCTBL", 0x52020624},
	{"VLCDJE_RSTPTR", 0x52020628},
	{"VLCDJE_RSTOFST", 0x5202062c},
	{"VLCDJD_CFG", 0x52020640},
	{"VLCDJD_DCPREDY", 0x52020644},
	{"VLCDJD_DCPREDUV", 0x52020648},
	{"VLCDJD_BSPTR", 0x5202064c},
	{"VLCDJD_CBUF", 0x52020650},
	{"VLCDJD_DCTQM", 0x52020654},
	{"VLCDJD_CTRLTBL", 0x52020658},
	{"VLCDJD_DCDTBL01", 0x5202065c},
	{"VLCDJD_DCDTBL23", 0x52020660},
	{"VLCDJD_DCTERR", 0x52020664},
};
void omap4_regdump_vlcdj_l3interconnect(void) {
	pr_info("vlcdj_l3interconnect:\n");
	regdump(regdata_vlcdj_l3interconnect, ARRAY_SIZE(regdata_vlcdj_l3interconnect));
}

const struct reginfo regdata_vlcdj_cortex_m3[] = {
	{"VLCDJ_REVISION", 0x55060600},
	{"VLCDJ_CTRL", 0x55060604},
	{"VLCDJE_CFG", 0x55060608},
	{"VLCDJE_DCPREDY", 0x5506060c},
	{"VLCDJE_DCPREDUV", 0x55060610},
	{"VLCDJE_BSPTR", 0x55060614},
	{"VLCDJE_CBUF", 0x55060618},
	{"VLCDJE_RSTCFG", 0x5506061c},
	{"VLCDJE_DCTQM", 0x55060620},
	{"VLCDJE_VLCTBL", 0x55060624},
	{"VLCDJE_RSTPTR", 0x55060628},
	{"VLCDJE_RSTOFST", 0x5506062c},
	{"VLCDJD_CFG", 0x55060640},
	{"VLCDJD_DCPREDY", 0x55060644},
	{"VLCDJD_DCPREDUV", 0x55060648},
	{"VLCDJD_BSPTR", 0x5506064c},
	{"VLCDJD_CBUF", 0x55060650},
	{"VLCDJD_DCTQM", 0x55060654},
	{"VLCDJD_CTRLTBL", 0x55060658},
	{"VLCDJD_DCDTBL01", 0x5506065c},
	{"VLCDJD_DCDTBL23", 0x55060660},
	{"VLCDJD_DCTERR", 0x55060664},
};
void omap4_regdump_vlcdj_cortex_m3(void) {
	pr_info("vlcdj_cortex_m3:\n");
	regdump(regdata_vlcdj_cortex_m3, ARRAY_SIZE(regdata_vlcdj_cortex_m3));
}

const struct reginfo regdata_rot_l3interconnect[] = {
	{"ROT_REVISION", 0x52020700},
	{"ROT_CTRL", 0x52020704},
	{"ROT_CFG", 0x52020708},
	{"ROT_BLKSZ", 0x5202070c},
	{"ROT_SRC_START1", 0x52020710},
	{"ROT_SRC_LOFST", 0x52020714},
	{"ROT_DST_START1", 0x52020718},
	{"ROT_DST_LOFST", 0x5202071c},
	{"ROT_SRC_START2", 0x52020720},
	{"ROT_DST_START2", 0x52020724},
};
void omap4_regdump_rot_l3interconnect(void) {
	pr_info("rot_l3interconnect:\n");
	regdump(regdata_rot_l3interconnect, ARRAY_SIZE(regdata_rot_l3interconnect));
}

const struct reginfo regdata_rot_cortex_m3[] = {
	{"ROT_REVISION", 0x55060700},
	{"ROT_CTRL", 0x55060704},
	{"ROT_CFG", 0x55060708},
	{"ROT_BLKSZ", 0x5506070c},
	{"ROT_SRC_START1", 0x55060710},
	{"ROT_SRC_LOFST", 0x55060714},
	{"ROT_DST_START1", 0x55060718},
	{"ROT_DST_LOFST", 0x5506071c},
	{"ROT_SRC_START2", 0x55060720},
	{"ROT_DST_START2", 0x55060724},
};
void omap4_regdump_rot_cortex_m3(void) {
	pr_info("rot_cortex_m3:\n");
	regdump(regdata_rot_cortex_m3, ARRAY_SIZE(regdata_rot_cortex_m3));
}

const struct reginfo regdata_fdif[] = {
	{"FDIF_REVISION", 0x4a10a000},
	{"FDIF_HWINFO", 0x4a10a004},
	{"FDIF_SYSCONFIG", 0x4a10a010},
	{"FDIF_PICADDR", 0x4a10a060},
	{"FDIF_CTRL", 0x4a10a064},
	{"FDIF_WKADDR", 0x4a10a068},
	{"FD_CTRL", 0x4a10a080},
	{"FD_DNUM", 0x4a10a084},
	{"FD_DCOND", 0x4a10a088},
	{"FD_STARTX", 0x4a10a08c},
	{"FD_STARTY", 0x4a10a090},
	{"FD_SIZEX", 0x4a10a094},
	{"FD_SIZEY", 0x4a10a098},
	{"FD_LHIT", 0x4a10a09c},
};
void omap4_regdump_fdif(void) {
	pr_info("fdif:\n");
	regdump(regdata_fdif, ARRAY_SIZE(regdata_fdif));
	omap4_regdump_fdif_irq_line_0();
	omap4_regdump_fdif_irq_line_1();
	omap4_regdump_fdif_irq_line_2();
	omap4_regdump_fdif_channel_3();
	omap4_regdump_fdif_channel_4();
	omap4_regdump_fdif_channel_5();
	omap4_regdump_fdif_channel_6();
	omap4_regdump_fdif_channel_7();
	omap4_regdump_fdif_channel_8();
	omap4_regdump_fdif_channel_9();
	omap4_regdump_fdif_channel_10();
	omap4_regdump_fdif_channel_11();
	omap4_regdump_fdif_channel_12();
	omap4_regdump_fdif_channel_13();
	omap4_regdump_fdif_channel_14();
	omap4_regdump_fdif_channel_15();
	omap4_regdump_fdif_channel_16();
	omap4_regdump_fdif_channel_17();
	omap4_regdump_fdif_channel_18();
	omap4_regdump_fdif_channel_19();
	omap4_regdump_fdif_channel_20();
	omap4_regdump_fdif_channel_21();
	omap4_regdump_fdif_channel_22();
	omap4_regdump_fdif_channel_23();
	omap4_regdump_fdif_channel_24();
	omap4_regdump_fdif_channel_25();
	omap4_regdump_fdif_channel_26();
	omap4_regdump_fdif_channel_27();
	omap4_regdump_fdif_channel_28();
	omap4_regdump_fdif_channel_29();
	omap4_regdump_fdif_channel_30();
	omap4_regdump_fdif_channel_31();
	omap4_regdump_fdif_channel_32();
	omap4_regdump_fdif_channel_33();
	omap4_regdump_fdif_channel_34();
}

const struct reginfo regdata_fdif_irq_line_0[] = {
	{"FDIF_IRQENABLE_CLR_j_0", 0x4a10a030},
	{"FDIF_IRQENABLE_SET_j_0", 0x4a10a02c},
	{"FDIF_IRQSTATUS_RAW_j_0", 0x4a10a024},
	{"FDIF_IRQSTATUS_j_0", 0x4a10a028},
	{"FD_ANGLE_i_0", 0x4a10a16c},
	{"FD_CENTERX_i_0", 0x4a10a160},
	{"FD_CENTERY_i_0", 0x4a10a164},
	{"FD_CONFSIZE_i_0", 0x4a10a168},
};
void omap4_regdump_fdif_irq_line_0(void) {
	pr_info("fdif_irq_line_0:\n");
	regdump(regdata_fdif_irq_line_0, ARRAY_SIZE(regdata_fdif_irq_line_0));
}

const struct reginfo regdata_fdif_irq_line_1[] = {
	{"FDIF_IRQENABLE_CLR_j_1", 0x4a10a040},
	{"FDIF_IRQENABLE_SET_j_1", 0x4a10a03c},
	{"FDIF_IRQSTATUS_RAW_j_1", 0x4a10a034},
	{"FDIF_IRQSTATUS_j_1", 0x4a10a038},
	{"FD_ANGLE_i_1", 0x4a10a17c},
	{"FD_CENTERX_i_1", 0x4a10a170},
	{"FD_CENTERY_i_1", 0x4a10a174},
	{"FD_CONFSIZE_i_1", 0x4a10a178},
};
void omap4_regdump_fdif_irq_line_1(void) {
	pr_info("fdif_irq_line_1:\n");
	regdump(regdata_fdif_irq_line_1, ARRAY_SIZE(regdata_fdif_irq_line_1));
}

const struct reginfo regdata_fdif_irq_line_2[] = {
	{"FDIF_IRQENABLE_CLR_j_2", 0x4a10a050},
	{"FDIF_IRQENABLE_SET_j_2", 0x4a10a04c},
	{"FDIF_IRQSTATUS_RAW_j_2", 0x4a10a044},
	{"FDIF_IRQSTATUS_j_2", 0x4a10a048},
	{"FD_ANGLE_i_2", 0x4a10a18c},
	{"FD_CENTERX_i_2", 0x4a10a180},
	{"FD_CENTERY_i_2", 0x4a10a184},
	{"FD_CONFSIZE_i_2", 0x4a10a188},
};
void omap4_regdump_fdif_irq_line_2(void) {
	pr_info("fdif_irq_line_2:\n");
	regdump(regdata_fdif_irq_line_2, ARRAY_SIZE(regdata_fdif_irq_line_2));
}

const struct reginfo regdata_fdif_channel_3[] = {
	{"FD_ANGLE_i_3", 0x4a10a19c},
	{"FD_CENTERX_i_3", 0x4a10a190},
	{"FD_CENTERY_i_3", 0x4a10a194},
	{"FD_CONFSIZE_i_3", 0x4a10a198},
};
void omap4_regdump_fdif_channel_3(void) {
	pr_info("fdif_channel_3:\n");
	regdump(regdata_fdif_channel_3, ARRAY_SIZE(regdata_fdif_channel_3));
}

const struct reginfo regdata_fdif_channel_4[] = {
	{"FD_ANGLE_i_4", 0x4a10a1ac},
	{"FD_CENTERX_i_4", 0x4a10a1a0},
	{"FD_CENTERY_i_4", 0x4a10a1a4},
	{"FD_CONFSIZE_i_4", 0x4a10a1a8},
};
void omap4_regdump_fdif_channel_4(void) {
	pr_info("fdif_channel_4:\n");
	regdump(regdata_fdif_channel_4, ARRAY_SIZE(regdata_fdif_channel_4));
}

const struct reginfo regdata_fdif_channel_5[] = {
	{"FD_ANGLE_i_5", 0x4a10a1bc},
	{"FD_CENTERX_i_5", 0x4a10a1b0},
	{"FD_CENTERY_i_5", 0x4a10a1b4},
	{"FD_CONFSIZE_i_5", 0x4a10a1b8},
};
void omap4_regdump_fdif_channel_5(void) {
	pr_info("fdif_channel_5:\n");
	regdump(regdata_fdif_channel_5, ARRAY_SIZE(regdata_fdif_channel_5));
}

const struct reginfo regdata_fdif_channel_6[] = {
	{"FD_ANGLE_i_6", 0x4a10a1cc},
	{"FD_CENTERX_i_6", 0x4a10a1c0},
	{"FD_CENTERY_i_6", 0x4a10a1c4},
	{"FD_CONFSIZE_i_6", 0x4a10a1c8},
};
void omap4_regdump_fdif_channel_6(void) {
	pr_info("fdif_channel_6:\n");
	regdump(regdata_fdif_channel_6, ARRAY_SIZE(regdata_fdif_channel_6));
}

const struct reginfo regdata_fdif_channel_7[] = {
	{"FD_ANGLE_i_7", 0x4a10a1dc},
	{"FD_CENTERX_i_7", 0x4a10a1d0},
	{"FD_CENTERY_i_7", 0x4a10a1d4},
	{"FD_CONFSIZE_i_7", 0x4a10a1d8},
};
void omap4_regdump_fdif_channel_7(void) {
	pr_info("fdif_channel_7:\n");
	regdump(regdata_fdif_channel_7, ARRAY_SIZE(regdata_fdif_channel_7));
}

const struct reginfo regdata_fdif_channel_8[] = {
	{"FD_ANGLE_i_8", 0x4a10a1ec},
	{"FD_CENTERX_i_8", 0x4a10a1e0},
	{"FD_CENTERY_i_8", 0x4a10a1e4},
	{"FD_CONFSIZE_i_8", 0x4a10a1e8},
};
void omap4_regdump_fdif_channel_8(void) {
	pr_info("fdif_channel_8:\n");
	regdump(regdata_fdif_channel_8, ARRAY_SIZE(regdata_fdif_channel_8));
}

const struct reginfo regdata_fdif_channel_9[] = {
	{"FD_ANGLE_i_9", 0x4a10a1fc},
	{"FD_CENTERX_i_9", 0x4a10a1f0},
	{"FD_CENTERY_i_9", 0x4a10a1f4},
	{"FD_CONFSIZE_i_9", 0x4a10a1f8},
};
void omap4_regdump_fdif_channel_9(void) {
	pr_info("fdif_channel_9:\n");
	regdump(regdata_fdif_channel_9, ARRAY_SIZE(regdata_fdif_channel_9));
}

const struct reginfo regdata_fdif_channel_10[] = {
	{"FD_ANGLE_i_10", 0x4a10a20c},
	{"FD_CENTERX_i_10", 0x4a10a200},
	{"FD_CENTERY_i_10", 0x4a10a204},
	{"FD_CONFSIZE_i_10", 0x4a10a208},
};
void omap4_regdump_fdif_channel_10(void) {
	pr_info("fdif_channel_10:\n");
	regdump(regdata_fdif_channel_10, ARRAY_SIZE(regdata_fdif_channel_10));
}

const struct reginfo regdata_fdif_channel_11[] = {
	{"FD_ANGLE_i_11", 0x4a10a21c},
	{"FD_CENTERX_i_11", 0x4a10a210},
	{"FD_CENTERY_i_11", 0x4a10a214},
	{"FD_CONFSIZE_i_11", 0x4a10a218},
};
void omap4_regdump_fdif_channel_11(void) {
	pr_info("fdif_channel_11:\n");
	regdump(regdata_fdif_channel_11, ARRAY_SIZE(regdata_fdif_channel_11));
}

const struct reginfo regdata_fdif_channel_12[] = {
	{"FD_ANGLE_i_12", 0x4a10a22c},
	{"FD_CENTERX_i_12", 0x4a10a220},
	{"FD_CENTERY_i_12", 0x4a10a224},
	{"FD_CONFSIZE_i_12", 0x4a10a228},
};
void omap4_regdump_fdif_channel_12(void) {
	pr_info("fdif_channel_12:\n");
	regdump(regdata_fdif_channel_12, ARRAY_SIZE(regdata_fdif_channel_12));
}

const struct reginfo regdata_fdif_channel_13[] = {
	{"FD_ANGLE_i_13", 0x4a10a23c},
	{"FD_CENTERX_i_13", 0x4a10a230},
	{"FD_CENTERY_i_13", 0x4a10a234},
	{"FD_CONFSIZE_i_13", 0x4a10a238},
};
void omap4_regdump_fdif_channel_13(void) {
	pr_info("fdif_channel_13:\n");
	regdump(regdata_fdif_channel_13, ARRAY_SIZE(regdata_fdif_channel_13));
}

const struct reginfo regdata_fdif_channel_14[] = {
	{"FD_ANGLE_i_14", 0x4a10a24c},
	{"FD_CENTERX_i_14", 0x4a10a240},
	{"FD_CENTERY_i_14", 0x4a10a244},
	{"FD_CONFSIZE_i_14", 0x4a10a248},
};
void omap4_regdump_fdif_channel_14(void) {
	pr_info("fdif_channel_14:\n");
	regdump(regdata_fdif_channel_14, ARRAY_SIZE(regdata_fdif_channel_14));
}

const struct reginfo regdata_fdif_channel_15[] = {
	{"FD_ANGLE_i_15", 0x4a10a25c},
	{"FD_CENTERX_i_15", 0x4a10a250},
	{"FD_CENTERY_i_15", 0x4a10a254},
	{"FD_CONFSIZE_i_15", 0x4a10a258},
};
void omap4_regdump_fdif_channel_15(void) {
	pr_info("fdif_channel_15:\n");
	regdump(regdata_fdif_channel_15, ARRAY_SIZE(regdata_fdif_channel_15));
}

const struct reginfo regdata_fdif_channel_16[] = {
	{"FD_ANGLE_i_16", 0x4a10a26c},
	{"FD_CENTERX_i_16", 0x4a10a260},
	{"FD_CENTERY_i_16", 0x4a10a264},
	{"FD_CONFSIZE_i_16", 0x4a10a268},
};
void omap4_regdump_fdif_channel_16(void) {
	pr_info("fdif_channel_16:\n");
	regdump(regdata_fdif_channel_16, ARRAY_SIZE(regdata_fdif_channel_16));
}

const struct reginfo regdata_fdif_channel_17[] = {
	{"FD_ANGLE_i_17", 0x4a10a27c},
	{"FD_CENTERX_i_17", 0x4a10a270},
	{"FD_CENTERY_i_17", 0x4a10a274},
	{"FD_CONFSIZE_i_17", 0x4a10a278},
};
void omap4_regdump_fdif_channel_17(void) {
	pr_info("fdif_channel_17:\n");
	regdump(regdata_fdif_channel_17, ARRAY_SIZE(regdata_fdif_channel_17));
}

const struct reginfo regdata_fdif_channel_18[] = {
	{"FD_ANGLE_i_18", 0x4a10a28c},
	{"FD_CENTERX_i_18", 0x4a10a280},
	{"FD_CENTERY_i_18", 0x4a10a284},
	{"FD_CONFSIZE_i_18", 0x4a10a288},
};
void omap4_regdump_fdif_channel_18(void) {
	pr_info("fdif_channel_18:\n");
	regdump(regdata_fdif_channel_18, ARRAY_SIZE(regdata_fdif_channel_18));
}

const struct reginfo regdata_fdif_channel_19[] = {
	{"FD_ANGLE_i_19", 0x4a10a29c},
	{"FD_CENTERX_i_19", 0x4a10a290},
	{"FD_CENTERY_i_19", 0x4a10a294},
	{"FD_CONFSIZE_i_19", 0x4a10a298},
};
void omap4_regdump_fdif_channel_19(void) {
	pr_info("fdif_channel_19:\n");
	regdump(regdata_fdif_channel_19, ARRAY_SIZE(regdata_fdif_channel_19));
}

const struct reginfo regdata_fdif_channel_20[] = {
	{"FD_ANGLE_i_20", 0x4a10a2ac},
	{"FD_CENTERX_i_20", 0x4a10a2a0},
	{"FD_CENTERY_i_20", 0x4a10a2a4},
	{"FD_CONFSIZE_i_20", 0x4a10a2a8},
};
void omap4_regdump_fdif_channel_20(void) {
	pr_info("fdif_channel_20:\n");
	regdump(regdata_fdif_channel_20, ARRAY_SIZE(regdata_fdif_channel_20));
}

const struct reginfo regdata_fdif_channel_21[] = {
	{"FD_ANGLE_i_21", 0x4a10a2bc},
	{"FD_CENTERX_i_21", 0x4a10a2b0},
	{"FD_CENTERY_i_21", 0x4a10a2b4},
	{"FD_CONFSIZE_i_21", 0x4a10a2b8},
};
void omap4_regdump_fdif_channel_21(void) {
	pr_info("fdif_channel_21:\n");
	regdump(regdata_fdif_channel_21, ARRAY_SIZE(regdata_fdif_channel_21));
}

const struct reginfo regdata_fdif_channel_22[] = {
	{"FD_ANGLE_i_22", 0x4a10a2cc},
	{"FD_CENTERX_i_22", 0x4a10a2c0},
	{"FD_CENTERY_i_22", 0x4a10a2c4},
	{"FD_CONFSIZE_i_22", 0x4a10a2c8},
};
void omap4_regdump_fdif_channel_22(void) {
	pr_info("fdif_channel_22:\n");
	regdump(regdata_fdif_channel_22, ARRAY_SIZE(regdata_fdif_channel_22));
}

const struct reginfo regdata_fdif_channel_23[] = {
	{"FD_ANGLE_i_23", 0x4a10a2dc},
	{"FD_CENTERX_i_23", 0x4a10a2d0},
	{"FD_CENTERY_i_23", 0x4a10a2d4},
	{"FD_CONFSIZE_i_23", 0x4a10a2d8},
};
void omap4_regdump_fdif_channel_23(void) {
	pr_info("fdif_channel_23:\n");
	regdump(regdata_fdif_channel_23, ARRAY_SIZE(regdata_fdif_channel_23));
}

const struct reginfo regdata_fdif_channel_24[] = {
	{"FD_ANGLE_i_24", 0x4a10a2ec},
	{"FD_CENTERX_i_24", 0x4a10a2e0},
	{"FD_CENTERY_i_24", 0x4a10a2e4},
	{"FD_CONFSIZE_i_24", 0x4a10a2e8},
};
void omap4_regdump_fdif_channel_24(void) {
	pr_info("fdif_channel_24:\n");
	regdump(regdata_fdif_channel_24, ARRAY_SIZE(regdata_fdif_channel_24));
}

const struct reginfo regdata_fdif_channel_25[] = {
	{"FD_ANGLE_i_25", 0x4a10a2fc},
	{"FD_CENTERX_i_25", 0x4a10a2f0},
	{"FD_CENTERY_i_25", 0x4a10a2f4},
	{"FD_CONFSIZE_i_25", 0x4a10a2f8},
};
void omap4_regdump_fdif_channel_25(void) {
	pr_info("fdif_channel_25:\n");
	regdump(regdata_fdif_channel_25, ARRAY_SIZE(regdata_fdif_channel_25));
}

const struct reginfo regdata_fdif_channel_26[] = {
	{"FD_ANGLE_i_26", 0x4a10a30c},
	{"FD_CENTERX_i_26", 0x4a10a300},
	{"FD_CENTERY_i_26", 0x4a10a304},
	{"FD_CONFSIZE_i_26", 0x4a10a308},
};
void omap4_regdump_fdif_channel_26(void) {
	pr_info("fdif_channel_26:\n");
	regdump(regdata_fdif_channel_26, ARRAY_SIZE(regdata_fdif_channel_26));
}

const struct reginfo regdata_fdif_channel_27[] = {
	{"FD_ANGLE_i_27", 0x4a10a31c},
	{"FD_CENTERX_i_27", 0x4a10a310},
	{"FD_CENTERY_i_27", 0x4a10a314},
	{"FD_CONFSIZE_i_27", 0x4a10a318},
};
void omap4_regdump_fdif_channel_27(void) {
	pr_info("fdif_channel_27:\n");
	regdump(regdata_fdif_channel_27, ARRAY_SIZE(regdata_fdif_channel_27));
}

const struct reginfo regdata_fdif_channel_28[] = {
	{"FD_ANGLE_i_28", 0x4a10a32c},
	{"FD_CENTERX_i_28", 0x4a10a320},
	{"FD_CENTERY_i_28", 0x4a10a324},
	{"FD_CONFSIZE_i_28", 0x4a10a328},
};
void omap4_regdump_fdif_channel_28(void) {
	pr_info("fdif_channel_28:\n");
	regdump(regdata_fdif_channel_28, ARRAY_SIZE(regdata_fdif_channel_28));
}

const struct reginfo regdata_fdif_channel_29[] = {
	{"FD_ANGLE_i_29", 0x4a10a33c},
	{"FD_CENTERX_i_29", 0x4a10a330},
	{"FD_CENTERY_i_29", 0x4a10a334},
	{"FD_CONFSIZE_i_29", 0x4a10a338},
};
void omap4_regdump_fdif_channel_29(void) {
	pr_info("fdif_channel_29:\n");
	regdump(regdata_fdif_channel_29, ARRAY_SIZE(regdata_fdif_channel_29));
}

const struct reginfo regdata_fdif_channel_30[] = {
	{"FD_ANGLE_i_30", 0x4a10a34c},
	{"FD_CENTERX_i_30", 0x4a10a340},
	{"FD_CENTERY_i_30", 0x4a10a344},
	{"FD_CONFSIZE_i_30", 0x4a10a348},
};
void omap4_regdump_fdif_channel_30(void) {
	pr_info("fdif_channel_30:\n");
	regdump(regdata_fdif_channel_30, ARRAY_SIZE(regdata_fdif_channel_30));
}

const struct reginfo regdata_fdif_channel_31[] = {
	{"FD_ANGLE_i_31", 0x4a10a35c},
	{"FD_CENTERX_i_31", 0x4a10a350},
	{"FD_CENTERY_i_31", 0x4a10a354},
	{"FD_CONFSIZE_i_31", 0x4a10a358},
};
void omap4_regdump_fdif_channel_31(void) {
	pr_info("fdif_channel_31:\n");
	regdump(regdata_fdif_channel_31, ARRAY_SIZE(regdata_fdif_channel_31));
}

const struct reginfo regdata_fdif_channel_32[] = {
	{"FD_ANGLE_i_32", 0x4a10a36c},
	{"FD_CENTERX_i_32", 0x4a10a360},
	{"FD_CENTERY_i_32", 0x4a10a364},
	{"FD_CONFSIZE_i_32", 0x4a10a368},
};
void omap4_regdump_fdif_channel_32(void) {
	pr_info("fdif_channel_32:\n");
	regdump(regdata_fdif_channel_32, ARRAY_SIZE(regdata_fdif_channel_32));
}

const struct reginfo regdata_fdif_channel_33[] = {
	{"FD_ANGLE_i_33", 0x4a10a37c},
	{"FD_CENTERX_i_33", 0x4a10a370},
	{"FD_CENTERY_i_33", 0x4a10a374},
	{"FD_CONFSIZE_i_33", 0x4a10a378},
};
void omap4_regdump_fdif_channel_33(void) {
	pr_info("fdif_channel_33:\n");
	regdump(regdata_fdif_channel_33, ARRAY_SIZE(regdata_fdif_channel_33));
}

const struct reginfo regdata_fdif_channel_34[] = {
	{"FD_ANGLE_i_34", 0x4a10a38c},
	{"FD_CENTERX_i_34", 0x4a10a380},
	{"FD_CENTERY_i_34", 0x4a10a384},
	{"FD_CONFSIZE_i_34", 0x4a10a388},
};
void omap4_regdump_fdif_channel_34(void) {
	pr_info("fdif_channel_34:\n");
	regdump(regdata_fdif_channel_34, ARRAY_SIZE(regdata_fdif_channel_34));
}

const struct reginfo regdata_dss_l4_per[] = {
	{"DSS_REVISION", 0x48040000},
	{"DSS_SYSSTATUS", 0x48040014},
	{"DSS_CTRL", 0x48040040},
	{"DSS_STATUS", 0x4804005c},
};
void omap4_regdump_dss_l4_per(void) {
	pr_info("dss_l4_per:\n");
	regdump(regdata_dss_l4_per, ARRAY_SIZE(regdata_dss_l4_per));
}

const struct reginfo regdata_dss_l3[] = {
	{"DSS_REVISION", 0x58000000},
	{"DSS_SYSSTATUS", 0x58000014},
	{"DSS_CTRL", 0x58000040},
	{"DSS_STATUS", 0x5800005c},
};
void omap4_regdump_dss_l3(void) {
	pr_info("dss_l3:\n");
	regdump(regdata_dss_l3, ARRAY_SIZE(regdata_dss_l3));
}

const struct reginfo regdata_dispc_l4_per[] = {
	{"DISPC_REVISION", 0x48041000},
	{"DISPC_SYSCONFIG", 0x48041010},
	{"DISPC_SYSSTATUS", 0x48041014},
	{"DISPC_IRQSTATUS", 0x48041018},
	{"DISPC_IRQENABLE", 0x4804101c},
	{"DISPC_CONTROL1", 0x48041040},
	{"DISPC_CONFIG1", 0x48041044},
	{"DISPC_DEFAULT_COLOR0", 0x4804104c},
	{"DISPC_DEFAULT_COLOR1", 0x48041050},
	{"DISPC_TRANS_COLOR0", 0x48041054},
	{"DISPC_TRANS_COLOR1", 0x48041058},
	{"DISPC_LINE_STATUS", 0x4804105c},
	{"DISPC_LINE_NUMBER", 0x48041060},
	{"DISPC_TIMING_H1", 0x48041064},
	{"DISPC_TIMING_V1", 0x48041068},
	{"DISPC_POL_FREQ1", 0x4804106c},
	{"DISPC_DIVISOR1", 0x48041070},
	{"DISPC_GLOBAL_ALPHA", 0x48041074},
	{"DISPC_SIZE_TV", 0x48041078},
	{"DISPC_SIZE_LCD1", 0x4804107c},
	{"DISPC_GFX_POSITION", 0x48041088},
	{"DISPC_GFX_SIZE", 0x4804108c},
	{"DISPC_GFX_ATTRIBUTES", 0x480410a0},
	{"DISPC_GFX_BUF_THRESHOLD", 0x480410a4},
	{"DISPC_GFX_BUF_SIZE_STATUS", 0x480410a8},
	{"DISPC_GFX_ROW_INC", 0x480410ac},
	{"DISPC_GFX_PIXEL_INC", 0x480410b0},
	{"DISPC_GFX_WINDOW_SKIP", 0x480410b4},
	{"DISPC_GFX_TABLE_BA", 0x480410b8},
	{"DISPC_VID1_POSITION", 0x480410c4},
	{"DISPC_VID1_SIZE", 0x480410c8},
	{"DISPC_VID1_ATTRIBUTES", 0x480410cc},
	{"DISPC_VID1_BUF_THRESHOLD", 0x480410d0},
	{"DISPC_VID1_BUF_SIZE_STATUS", 0x480410d4},
	{"DISPC_VID1_ROW_INC", 0x480410d8},
	{"DISPC_VID1_PIXEL_INC", 0x480410dc},
	{"DISPC_VID1_FIR", 0x480410e0},
	{"DISPC_VID1_PICTURE_SIZE", 0x480410e4},
	{"DISPC_VID1_CONV_COEF0", 0x48041130},
	{"DISPC_VID1_CONV_COEF1", 0x48041134},
	{"DISPC_VID1_CONV_COEF2", 0x48041138},
	{"DISPC_VID1_CONV_COEF3", 0x4804113c},
	{"DISPC_VID1_CONV_COEF4", 0x48041140},
	{"DISPC_VID2_POSITION", 0x48041154},
	{"DISPC_VID2_SIZE", 0x48041158},
	{"DISPC_VID2_ATTRIBUTES", 0x4804115c},
	{"DISPC_VID2_BUF_THRESHOLD", 0x48041160},
	{"DISPC_VID2_BUF_SIZE_STATUS", 0x48041164},
	{"DISPC_VID2_ROW_INC", 0x48041168},
	{"DISPC_VID2_PIXEL_INC", 0x4804116c},
	{"DISPC_VID2_FIR", 0x48041170},
	{"DISPC_VID2_PICTURE_SIZE", 0x48041174},
	{"DISPC_VID2_CONV_COEF0", 0x480411c0},
	{"DISPC_VID2_CONV_COEF1", 0x480411c4},
	{"DISPC_VID2_CONV_COEF2", 0x480411c8},
	{"DISPC_VID2_CONV_COEF3", 0x480411cc},
	{"DISPC_VID2_CONV_COEF4", 0x480411d0},
	{"DISPC_DATA1_CYCLE1", 0x480411d4},
	{"DISPC_DATA1_CYCLE2", 0x480411d8},
	{"DISPC_DATA1_CYCLE3", 0x480411dc},
	{"DISPC_CPR1_COEF_R", 0x48041220},
	{"DISPC_CPR1_COEF_G", 0x48041224},
	{"DISPC_CPR1_COEF_B", 0x48041228},
	{"DISPC_GFX_PRELOAD", 0x4804122c},
	{"DISPC_VID1_PRELOAD", 0x48041230},
	{"DISPC_VID2_PRELOAD", 0x48041234},
	{"DISPC_CONTROL2", 0x48041238},
	{"DISPC_VID3_ATTRIBUTES", 0x48041370},
	{"DISPC_VID3_CONV_COEF0", 0x48041374},
	{"DISPC_VID3_CONV_COEF1", 0x48041378},
	{"DISPC_VID3_CONV_COEF2", 0x4804137c},
	{"DISPC_VID3_CONV_COEF3", 0x48041380},
	{"DISPC_VID3_CONV_COEF4", 0x48041384},
	{"DISPC_VID3_BUF_SIZE_STATUS", 0x48041388},
	{"DISPC_VID3_BUF_THRESHOLD", 0x4804138c},
	{"DISPC_VID3_FIR", 0x48041390},
	{"DISPC_VID3_PICTURE_SIZE", 0x48041394},
	{"DISPC_VID3_PIXEL_INC", 0x48041398},
	{"DISPC_VID3_POSITION", 0x4804139c},
	{"DISPC_VID3_PRELOAD", 0x480413a0},
	{"DISPC_VID3_ROW_INC", 0x480413a4},
	{"DISPC_VID3_SIZE", 0x480413a8},
	{"DISPC_DEFAULT_COLOR2", 0x480413ac},
	{"DISPC_TRANS_COLOR2", 0x480413b0},
	{"DISPC_CPR2_COEF_B", 0x480413b4},
	{"DISPC_CPR2_COEF_G", 0x480413b8},
	{"DISPC_CPR2_COEF_R", 0x480413bc},
	{"DISPC_DATA2_CYCLE1", 0x480413c0},
	{"DISPC_DATA2_CYCLE2", 0x480413c4},
	{"DISPC_DATA2_CYCLE3", 0x480413c8},
	{"DISPC_SIZE_LCD2", 0x480413cc},
	{"DISPC_TIMING_H2", 0x48041400},
	{"DISPC_TIMING_V2", 0x48041404},
	{"DISPC_POL_FREQ2", 0x48041408},
	{"DISPC_DIVISOR2", 0x4804140c},
	{"DISPC_WB_ATTRIBUTES", 0x48041570},
	{"DISPC_WB_CONV_COEF0", 0x48041574},
	{"DISPC_WB_CONV_COEF1", 0x48041578},
	{"DISPC_WB_CONV_COEF2", 0x4804157c},
	{"DISPC_WB_CONV_COEF3", 0x48041580},
	{"DISPC_WB_CONV_COEF4", 0x48041584},
	{"DISPC_WB_BUF_SIZE_STATUS", 0x48041588},
	{"DISPC_WB_BUF_THRESHOLD", 0x4804158c},
	{"DISPC_WB_FIR", 0x48041590},
	{"DISPC_WB_PICTURE_SIZE", 0x48041594},
	{"DISPC_WB_PIXEL_INC", 0x48041598},
	{"DISPC_WB_ROW_INC", 0x480415a4},
	{"DISPC_WB_SIZE", 0x480415a8},
	{"DISPC_CONFIG2", 0x48041620},
	{"DISPC_VID1_ATTRIBUTES2", 0x48041624},
	{"DISPC_VID2_ATTRIBUTES2", 0x48041628},
	{"DISPC_VID3_ATTRIBUTES2", 0x4804162c},
	{"DISPC_GAMMA_TABLE0", 0x48041630},
	{"DISPC_GAMMA_TABLE1", 0x48041634},
	{"DISPC_GAMMA_TABLE2", 0x48041638},
	{"DISPC_VID1_FIR2", 0x4804163c},
	{"DISPC_VID2_FIR2", 0x480416a8},
	{"DISPC_VID3_FIR2", 0x48041724},
	{"DISPC_WB_FIR2", 0x48041790},
	{"DISPC_GLOBAL_BUFFER", 0x48041800},
	{"DISPC_DIVISOR", 0x48041804},
	{"DISPC_WB_ATTRIBUTES2", 0x48041810},
};
void omap4_regdump_dispc_l4_per(void) {
	pr_info("dispc_l4_per:\n");
	regdump(regdata_dispc_l4_per, ARRAY_SIZE(regdata_dispc_l4_per));
	omap4_regdump_dispc_l4_per_channel_0();
	omap4_regdump_dispc_l4_per_channel_1();
	omap4_regdump_dispc_l4_per_channel_2();
	omap4_regdump_dispc_l4_per_channel_3();
	omap4_regdump_dispc_l4_per_channel_4();
	omap4_regdump_dispc_l4_per_channel_5();
	omap4_regdump_dispc_l4_per_channel_6();
	omap4_regdump_dispc_l4_per_channel_7();
}

const struct reginfo regdata_dispc_l4_per_channel_0[] = {
	{"DISPC_GFX_BA_j_0", 0x48041080},
	{"DISPC_VID1_ACCU2_j_0", 0x48041640},
	{"DISPC_VID1_ACCU_j_0", 0x480410e8},
	{"DISPC_VID1_BA_UV_j_0", 0x48041600},
	{"DISPC_VID1_BA_j_0", 0x480410bc},
	{"DISPC_VID1_FIR_COEF_H2_i_0", 0x48041648},
	{"DISPC_VID1_FIR_COEF_HV2_i_0", 0x4804164c},
	{"DISPC_VID1_FIR_COEF_HV_i_0", 0x480410f4},
	{"DISPC_VID1_FIR_COEF_H_i_0", 0x480410f0},
	{"DISPC_VID1_FIR_COEF_V2_i_0", 0x48041688},
	{"DISPC_VID1_FIR_COEF_V_i_0", 0x480411e0},
	{"DISPC_VID2_ACCU2_j_0", 0x480416ac},
	{"DISPC_VID2_ACCU_j_0", 0x48041178},
	{"DISPC_VID2_BA_UV_j_0", 0x48041608},
	{"DISPC_VID2_BA_j_0", 0x4804114c},
	{"DISPC_VID2_FIR_COEF_H2_i_0", 0x480416b4},
	{"DISPC_VID2_FIR_COEF_HV2_i_0", 0x480416b8},
	{"DISPC_VID2_FIR_COEF_HV_i_0", 0x48041184},
	{"DISPC_VID2_FIR_COEF_H_i_0", 0x48041180},
	{"DISPC_VID2_FIR_COEF_V2_i_0", 0x480416f4},
	{"DISPC_VID2_FIR_COEF_V_i_0", 0x48041200},
	{"DISPC_VID3_ACCU2_j_0", 0x48041728},
	{"DISPC_VID3_ACCU_j_0", 0x48041300},
	{"DISPC_VID3_BA_UV_j_0", 0x48041610},
	{"DISPC_VID3_BA_j_0", 0x48041308},
	{"DISPC_VID3_FIR_COEF_H2_i_0", 0x48041730},
	{"DISPC_VID3_FIR_COEF_HV2_i_0", 0x48041734},
	{"DISPC_VID3_FIR_COEF_HV_i_0", 0x48041314},
	{"DISPC_VID3_FIR_COEF_H_i_0", 0x48041310},
	{"DISPC_VID3_FIR_COEF_V2_i_0", 0x48041770},
	{"DISPC_VID3_FIR_COEF_V_i_0", 0x48041350},
	{"DISPC_WB_ACCU2_j_0", 0x48041794},
	{"DISPC_WB_ACCU_j_0", 0x48041500},
	{"DISPC_WB_BA_UV_j_0", 0x48041618},
	{"DISPC_WB_BA_j_0", 0x48041508},
	{"DISPC_WB_FIR_COEF_H2_i_0", 0x480417a0},
	{"DISPC_WB_FIR_COEF_HV2_i_0", 0x480417a4},
	{"DISPC_WB_FIR_COEF_HV_i_0", 0x48041514},
	{"DISPC_WB_FIR_COEF_H_i_0", 0x48041510},
	{"DISPC_WB_FIR_COEF_V2_i_0", 0x480417e0},
	{"DISPC_WB_FIR_COEF_V_i_0", 0x48041550},
};
void omap4_regdump_dispc_l4_per_channel_0(void) {
	pr_info("dispc_l4_per_channel_0:\n");
	regdump(regdata_dispc_l4_per_channel_0, ARRAY_SIZE(regdata_dispc_l4_per_channel_0));
}

const struct reginfo regdata_dispc_l4_per_channel_1[] = {
	{"DISPC_GFX_BA_j_1", 0x48041084},
	{"DISPC_VID1_ACCU2_j_1", 0x48041644},
	{"DISPC_VID1_ACCU_j_1", 0x480410ec},
	{"DISPC_VID1_BA_UV_j_1", 0x48041604},
	{"DISPC_VID1_BA_j_1", 0x480410c0},
	{"DISPC_VID1_FIR_COEF_H2_i_1", 0x48041650},
	{"DISPC_VID1_FIR_COEF_HV2_i_1", 0x48041654},
	{"DISPC_VID1_FIR_COEF_HV_i_1", 0x480410fc},
	{"DISPC_VID1_FIR_COEF_H_i_1", 0x480410f8},
	{"DISPC_VID1_FIR_COEF_V2_i_1", 0x4804168c},
	{"DISPC_VID1_FIR_COEF_V_i_1", 0x480411e4},
	{"DISPC_VID2_ACCU2_j_1", 0x480416b0},
	{"DISPC_VID2_ACCU_j_1", 0x4804117c},
	{"DISPC_VID2_BA_UV_j_1", 0x4804160c},
	{"DISPC_VID2_BA_j_1", 0x48041150},
	{"DISPC_VID2_FIR_COEF_H2_i_1", 0x480416bc},
	{"DISPC_VID2_FIR_COEF_HV2_i_1", 0x480416c0},
	{"DISPC_VID2_FIR_COEF_HV_i_1", 0x4804118c},
	{"DISPC_VID2_FIR_COEF_H_i_1", 0x48041188},
	{"DISPC_VID2_FIR_COEF_V2_i_1", 0x480416f8},
	{"DISPC_VID2_FIR_COEF_V_i_1", 0x48041204},
	{"DISPC_VID3_ACCU2_j_1", 0x4804172c},
	{"DISPC_VID3_ACCU_j_1", 0x48041304},
	{"DISPC_VID3_BA_UV_j_1", 0x48041614},
	{"DISPC_VID3_BA_j_1", 0x4804130c},
	{"DISPC_VID3_FIR_COEF_H2_i_1", 0x48041738},
	{"DISPC_VID3_FIR_COEF_HV2_i_1", 0x4804173c},
	{"DISPC_VID3_FIR_COEF_HV_i_1", 0x4804131c},
	{"DISPC_VID3_FIR_COEF_H_i_1", 0x48041318},
	{"DISPC_VID3_FIR_COEF_V2_i_1", 0x48041774},
	{"DISPC_VID3_FIR_COEF_V_i_1", 0x48041354},
	{"DISPC_WB_ACCU2_j_1", 0x48041798},
	{"DISPC_WB_ACCU_j_1", 0x48041504},
	{"DISPC_WB_BA_UV_j_1", 0x4804161c},
	{"DISPC_WB_BA_j_1", 0x4804150c},
	{"DISPC_WB_FIR_COEF_H2_i_1", 0x480417a8},
	{"DISPC_WB_FIR_COEF_HV2_i_1", 0x480417ac},
	{"DISPC_WB_FIR_COEF_HV_i_1", 0x4804151c},
	{"DISPC_WB_FIR_COEF_H_i_1", 0x48041518},
	{"DISPC_WB_FIR_COEF_V2_i_1", 0x480417e4},
	{"DISPC_WB_FIR_COEF_V_i_1", 0x48041554},
};
void omap4_regdump_dispc_l4_per_channel_1(void) {
	pr_info("dispc_l4_per_channel_1:\n");
	regdump(regdata_dispc_l4_per_channel_1, ARRAY_SIZE(regdata_dispc_l4_per_channel_1));
}

const struct reginfo regdata_dispc_l4_per_channel_2[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_2", 0x48041658},
	{"DISPC_VID1_FIR_COEF_HV2_i_2", 0x4804165c},
	{"DISPC_VID1_FIR_COEF_HV_i_2", 0x48041104},
	{"DISPC_VID1_FIR_COEF_H_i_2", 0x48041100},
	{"DISPC_VID1_FIR_COEF_V2_i_2", 0x48041690},
	{"DISPC_VID1_FIR_COEF_V_i_2", 0x480411e8},
	{"DISPC_VID2_FIR_COEF_H2_i_2", 0x480416c4},
	{"DISPC_VID2_FIR_COEF_HV2_i_2", 0x480416c8},
	{"DISPC_VID2_FIR_COEF_HV_i_2", 0x48041194},
	{"DISPC_VID2_FIR_COEF_H_i_2", 0x48041190},
	{"DISPC_VID2_FIR_COEF_V2_i_2", 0x480416fc},
	{"DISPC_VID2_FIR_COEF_V_i_2", 0x48041208},
	{"DISPC_VID3_FIR_COEF_H2_i_2", 0x48041740},
	{"DISPC_VID3_FIR_COEF_HV2_i_2", 0x48041744},
	{"DISPC_VID3_FIR_COEF_HV_i_2", 0x48041324},
	{"DISPC_VID3_FIR_COEF_H_i_2", 0x48041320},
	{"DISPC_VID3_FIR_COEF_V2_i_2", 0x48041778},
	{"DISPC_VID3_FIR_COEF_V_i_2", 0x48041358},
	{"DISPC_WB_FIR_COEF_H2_i_2", 0x480417b0},
	{"DISPC_WB_FIR_COEF_HV2_i_2", 0x480417b4},
	{"DISPC_WB_FIR_COEF_HV_i_2", 0x48041524},
	{"DISPC_WB_FIR_COEF_H_i_2", 0x48041520},
	{"DISPC_WB_FIR_COEF_V2_i_2", 0x480417e8},
	{"DISPC_WB_FIR_COEF_V_i_2", 0x48041558},
};
void omap4_regdump_dispc_l4_per_channel_2(void) {
	pr_info("dispc_l4_per_channel_2:\n");
	regdump(regdata_dispc_l4_per_channel_2, ARRAY_SIZE(regdata_dispc_l4_per_channel_2));
}

const struct reginfo regdata_dispc_l4_per_channel_3[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_3", 0x48041660},
	{"DISPC_VID1_FIR_COEF_HV2_i_3", 0x48041664},
	{"DISPC_VID1_FIR_COEF_HV_i_3", 0x4804110c},
	{"DISPC_VID1_FIR_COEF_H_i_3", 0x48041108},
	{"DISPC_VID1_FIR_COEF_V2_i_3", 0x48041694},
	{"DISPC_VID1_FIR_COEF_V_i_3", 0x480411ec},
	{"DISPC_VID2_FIR_COEF_H2_i_3", 0x480416cc},
	{"DISPC_VID2_FIR_COEF_HV2_i_3", 0x480416d0},
	{"DISPC_VID2_FIR_COEF_HV_i_3", 0x4804119c},
	{"DISPC_VID2_FIR_COEF_H_i_3", 0x48041198},
	{"DISPC_VID2_FIR_COEF_V2_i_3", 0x48041700},
	{"DISPC_VID2_FIR_COEF_V_i_3", 0x4804120c},
	{"DISPC_VID3_FIR_COEF_H2_i_3", 0x48041748},
	{"DISPC_VID3_FIR_COEF_HV2_i_3", 0x4804174c},
	{"DISPC_VID3_FIR_COEF_HV_i_3", 0x4804132c},
	{"DISPC_VID3_FIR_COEF_H_i_3", 0x48041328},
	{"DISPC_VID3_FIR_COEF_V2_i_3", 0x4804177c},
	{"DISPC_VID3_FIR_COEF_V_i_3", 0x4804135c},
	{"DISPC_WB_FIR_COEF_H2_i_3", 0x480417b8},
	{"DISPC_WB_FIR_COEF_HV2_i_3", 0x480417bc},
	{"DISPC_WB_FIR_COEF_HV_i_3", 0x4804152c},
	{"DISPC_WB_FIR_COEF_H_i_3", 0x48041528},
	{"DISPC_WB_FIR_COEF_V2_i_3", 0x480417ec},
	{"DISPC_WB_FIR_COEF_V_i_3", 0x4804155c},
};
void omap4_regdump_dispc_l4_per_channel_3(void) {
	pr_info("dispc_l4_per_channel_3:\n");
	regdump(regdata_dispc_l4_per_channel_3, ARRAY_SIZE(regdata_dispc_l4_per_channel_3));
}

const struct reginfo regdata_dispc_l4_per_channel_4[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_4", 0x48041668},
	{"DISPC_VID1_FIR_COEF_HV2_i_4", 0x4804166c},
	{"DISPC_VID1_FIR_COEF_HV_i_4", 0x48041114},
	{"DISPC_VID1_FIR_COEF_H_i_4", 0x48041110},
	{"DISPC_VID1_FIR_COEF_V2_i_4", 0x48041698},
	{"DISPC_VID1_FIR_COEF_V_i_4", 0x480411f0},
	{"DISPC_VID2_FIR_COEF_H2_i_4", 0x480416d4},
	{"DISPC_VID2_FIR_COEF_HV2_i_4", 0x480416d8},
	{"DISPC_VID2_FIR_COEF_HV_i_4", 0x480411a4},
	{"DISPC_VID2_FIR_COEF_H_i_4", 0x480411a0},
	{"DISPC_VID2_FIR_COEF_V2_i_4", 0x48041704},
	{"DISPC_VID2_FIR_COEF_V_i_4", 0x48041210},
	{"DISPC_VID3_FIR_COEF_H2_i_4", 0x48041750},
	{"DISPC_VID3_FIR_COEF_HV2_i_4", 0x48041754},
	{"DISPC_VID3_FIR_COEF_HV_i_4", 0x48041334},
	{"DISPC_VID3_FIR_COEF_H_i_4", 0x48041330},
	{"DISPC_VID3_FIR_COEF_V2_i_4", 0x48041780},
	{"DISPC_VID3_FIR_COEF_V_i_4", 0x48041360},
	{"DISPC_WB_FIR_COEF_H2_i_4", 0x480417c0},
	{"DISPC_WB_FIR_COEF_HV2_i_4", 0x480417c4},
	{"DISPC_WB_FIR_COEF_HV_i_4", 0x48041534},
	{"DISPC_WB_FIR_COEF_H_i_4", 0x48041530},
	{"DISPC_WB_FIR_COEF_V2_i_4", 0x480417f0},
	{"DISPC_WB_FIR_COEF_V_i_4", 0x48041560},
};
void omap4_regdump_dispc_l4_per_channel_4(void) {
	pr_info("dispc_l4_per_channel_4:\n");
	regdump(regdata_dispc_l4_per_channel_4, ARRAY_SIZE(regdata_dispc_l4_per_channel_4));
}

const struct reginfo regdata_dispc_l4_per_channel_5[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_5", 0x48041670},
	{"DISPC_VID1_FIR_COEF_HV2_i_5", 0x48041674},
	{"DISPC_VID1_FIR_COEF_HV_i_5", 0x4804111c},
	{"DISPC_VID1_FIR_COEF_H_i_5", 0x48041118},
	{"DISPC_VID1_FIR_COEF_V2_i_5", 0x4804169c},
	{"DISPC_VID1_FIR_COEF_V_i_5", 0x480411f4},
	{"DISPC_VID2_FIR_COEF_H2_i_5", 0x480416dc},
	{"DISPC_VID2_FIR_COEF_HV2_i_5", 0x480416e0},
	{"DISPC_VID2_FIR_COEF_HV_i_5", 0x480411ac},
	{"DISPC_VID2_FIR_COEF_H_i_5", 0x480411a8},
	{"DISPC_VID2_FIR_COEF_V2_i_5", 0x48041708},
	{"DISPC_VID2_FIR_COEF_V_i_5", 0x48041214},
	{"DISPC_VID3_FIR_COEF_H2_i_5", 0x48041758},
	{"DISPC_VID3_FIR_COEF_HV2_i_5", 0x4804175c},
	{"DISPC_VID3_FIR_COEF_HV_i_5", 0x4804133c},
	{"DISPC_VID3_FIR_COEF_H_i_5", 0x48041338},
	{"DISPC_VID3_FIR_COEF_V2_i_5", 0x48041784},
	{"DISPC_VID3_FIR_COEF_V_i_5", 0x48041364},
	{"DISPC_WB_FIR_COEF_H2_i_5", 0x480417c8},
	{"DISPC_WB_FIR_COEF_HV2_i_5", 0x480417cc},
	{"DISPC_WB_FIR_COEF_HV_i_5", 0x4804153c},
	{"DISPC_WB_FIR_COEF_H_i_5", 0x48041538},
	{"DISPC_WB_FIR_COEF_V2_i_5", 0x480417f4},
	{"DISPC_WB_FIR_COEF_V_i_5", 0x48041564},
};
void omap4_regdump_dispc_l4_per_channel_5(void) {
	pr_info("dispc_l4_per_channel_5:\n");
	regdump(regdata_dispc_l4_per_channel_5, ARRAY_SIZE(regdata_dispc_l4_per_channel_5));
}

const struct reginfo regdata_dispc_l4_per_channel_6[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_6", 0x48041678},
	{"DISPC_VID1_FIR_COEF_HV2_i_6", 0x4804167c},
	{"DISPC_VID1_FIR_COEF_HV_i_6", 0x48041124},
	{"DISPC_VID1_FIR_COEF_H_i_6", 0x48041120},
	{"DISPC_VID1_FIR_COEF_V2_i_6", 0x480416a0},
	{"DISPC_VID1_FIR_COEF_V_i_6", 0x480411f8},
	{"DISPC_VID2_FIR_COEF_H2_i_6", 0x480416e4},
	{"DISPC_VID2_FIR_COEF_HV2_i_6", 0x480416e8},
	{"DISPC_VID2_FIR_COEF_HV_i_6", 0x480411b4},
	{"DISPC_VID2_FIR_COEF_H_i_6", 0x480411b0},
	{"DISPC_VID2_FIR_COEF_V2_i_6", 0x4804170c},
	{"DISPC_VID2_FIR_COEF_V_i_6", 0x48041218},
	{"DISPC_VID3_FIR_COEF_H2_i_6", 0x48041760},
	{"DISPC_VID3_FIR_COEF_HV2_i_6", 0x48041764},
	{"DISPC_VID3_FIR_COEF_HV_i_6", 0x48041344},
	{"DISPC_VID3_FIR_COEF_H_i_6", 0x48041340},
	{"DISPC_VID3_FIR_COEF_V2_i_6", 0x48041788},
	{"DISPC_VID3_FIR_COEF_V_i_6", 0x48041368},
	{"DISPC_WB_FIR_COEF_H2_i_6", 0x480417d0},
	{"DISPC_WB_FIR_COEF_HV2_i_6", 0x480417d4},
	{"DISPC_WB_FIR_COEF_HV_i_6", 0x48041544},
	{"DISPC_WB_FIR_COEF_H_i_6", 0x48041540},
	{"DISPC_WB_FIR_COEF_V2_i_6", 0x480417f8},
	{"DISPC_WB_FIR_COEF_V_i_6", 0x48041568},
};
void omap4_regdump_dispc_l4_per_channel_6(void) {
	pr_info("dispc_l4_per_channel_6:\n");
	regdump(regdata_dispc_l4_per_channel_6, ARRAY_SIZE(regdata_dispc_l4_per_channel_6));
}

const struct reginfo regdata_dispc_l4_per_channel_7[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_7", 0x48041680},
	{"DISPC_VID1_FIR_COEF_HV2_i_7", 0x48041684},
	{"DISPC_VID1_FIR_COEF_HV_i_7", 0x4804112c},
	{"DISPC_VID1_FIR_COEF_H_i_7", 0x48041128},
	{"DISPC_VID1_FIR_COEF_V2_i_7", 0x480416a4},
	{"DISPC_VID1_FIR_COEF_V_i_7", 0x480411fc},
	{"DISPC_VID2_FIR_COEF_H2_i_7", 0x480416ec},
	{"DISPC_VID2_FIR_COEF_HV2_i_7", 0x480416f0},
	{"DISPC_VID2_FIR_COEF_HV_i_7", 0x480411bc},
	{"DISPC_VID2_FIR_COEF_H_i_7", 0x480411b8},
	{"DISPC_VID2_FIR_COEF_V2_i_7", 0x48041710},
	{"DISPC_VID2_FIR_COEF_V_i_7", 0x4804121c},
	{"DISPC_VID3_FIR_COEF_H2_i_7", 0x48041768},
	{"DISPC_VID3_FIR_COEF_HV2_i_7", 0x4804176c},
	{"DISPC_VID3_FIR_COEF_HV_i_7", 0x4804134c},
	{"DISPC_VID3_FIR_COEF_H_i_7", 0x48041348},
	{"DISPC_VID3_FIR_COEF_V2_i_7", 0x4804178c},
	{"DISPC_VID3_FIR_COEF_V_i_7", 0x4804136c},
	{"DISPC_WB_FIR_COEF_H2_i_7", 0x480417d8},
	{"DISPC_WB_FIR_COEF_HV2_i_7", 0x480417dc},
	{"DISPC_WB_FIR_COEF_HV_i_7", 0x4804154c},
	{"DISPC_WB_FIR_COEF_H_i_7", 0x48041548},
	{"DISPC_WB_FIR_COEF_V2_i_7", 0x480417fc},
	{"DISPC_WB_FIR_COEF_V_i_7", 0x4804156c},
};
void omap4_regdump_dispc_l4_per_channel_7(void) {
	pr_info("dispc_l4_per_channel_7:\n");
	regdump(regdata_dispc_l4_per_channel_7, ARRAY_SIZE(regdata_dispc_l4_per_channel_7));
}

const struct reginfo regdata_dispc_l3[] = {
	{"DISPC_REVISION", 0x58001000},
	{"DISPC_SYSCONFIG", 0x58001010},
	{"DISPC_SYSSTATUS", 0x58001014},
	{"DISPC_IRQSTATUS", 0x58001018},
	{"DISPC_IRQENABLE", 0x5800101c},
	{"DISPC_CONTROL1", 0x58001040},
	{"DISPC_CONFIG1", 0x58001044},
	{"DISPC_DEFAULT_COLOR0", 0x5800104c},
	{"DISPC_DEFAULT_COLOR1", 0x58001050},
	{"DISPC_TRANS_COLOR0", 0x58001054},
	{"DISPC_TRANS_COLOR1", 0x58001058},
	{"DISPC_LINE_STATUS", 0x5800105c},
	{"DISPC_LINE_NUMBER", 0x58001060},
	{"DISPC_TIMING_H1", 0x58001064},
	{"DISPC_TIMING_V1", 0x58001068},
	{"DISPC_POL_FREQ1", 0x5800106c},
	{"DISPC_DIVISOR1", 0x58001070},
	{"DISPC_GLOBAL_ALPHA", 0x58001074},
	{"DISPC_SIZE_TV", 0x58001078},
	{"DISPC_SIZE_LCD1", 0x5800107c},
	{"DISPC_GFX_POSITION", 0x58001088},
	{"DISPC_GFX_SIZE", 0x5800108c},
	{"DISPC_GFX_ATTRIBUTES", 0x580010a0},
	{"DISPC_GFX_BUF_THRESHOLD", 0x580010a4},
	{"DISPC_GFX_BUF_SIZE_STATUS", 0x580010a8},
	{"DISPC_GFX_ROW_INC", 0x580010ac},
	{"DISPC_GFX_PIXEL_INC", 0x580010b0},
	{"DISPC_GFX_WINDOW_SKIP", 0x580010b4},
	{"DISPC_GFX_TABLE_BA", 0x580010b8},
	{"DISPC_VID1_POSITION", 0x580010c4},
	{"DISPC_VID1_SIZE", 0x580010c8},
	{"DISPC_VID1_ATTRIBUTES", 0x580010cc},
	{"DISPC_VID1_BUF_THRESHOLD", 0x580010d0},
	{"DISPC_VID1_BUF_SIZE_STATUS", 0x580010d4},
	{"DISPC_VID1_ROW_INC", 0x580010d8},
	{"DISPC_VID1_PIXEL_INC", 0x580010dc},
	{"DISPC_VID1_FIR", 0x580010e0},
	{"DISPC_VID1_PICTURE_SIZE", 0x580010e4},
	{"DISPC_VID1_CONV_COEF0", 0x58001130},
	{"DISPC_VID1_CONV_COEF1", 0x58001134},
	{"DISPC_VID1_CONV_COEF2", 0x58001138},
	{"DISPC_VID1_CONV_COEF3", 0x5800113c},
	{"DISPC_VID1_CONV_COEF4", 0x58001140},
	{"DISPC_VID2_POSITION", 0x58001154},
	{"DISPC_VID2_SIZE", 0x58001158},
	{"DISPC_VID2_ATTRIBUTES", 0x5800115c},
	{"DISPC_VID2_BUF_THRESHOLD", 0x58001160},
	{"DISPC_VID2_BUF_SIZE_STATUS", 0x58001164},
	{"DISPC_VID2_ROW_INC", 0x58001168},
	{"DISPC_VID2_PIXEL_INC", 0x5800116c},
	{"DISPC_VID2_FIR", 0x58001170},
	{"DISPC_VID2_PICTURE_SIZE", 0x58001174},
	{"DISPC_VID2_CONV_COEF0", 0x580011c0},
	{"DISPC_VID2_CONV_COEF1", 0x580011c4},
	{"DISPC_VID2_CONV_COEF2", 0x580011c8},
	{"DISPC_VID2_CONV_COEF3", 0x580011cc},
	{"DISPC_VID2_CONV_COEF4", 0x580011d0},
	{"DISPC_DATA1_CYCLE1", 0x580011d4},
	{"DISPC_DATA1_CYCLE2", 0x580011d8},
	{"DISPC_DATA1_CYCLE3", 0x580011dc},
	{"DISPC_CPR1_COEF_R", 0x58001220},
	{"DISPC_CPR1_COEF_G", 0x58001224},
	{"DISPC_CPR1_COEF_B", 0x58001228},
	{"DISPC_GFX_PRELOAD", 0x5800122c},
	{"DISPC_VID1_PRELOAD", 0x58001230},
	{"DISPC_VID2_PRELOAD", 0x58001234},
	{"DISPC_CONTROL2", 0x58001238},
	{"DISPC_VID3_ATTRIBUTES", 0x58001370},
	{"DISPC_VID3_CONV_COEF0", 0x58001374},
	{"DISPC_VID3_CONV_COEF1", 0x58001378},
	{"DISPC_VID3_CONV_COEF2", 0x5800137c},
	{"DISPC_VID3_CONV_COEF3", 0x58001380},
	{"DISPC_VID3_CONV_COEF4", 0x58001384},
	{"DISPC_VID3_BUF_SIZE_STATUS", 0x58001388},
	{"DISPC_VID3_BUF_THRESHOLD", 0x5800138c},
	{"DISPC_VID3_FIR", 0x58001390},
	{"DISPC_VID3_PICTURE_SIZE", 0x58001394},
	{"DISPC_VID3_PIXEL_INC", 0x58001398},
	{"DISPC_VID3_POSITION", 0x5800139c},
	{"DISPC_VID3_PRELOAD", 0x580013a0},
	{"DISPC_VID3_ROW_INC", 0x580013a4},
	{"DISPC_VID3_SIZE", 0x580013a8},
	{"DISPC_DEFAULT_COLOR2", 0x580013ac},
	{"DISPC_TRANS_COLOR2", 0x580013b0},
	{"DISPC_CPR2_COEF_B", 0x580013b4},
	{"DISPC_CPR2_COEF_G", 0x580013b8},
	{"DISPC_CPR2_COEF_R", 0x580013bc},
	{"DISPC_DATA2_CYCLE1", 0x580013c0},
	{"DISPC_DATA2_CYCLE2", 0x580013c4},
	{"DISPC_DATA2_CYCLE3", 0x580013c8},
	{"DISPC_SIZE_LCD2", 0x580013cc},
	{"DISPC_TIMING_H2", 0x58001400},
	{"DISPC_TIMING_V2", 0x58001404},
	{"DISPC_POL_FREQ2", 0x58001408},
	{"DISPC_DIVISOR2", 0x5800140c},
	{"DISPC_WB_ATTRIBUTES", 0x58001570},
	{"DISPC_WB_CONV_COEF0", 0x58001574},
	{"DISPC_WB_CONV_COEF1", 0x58001578},
	{"DISPC_WB_CONV_COEF2", 0x5800157c},
	{"DISPC_WB_CONV_COEF3", 0x58001580},
	{"DISPC_WB_CONV_COEF4", 0x58001584},
	{"DISPC_WB_BUF_SIZE_STATUS", 0x58001588},
	{"DISPC_WB_BUF_THRESHOLD", 0x5800158c},
	{"DISPC_WB_FIR", 0x58001590},
	{"DISPC_WB_PICTURE_SIZE", 0x58001594},
	{"DISPC_WB_PIXEL_INC", 0x58001598},
	{"DISPC_WB_ROW_INC", 0x580015a4},
	{"DISPC_WB_SIZE", 0x580015a8},
	{"DISPC_CONFIG2", 0x58001620},
	{"DISPC_VID1_ATTRIBUTES2", 0x58001624},
	{"DISPC_VID2_ATTRIBUTES2", 0x58001628},
	{"DISPC_VID3_ATTRIBUTES2", 0x5800162c},
	{"DISPC_GAMMA_TABLE0", 0x58001630},
	{"DISPC_GAMMA_TABLE1", 0x58001634},
	{"DISPC_GAMMA_TABLE2", 0x58001638},
	{"DISPC_VID1_FIR2", 0x5800163c},
	{"DISPC_VID2_FIR2", 0x580016a8},
	{"DISPC_VID3_FIR2", 0x58001724},
	{"DISPC_WB_FIR2", 0x58001790},
	{"DISPC_GLOBAL_BUFFER", 0x58001800},
	{"DISPC_DIVISOR", 0x58001804},
	{"DISPC_WB_ATTRIBUTES2", 0x58001810},
};
void omap4_regdump_dispc_l3(void) {
	pr_info("dispc_l3:\n");
	regdump(regdata_dispc_l3, ARRAY_SIZE(regdata_dispc_l3));
	omap4_regdump_dispc_l3_channel_0();
	omap4_regdump_dispc_l3_channel_1();
	omap4_regdump_dispc_l3_channel_2();
	omap4_regdump_dispc_l3_channel_3();
	omap4_regdump_dispc_l3_channel_4();
	omap4_regdump_dispc_l3_channel_5();
	omap4_regdump_dispc_l3_channel_6();
	omap4_regdump_dispc_l3_channel_7();
}

const struct reginfo regdata_dispc_l3_channel_0[] = {
	{"DISPC_GFX_BA_j_0", 0x58001080},
	{"DISPC_VID1_ACCU2_j_0", 0x58001640},
	{"DISPC_VID1_ACCU_j_0", 0x580010e8},
	{"DISPC_VID1_BA_UV_j_0", 0x58001600},
	{"DISPC_VID1_BA_j_0", 0x580010bc},
	{"DISPC_VID1_FIR_COEF_H2_i_0", 0x58001648},
	{"DISPC_VID1_FIR_COEF_HV2_i_0", 0x5800164c},
	{"DISPC_VID1_FIR_COEF_HV_i_0", 0x580010f4},
	{"DISPC_VID1_FIR_COEF_H_i_0", 0x580010f0},
	{"DISPC_VID1_FIR_COEF_V2_i_0", 0x58001688},
	{"DISPC_VID1_FIR_COEF_V_i_0", 0x580011e0},
	{"DISPC_VID2_ACCU2_j_0", 0x580016ac},
	{"DISPC_VID2_ACCU_j_0", 0x58001178},
	{"DISPC_VID2_BA_UV_j_0", 0x58001608},
	{"DISPC_VID2_BA_j_0", 0x5800114c},
	{"DISPC_VID2_FIR_COEF_H2_i_0", 0x580016b4},
	{"DISPC_VID2_FIR_COEF_HV2_i_0", 0x580016b8},
	{"DISPC_VID2_FIR_COEF_HV_i_0", 0x58001184},
	{"DISPC_VID2_FIR_COEF_H_i_0", 0x58001180},
	{"DISPC_VID2_FIR_COEF_V2_i_0", 0x580016f4},
	{"DISPC_VID2_FIR_COEF_V_i_0", 0x58001200},
	{"DISPC_VID3_ACCU2_j_0", 0x58001728},
	{"DISPC_VID3_ACCU_j_0", 0x58001300},
	{"DISPC_VID3_BA_UV_j_0", 0x58001610},
	{"DISPC_VID3_BA_j_0", 0x58001308},
	{"DISPC_VID3_FIR_COEF_H2_i_0", 0x58001730},
	{"DISPC_VID3_FIR_COEF_HV2_i_0", 0x58001734},
	{"DISPC_VID3_FIR_COEF_HV_i_0", 0x58001314},
	{"DISPC_VID3_FIR_COEF_H_i_0", 0x58001310},
	{"DISPC_VID3_FIR_COEF_V2_i_0", 0x58001770},
	{"DISPC_VID3_FIR_COEF_V_i_0", 0x58001350},
	{"DISPC_WB_ACCU2_j_0", 0x58001794},
	{"DISPC_WB_ACCU_j_0", 0x58001500},
	{"DISPC_WB_BA_UV_j_0", 0x58001618},
	{"DISPC_WB_BA_j_0", 0x58001508},
	{"DISPC_WB_FIR_COEF_H2_i_0", 0x580017a0},
	{"DISPC_WB_FIR_COEF_HV2_i_0", 0x580017a4},
	{"DISPC_WB_FIR_COEF_HV_i_0", 0x58001514},
	{"DISPC_WB_FIR_COEF_H_i_0", 0x58001510},
	{"DISPC_WB_FIR_COEF_V2_i_0", 0x580017e0},
	{"DISPC_WB_FIR_COEF_V_i_0", 0x58001550},
};
void omap4_regdump_dispc_l3_channel_0(void) {
	pr_info("dispc_l3_channel_0:\n");
	regdump(regdata_dispc_l3_channel_0, ARRAY_SIZE(regdata_dispc_l3_channel_0));
}

const struct reginfo regdata_dispc_l3_channel_1[] = {
	{"DISPC_GFX_BA_j_1", 0x58001084},
	{"DISPC_VID1_ACCU2_j_1", 0x58001644},
	{"DISPC_VID1_ACCU_j_1", 0x580010ec},
	{"DISPC_VID1_BA_UV_j_1", 0x58001604},
	{"DISPC_VID1_BA_j_1", 0x580010c0},
	{"DISPC_VID1_FIR_COEF_H2_i_1", 0x58001650},
	{"DISPC_VID1_FIR_COEF_HV2_i_1", 0x58001654},
	{"DISPC_VID1_FIR_COEF_HV_i_1", 0x580010fc},
	{"DISPC_VID1_FIR_COEF_H_i_1", 0x580010f8},
	{"DISPC_VID1_FIR_COEF_V2_i_1", 0x5800168c},
	{"DISPC_VID1_FIR_COEF_V_i_1", 0x580011e4},
	{"DISPC_VID2_ACCU2_j_1", 0x580016b0},
	{"DISPC_VID2_ACCU_j_1", 0x5800117c},
	{"DISPC_VID2_BA_UV_j_1", 0x5800160c},
	{"DISPC_VID2_BA_j_1", 0x58001150},
	{"DISPC_VID2_FIR_COEF_H2_i_1", 0x580016bc},
	{"DISPC_VID2_FIR_COEF_HV2_i_1", 0x580016c0},
	{"DISPC_VID2_FIR_COEF_HV_i_1", 0x5800118c},
	{"DISPC_VID2_FIR_COEF_H_i_1", 0x58001188},
	{"DISPC_VID2_FIR_COEF_V2_i_1", 0x580016f8},
	{"DISPC_VID2_FIR_COEF_V_i_1", 0x58001204},
	{"DISPC_VID3_ACCU2_j_1", 0x5800172c},
	{"DISPC_VID3_ACCU_j_1", 0x58001304},
	{"DISPC_VID3_BA_UV_j_1", 0x58001614},
	{"DISPC_VID3_BA_j_1", 0x5800130c},
	{"DISPC_VID3_FIR_COEF_H2_i_1", 0x58001738},
	{"DISPC_VID3_FIR_COEF_HV2_i_1", 0x5800173c},
	{"DISPC_VID3_FIR_COEF_HV_i_1", 0x5800131c},
	{"DISPC_VID3_FIR_COEF_H_i_1", 0x58001318},
	{"DISPC_VID3_FIR_COEF_V2_i_1", 0x58001774},
	{"DISPC_VID3_FIR_COEF_V_i_1", 0x58001354},
	{"DISPC_WB_ACCU2_j_1", 0x58001798},
	{"DISPC_WB_ACCU_j_1", 0x58001504},
	{"DISPC_WB_BA_UV_j_1", 0x5800161c},
	{"DISPC_WB_BA_j_1", 0x5800150c},
	{"DISPC_WB_FIR_COEF_H2_i_1", 0x580017a8},
	{"DISPC_WB_FIR_COEF_HV2_i_1", 0x580017ac},
	{"DISPC_WB_FIR_COEF_HV_i_1", 0x5800151c},
	{"DISPC_WB_FIR_COEF_H_i_1", 0x58001518},
	{"DISPC_WB_FIR_COEF_V2_i_1", 0x580017e4},
	{"DISPC_WB_FIR_COEF_V_i_1", 0x58001554},
};
void omap4_regdump_dispc_l3_channel_1(void) {
	pr_info("dispc_l3_channel_1:\n");
	regdump(regdata_dispc_l3_channel_1, ARRAY_SIZE(regdata_dispc_l3_channel_1));
}

const struct reginfo regdata_dispc_l3_channel_2[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_2", 0x58001658},
	{"DISPC_VID1_FIR_COEF_HV2_i_2", 0x5800165c},
	{"DISPC_VID1_FIR_COEF_HV_i_2", 0x58001104},
	{"DISPC_VID1_FIR_COEF_H_i_2", 0x58001100},
	{"DISPC_VID1_FIR_COEF_V2_i_2", 0x58001690},
	{"DISPC_VID1_FIR_COEF_V_i_2", 0x580011e8},
	{"DISPC_VID2_FIR_COEF_H2_i_2", 0x580016c4},
	{"DISPC_VID2_FIR_COEF_HV2_i_2", 0x580016c8},
	{"DISPC_VID2_FIR_COEF_HV_i_2", 0x58001194},
	{"DISPC_VID2_FIR_COEF_H_i_2", 0x58001190},
	{"DISPC_VID2_FIR_COEF_V2_i_2", 0x580016fc},
	{"DISPC_VID2_FIR_COEF_V_i_2", 0x58001208},
	{"DISPC_VID3_FIR_COEF_H2_i_2", 0x58001740},
	{"DISPC_VID3_FIR_COEF_HV2_i_2", 0x58001744},
	{"DISPC_VID3_FIR_COEF_HV_i_2", 0x58001324},
	{"DISPC_VID3_FIR_COEF_H_i_2", 0x58001320},
	{"DISPC_VID3_FIR_COEF_V2_i_2", 0x58001778},
	{"DISPC_VID3_FIR_COEF_V_i_2", 0x58001358},
	{"DISPC_WB_FIR_COEF_H2_i_2", 0x580017b0},
	{"DISPC_WB_FIR_COEF_HV2_i_2", 0x580017b4},
	{"DISPC_WB_FIR_COEF_HV_i_2", 0x58001524},
	{"DISPC_WB_FIR_COEF_H_i_2", 0x58001520},
	{"DISPC_WB_FIR_COEF_V2_i_2", 0x580017e8},
	{"DISPC_WB_FIR_COEF_V_i_2", 0x58001558},
};
void omap4_regdump_dispc_l3_channel_2(void) {
	pr_info("dispc_l3_channel_2:\n");
	regdump(regdata_dispc_l3_channel_2, ARRAY_SIZE(regdata_dispc_l3_channel_2));
}

const struct reginfo regdata_dispc_l3_channel_3[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_3", 0x58001660},
	{"DISPC_VID1_FIR_COEF_HV2_i_3", 0x58001664},
	{"DISPC_VID1_FIR_COEF_HV_i_3", 0x5800110c},
	{"DISPC_VID1_FIR_COEF_H_i_3", 0x58001108},
	{"DISPC_VID1_FIR_COEF_V2_i_3", 0x58001694},
	{"DISPC_VID1_FIR_COEF_V_i_3", 0x580011ec},
	{"DISPC_VID2_FIR_COEF_H2_i_3", 0x580016cc},
	{"DISPC_VID2_FIR_COEF_HV2_i_3", 0x580016d0},
	{"DISPC_VID2_FIR_COEF_HV_i_3", 0x5800119c},
	{"DISPC_VID2_FIR_COEF_H_i_3", 0x58001198},
	{"DISPC_VID2_FIR_COEF_V2_i_3", 0x58001700},
	{"DISPC_VID2_FIR_COEF_V_i_3", 0x5800120c},
	{"DISPC_VID3_FIR_COEF_H2_i_3", 0x58001748},
	{"DISPC_VID3_FIR_COEF_HV2_i_3", 0x5800174c},
	{"DISPC_VID3_FIR_COEF_HV_i_3", 0x5800132c},
	{"DISPC_VID3_FIR_COEF_H_i_3", 0x58001328},
	{"DISPC_VID3_FIR_COEF_V2_i_3", 0x5800177c},
	{"DISPC_VID3_FIR_COEF_V_i_3", 0x5800135c},
	{"DISPC_WB_FIR_COEF_H2_i_3", 0x580017b8},
	{"DISPC_WB_FIR_COEF_HV2_i_3", 0x580017bc},
	{"DISPC_WB_FIR_COEF_HV_i_3", 0x5800152c},
	{"DISPC_WB_FIR_COEF_H_i_3", 0x58001528},
	{"DISPC_WB_FIR_COEF_V2_i_3", 0x580017ec},
	{"DISPC_WB_FIR_COEF_V_i_3", 0x5800155c},
};
void omap4_regdump_dispc_l3_channel_3(void) {
	pr_info("dispc_l3_channel_3:\n");
	regdump(regdata_dispc_l3_channel_3, ARRAY_SIZE(regdata_dispc_l3_channel_3));
}

const struct reginfo regdata_dispc_l3_channel_4[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_4", 0x58001668},
	{"DISPC_VID1_FIR_COEF_HV2_i_4", 0x5800166c},
	{"DISPC_VID1_FIR_COEF_HV_i_4", 0x58001114},
	{"DISPC_VID1_FIR_COEF_H_i_4", 0x58001110},
	{"DISPC_VID1_FIR_COEF_V2_i_4", 0x58001698},
	{"DISPC_VID1_FIR_COEF_V_i_4", 0x580011f0},
	{"DISPC_VID2_FIR_COEF_H2_i_4", 0x580016d4},
	{"DISPC_VID2_FIR_COEF_HV2_i_4", 0x580016d8},
	{"DISPC_VID2_FIR_COEF_HV_i_4", 0x580011a4},
	{"DISPC_VID2_FIR_COEF_H_i_4", 0x580011a0},
	{"DISPC_VID2_FIR_COEF_V2_i_4", 0x58001704},
	{"DISPC_VID2_FIR_COEF_V_i_4", 0x58001210},
	{"DISPC_VID3_FIR_COEF_H2_i_4", 0x58001750},
	{"DISPC_VID3_FIR_COEF_HV2_i_4", 0x58001754},
	{"DISPC_VID3_FIR_COEF_HV_i_4", 0x58001334},
	{"DISPC_VID3_FIR_COEF_H_i_4", 0x58001330},
	{"DISPC_VID3_FIR_COEF_V2_i_4", 0x58001780},
	{"DISPC_VID3_FIR_COEF_V_i_4", 0x58001360},
	{"DISPC_WB_FIR_COEF_H2_i_4", 0x580017c0},
	{"DISPC_WB_FIR_COEF_HV2_i_4", 0x580017c4},
	{"DISPC_WB_FIR_COEF_HV_i_4", 0x58001534},
	{"DISPC_WB_FIR_COEF_H_i_4", 0x58001530},
	{"DISPC_WB_FIR_COEF_V2_i_4", 0x580017f0},
	{"DISPC_WB_FIR_COEF_V_i_4", 0x58001560},
};
void omap4_regdump_dispc_l3_channel_4(void) {
	pr_info("dispc_l3_channel_4:\n");
	regdump(regdata_dispc_l3_channel_4, ARRAY_SIZE(regdata_dispc_l3_channel_4));
}

const struct reginfo regdata_dispc_l3_channel_5[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_5", 0x58001670},
	{"DISPC_VID1_FIR_COEF_HV2_i_5", 0x58001674},
	{"DISPC_VID1_FIR_COEF_HV_i_5", 0x5800111c},
	{"DISPC_VID1_FIR_COEF_H_i_5", 0x58001118},
	{"DISPC_VID1_FIR_COEF_V2_i_5", 0x5800169c},
	{"DISPC_VID1_FIR_COEF_V_i_5", 0x580011f4},
	{"DISPC_VID2_FIR_COEF_H2_i_5", 0x580016dc},
	{"DISPC_VID2_FIR_COEF_HV2_i_5", 0x580016e0},
	{"DISPC_VID2_FIR_COEF_HV_i_5", 0x580011ac},
	{"DISPC_VID2_FIR_COEF_H_i_5", 0x580011a8},
	{"DISPC_VID2_FIR_COEF_V2_i_5", 0x58001708},
	{"DISPC_VID2_FIR_COEF_V_i_5", 0x58001214},
	{"DISPC_VID3_FIR_COEF_H2_i_5", 0x58001758},
	{"DISPC_VID3_FIR_COEF_HV2_i_5", 0x5800175c},
	{"DISPC_VID3_FIR_COEF_HV_i_5", 0x5800133c},
	{"DISPC_VID3_FIR_COEF_H_i_5", 0x58001338},
	{"DISPC_VID3_FIR_COEF_V2_i_5", 0x58001784},
	{"DISPC_VID3_FIR_COEF_V_i_5", 0x58001364},
	{"DISPC_WB_FIR_COEF_H2_i_5", 0x580017c8},
	{"DISPC_WB_FIR_COEF_HV2_i_5", 0x580017cc},
	{"DISPC_WB_FIR_COEF_HV_i_5", 0x5800153c},
	{"DISPC_WB_FIR_COEF_H_i_5", 0x58001538},
	{"DISPC_WB_FIR_COEF_V2_i_5", 0x580017f4},
	{"DISPC_WB_FIR_COEF_V_i_5", 0x58001564},
};
void omap4_regdump_dispc_l3_channel_5(void) {
	pr_info("dispc_l3_channel_5:\n");
	regdump(regdata_dispc_l3_channel_5, ARRAY_SIZE(regdata_dispc_l3_channel_5));
}

const struct reginfo regdata_dispc_l3_channel_6[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_6", 0x58001678},
	{"DISPC_VID1_FIR_COEF_HV2_i_6", 0x5800167c},
	{"DISPC_VID1_FIR_COEF_HV_i_6", 0x58001124},
	{"DISPC_VID1_FIR_COEF_H_i_6", 0x58001120},
	{"DISPC_VID1_FIR_COEF_V2_i_6", 0x580016a0},
	{"DISPC_VID1_FIR_COEF_V_i_6", 0x580011f8},
	{"DISPC_VID2_FIR_COEF_H2_i_6", 0x580016e4},
	{"DISPC_VID2_FIR_COEF_HV2_i_6", 0x580016e8},
	{"DISPC_VID2_FIR_COEF_HV_i_6", 0x580011b4},
	{"DISPC_VID2_FIR_COEF_H_i_6", 0x580011b0},
	{"DISPC_VID2_FIR_COEF_V2_i_6", 0x5800170c},
	{"DISPC_VID2_FIR_COEF_V_i_6", 0x58001218},
	{"DISPC_VID3_FIR_COEF_H2_i_6", 0x58001760},
	{"DISPC_VID3_FIR_COEF_HV2_i_6", 0x58001764},
	{"DISPC_VID3_FIR_COEF_HV_i_6", 0x58001344},
	{"DISPC_VID3_FIR_COEF_H_i_6", 0x58001340},
	{"DISPC_VID3_FIR_COEF_V2_i_6", 0x58001788},
	{"DISPC_VID3_FIR_COEF_V_i_6", 0x58001368},
	{"DISPC_WB_FIR_COEF_H2_i_6", 0x580017d0},
	{"DISPC_WB_FIR_COEF_HV2_i_6", 0x580017d4},
	{"DISPC_WB_FIR_COEF_HV_i_6", 0x58001544},
	{"DISPC_WB_FIR_COEF_H_i_6", 0x58001540},
	{"DISPC_WB_FIR_COEF_V2_i_6", 0x580017f8},
	{"DISPC_WB_FIR_COEF_V_i_6", 0x58001568},
};
void omap4_regdump_dispc_l3_channel_6(void) {
	pr_info("dispc_l3_channel_6:\n");
	regdump(regdata_dispc_l3_channel_6, ARRAY_SIZE(regdata_dispc_l3_channel_6));
}

const struct reginfo regdata_dispc_l3_channel_7[] = {
	{"DISPC_VID1_FIR_COEF_H2_i_7", 0x58001680},
	{"DISPC_VID1_FIR_COEF_HV2_i_7", 0x58001684},
	{"DISPC_VID1_FIR_COEF_HV_i_7", 0x5800112c},
	{"DISPC_VID1_FIR_COEF_H_i_7", 0x58001128},
	{"DISPC_VID1_FIR_COEF_V2_i_7", 0x580016a4},
	{"DISPC_VID1_FIR_COEF_V_i_7", 0x580011fc},
	{"DISPC_VID2_FIR_COEF_H2_i_7", 0x580016ec},
	{"DISPC_VID2_FIR_COEF_HV2_i_7", 0x580016f0},
	{"DISPC_VID2_FIR_COEF_HV_i_7", 0x580011bc},
	{"DISPC_VID2_FIR_COEF_H_i_7", 0x580011b8},
	{"DISPC_VID2_FIR_COEF_V2_i_7", 0x58001710},
	{"DISPC_VID2_FIR_COEF_V_i_7", 0x5800121c},
	{"DISPC_VID3_FIR_COEF_H2_i_7", 0x58001768},
	{"DISPC_VID3_FIR_COEF_HV2_i_7", 0x5800176c},
	{"DISPC_VID3_FIR_COEF_HV_i_7", 0x5800134c},
	{"DISPC_VID3_FIR_COEF_H_i_7", 0x58001348},
	{"DISPC_VID3_FIR_COEF_V2_i_7", 0x5800178c},
	{"DISPC_VID3_FIR_COEF_V_i_7", 0x5800136c},
	{"DISPC_WB_FIR_COEF_H2_i_7", 0x580017d8},
	{"DISPC_WB_FIR_COEF_HV2_i_7", 0x580017dc},
	{"DISPC_WB_FIR_COEF_HV_i_7", 0x5800154c},
	{"DISPC_WB_FIR_COEF_H_i_7", 0x58001548},
	{"DISPC_WB_FIR_COEF_V2_i_7", 0x580017fc},
	{"DISPC_WB_FIR_COEF_V_i_7", 0x5800156c},
};
void omap4_regdump_dispc_l3_channel_7(void) {
	pr_info("dispc_l3_channel_7:\n");
	regdump(regdata_dispc_l3_channel_7, ARRAY_SIZE(regdata_dispc_l3_channel_7));
}

const struct reginfo regdata_dsi1_pllctrl_l4_per[] = {
	{"DSI_PLL_CONTROL", 0x48044300},
	{"DSI_PLL_STATUS", 0x48044304},
	{"DSI_PLL_GO", 0x48044308},
	{"DSI_PLL_CONFIGURATION1", 0x4804430c},
	{"DSI_PLL_CONFIGURATION2", 0x48044310},
	{"DSI_PLL_CONFIGURATION3", 0x48044314},
	{"DSI_PLL_SSC_CONFIGURATION1", 0x48044318},
	{"DSI_PLL_SSC_CONFIGURATION2", 0x4804431c},
	{"DSI_PLL_CONFIGURATION4", 0x48044320},
};
void omap4_regdump_dsi1_pllctrl_l4_per(void) {
	pr_info("dsi1_pllctrl_l4_per:\n");
	regdump(regdata_dsi1_pllctrl_l4_per, ARRAY_SIZE(regdata_dsi1_pllctrl_l4_per));
}

const struct reginfo regdata_dsi2_pllctrl_l4_per[] = {
	{"DSI_PLL_CONTROL", 0x48045300},
	{"DSI_PLL_STATUS", 0x48045304},
	{"DSI_PLL_GO", 0x48045308},
	{"DSI_PLL_CONFIGURATION1", 0x4804530c},
	{"DSI_PLL_CONFIGURATION2", 0x48045310},
	{"DSI_PLL_CONFIGURATION3", 0x48045314},
	{"DSI_PLL_SSC_CONFIGURATION1", 0x48045318},
	{"DSI_PLL_SSC_CONFIGURATION2", 0x4804531c},
	{"DSI_PLL_CONFIGURATION4", 0x48045320},
};
void omap4_regdump_dsi2_pllctrl_l4_per(void) {
	pr_info("dsi2_pllctrl_l4_per:\n");
	regdump(regdata_dsi2_pllctrl_l4_per, ARRAY_SIZE(regdata_dsi2_pllctrl_l4_per));
}

const struct reginfo regdata_dsi1_pllctrl_l3[] = {
	{"DSI_PLL_CONTROL", 0x58004300},
	{"DSI_PLL_STATUS", 0x58004304},
	{"DSI_PLL_GO", 0x58004308},
	{"DSI_PLL_CONFIGURATION1", 0x5800430c},
	{"DSI_PLL_CONFIGURATION2", 0x58004310},
	{"DSI_PLL_CONFIGURATION3", 0x58004314},
	{"DSI_PLL_SSC_CONFIGURATION1", 0x58004318},
	{"DSI_PLL_SSC_CONFIGURATION2", 0x5800431c},
	{"DSI_PLL_CONFIGURATION4", 0x58004320},
};
void omap4_regdump_dsi1_pllctrl_l3(void) {
	pr_info("dsi1_pllctrl_l3:\n");
	regdump(regdata_dsi1_pllctrl_l3, ARRAY_SIZE(regdata_dsi1_pllctrl_l3));
}

const struct reginfo regdata_dsi2_pllctrl_l3[] = {
	{"DSI_PLL_CONTROL", 0x58005300},
	{"DSI_PLL_STATUS", 0x58005304},
	{"DSI_PLL_GO", 0x58005308},
	{"DSI_PLL_CONFIGURATION1", 0x5800530c},
	{"DSI_PLL_CONFIGURATION2", 0x58005310},
	{"DSI_PLL_CONFIGURATION3", 0x58005314},
	{"DSI_PLL_SSC_CONFIGURATION1", 0x58005318},
	{"DSI_PLL_SSC_CONFIGURATION2", 0x5800531c},
	{"DSI_PLL_CONFIGURATION4", 0x58005320},
};
void omap4_regdump_dsi2_pllctrl_l3(void) {
	pr_info("dsi2_pllctrl_l3:\n");
	regdump(regdata_dsi2_pllctrl_l3, ARRAY_SIZE(regdata_dsi2_pllctrl_l3));
}

const struct reginfo regdata_dsi1_phy_l4_per[] = {
	{"DSI_PHY_REGISTER0", 0x48044200},
	{"DSI_PHY_REGISTER1", 0x48044204},
	{"DSI_PHY_REGISTER2", 0x48044208},
	{"DSI_PHY_REGISTER3", 0x4804420c},
	{"DSI_PHY_REGISTER4", 0x48044210},
	{"DSI_PHY_REGISTER5", 0x48044214},
};
void omap4_regdump_dsi1_phy_l4_per(void) {
	pr_info("dsi1_phy_l4_per:\n");
	regdump(regdata_dsi1_phy_l4_per, ARRAY_SIZE(regdata_dsi1_phy_l4_per));
}

const struct reginfo regdata_dsi2_phy_l4_per[] = {
	{"DSI_PHY_REGISTER0", 0x48045200},
	{"DSI_PHY_REGISTER1", 0x48045204},
	{"DSI_PHY_REGISTER2", 0x48045208},
	{"DSI_PHY_REGISTER3", 0x4804520c},
	{"DSI_PHY_REGISTER4", 0x48045210},
	{"DSI_PHY_REGISTER5", 0x48045214},
};
void omap4_regdump_dsi2_phy_l4_per(void) {
	pr_info("dsi2_phy_l4_per:\n");
	regdump(regdata_dsi2_phy_l4_per, ARRAY_SIZE(regdata_dsi2_phy_l4_per));
}

const struct reginfo regdata_dsi1_phy_l3[] = {
	{"DSI_PHY_REGISTER0", 0x58004200},
	{"DSI_PHY_REGISTER1", 0x58004204},
	{"DSI_PHY_REGISTER2", 0x58004208},
	{"DSI_PHY_REGISTER3", 0x5800420c},
	{"DSI_PHY_REGISTER4", 0x58004210},
	{"DSI_PHY_REGISTER5", 0x58004214},
};
void omap4_regdump_dsi1_phy_l3(void) {
	pr_info("dsi1_phy_l3:\n");
	regdump(regdata_dsi1_phy_l3, ARRAY_SIZE(regdata_dsi1_phy_l3));
}

const struct reginfo regdata_dsi2_phy_l3[] = {
	{"DSI_PHY_REGISTER0", 0x58005200},
	{"DSI_PHY_REGISTER1", 0x58005204},
	{"DSI_PHY_REGISTER2", 0x58005208},
	{"DSI_PHY_REGISTER3", 0x5800520c},
	{"DSI_PHY_REGISTER4", 0x58005210},
	{"DSI_PHY_REGISTER5", 0x58005214},
};
void omap4_regdump_dsi2_phy_l3(void) {
	pr_info("dsi2_phy_l3:\n");
	regdump(regdata_dsi2_phy_l3, ARRAY_SIZE(regdata_dsi2_phy_l3));
}

const struct reginfo regdata_dsi1_protocol_engine_l4_per[] = {
	{"DSI_REVISION", 0x48044000},
	{"DSI_SYSCONFIG", 0x48044010},
	{"DSI_SYSSTATUS", 0x48044014},
	{"DSI_IRQSTATUS", 0x48044018},
	{"DSI_IRQENABLE", 0x4804401c},
	{"DSI_CTRL", 0x48044040},
	{"DSI_GNQ", 0x48044044},
	{"DSI_COMPLEXIO_CFG1", 0x48044048},
	{"DSI_COMPLEXIO_IRQSTATUS", 0x4804404c},
	{"DSI_COMPLEXIO_IRQENABLE", 0x48044050},
	{"DSI_CLK_CTRL", 0x48044054},
	{"DSI_TIMING1", 0x48044058},
	{"DSI_TIMING2", 0x4804405c},
	{"DSI_VM_TIMING1", 0x48044060},
	{"DSI_VM_TIMING2", 0x48044064},
	{"DSI_VM_TIMING3", 0x48044068},
	{"DSI_CLK_TIMING", 0x4804406c},
	{"DSI_TX_FIFO_VC_SIZE", 0x48044070},
	{"DSI_RX_FIFO_VC_SIZE", 0x48044074},
	{"DSI_COMPLEXIO_CFG2", 0x48044078},
	{"DSI_RX_FIFO_VC_FULLNESS", 0x4804407c},
	{"DSI_VM_TIMING4", 0x48044080},
	{"DSI_TX_FIFO_VC_EMPTINESS", 0x48044084},
	{"DSI_VM_TIMING5", 0x48044088},
	{"DSI_VM_TIMING6", 0x4804408c},
	{"DSI_VM_TIMING7", 0x48044090},
	{"DSI_STOPCLK_TIMING", 0x48044094},
	{"DSI_CTRL2", 0x48044098},
	{"DSI_VM_TIMING8", 0x4804409c},
};
void omap4_regdump_dsi1_protocol_engine_l4_per(void) {
	pr_info("dsi1_protocol_engine_l4_per:\n");
	regdump(regdata_dsi1_protocol_engine_l4_per, ARRAY_SIZE(regdata_dsi1_protocol_engine_l4_per));
	omap4_regdump_dsi1_protocol_engine_l4_per_channel_0();
	omap4_regdump_dsi1_protocol_engine_l4_per_channel_1();
	omap4_regdump_dsi1_protocol_engine_l4_per_channel_2();
	omap4_regdump_dsi1_protocol_engine_l4_per_channel_3();
}

const struct reginfo regdata_dsi1_protocol_engine_l4_per_channel_0[] = {
	{"DSI_TE_HSYNC_NUMBER_j_0", 0x480440a8},
	{"DSI_TE_HSYNC_WIDTH_j_0", 0x480440a0},
	{"DSI_TE_VSYNC_WIDTH_j_0", 0x480440a4},
	{"DSI_VC_CTRL_i_0", 0x48044100},
	{"DSI_VC_IRQENABLE_i_0", 0x4804411c},
	{"DSI_VC_IRQSTATUS_i_0", 0x48044118},
	{"DSI_VC_LONG_PACKET_HEADER_i_0", 0x48044108},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_0", 0x4804410c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_0", 0x48044110},
	{"DSI_VC_TE_i_0", 0x48044104},
};
void omap4_regdump_dsi1_protocol_engine_l4_per_channel_0(void) {
	pr_info("dsi1_protocol_engine_l4_per_channel_0:\n");
	regdump(regdata_dsi1_protocol_engine_l4_per_channel_0, ARRAY_SIZE(regdata_dsi1_protocol_engine_l4_per_channel_0));
}

const struct reginfo regdata_dsi1_protocol_engine_l4_per_channel_1[] = {
	{"DSI_TE_HSYNC_NUMBER_j_1", 0x480440b4},
	{"DSI_TE_HSYNC_WIDTH_j_1", 0x480440ac},
	{"DSI_TE_VSYNC_WIDTH_j_1", 0x480440b0},
	{"DSI_VC_CTRL_i_1", 0x48044120},
	{"DSI_VC_IRQENABLE_i_1", 0x4804413c},
	{"DSI_VC_IRQSTATUS_i_1", 0x48044138},
	{"DSI_VC_LONG_PACKET_HEADER_i_1", 0x48044128},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_1", 0x4804412c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_1", 0x48044130},
	{"DSI_VC_TE_i_1", 0x48044124},
};
void omap4_regdump_dsi1_protocol_engine_l4_per_channel_1(void) {
	pr_info("dsi1_protocol_engine_l4_per_channel_1:\n");
	regdump(regdata_dsi1_protocol_engine_l4_per_channel_1, ARRAY_SIZE(regdata_dsi1_protocol_engine_l4_per_channel_1));
}

const struct reginfo regdata_dsi1_protocol_engine_l4_per_channel_2[] = {
	{"DSI_VC_CTRL_i_2", 0x48044140},
	{"DSI_VC_IRQENABLE_i_2", 0x4804415c},
	{"DSI_VC_IRQSTATUS_i_2", 0x48044158},
	{"DSI_VC_LONG_PACKET_HEADER_i_2", 0x48044148},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_2", 0x4804414c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_2", 0x48044150},
	{"DSI_VC_TE_i_2", 0x48044144},
};
void omap4_regdump_dsi1_protocol_engine_l4_per_channel_2(void) {
	pr_info("dsi1_protocol_engine_l4_per_channel_2:\n");
	regdump(regdata_dsi1_protocol_engine_l4_per_channel_2, ARRAY_SIZE(regdata_dsi1_protocol_engine_l4_per_channel_2));
}

const struct reginfo regdata_dsi1_protocol_engine_l4_per_channel_3[] = {
	{"DSI_VC_CTRL_i_3", 0x48044160},
	{"DSI_VC_IRQENABLE_i_3", 0x4804417c},
	{"DSI_VC_IRQSTATUS_i_3", 0x48044178},
	{"DSI_VC_LONG_PACKET_HEADER_i_3", 0x48044168},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_3", 0x4804416c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_3", 0x48044170},
	{"DSI_VC_TE_i_3", 0x48044164},
};
void omap4_regdump_dsi1_protocol_engine_l4_per_channel_3(void) {
	pr_info("dsi1_protocol_engine_l4_per_channel_3:\n");
	regdump(regdata_dsi1_protocol_engine_l4_per_channel_3, ARRAY_SIZE(regdata_dsi1_protocol_engine_l4_per_channel_3));
}

const struct reginfo regdata_dsi2_protocol_engine_l4_per[] = {
	{"DSI_REVISION", 0x48045000},
	{"DSI_SYSCONFIG", 0x48045010},
	{"DSI_SYSSTATUS", 0x48045014},
	{"DSI_IRQSTATUS", 0x48045018},
	{"DSI_IRQENABLE", 0x4804501c},
	{"DSI_CTRL", 0x48045040},
	{"DSI_GNQ", 0x48045044},
	{"DSI_COMPLEXIO_CFG1", 0x48045048},
	{"DSI_COMPLEXIO_IRQSTATUS", 0x4804504c},
	{"DSI_COMPLEXIO_IRQENABLE", 0x48045050},
	{"DSI_CLK_CTRL", 0x48045054},
	{"DSI_TIMING1", 0x48045058},
	{"DSI_TIMING2", 0x4804505c},
	{"DSI_VM_TIMING1", 0x48045060},
	{"DSI_VM_TIMING2", 0x48045064},
	{"DSI_VM_TIMING3", 0x48045068},
	{"DSI_CLK_TIMING", 0x4804506c},
	{"DSI_TX_FIFO_VC_SIZE", 0x48045070},
	{"DSI_RX_FIFO_VC_SIZE", 0x48045074},
	{"DSI_COMPLEXIO_CFG2", 0x48045078},
	{"DSI_RX_FIFO_VC_FULLNESS", 0x4804507c},
	{"DSI_VM_TIMING4", 0x48045080},
	{"DSI_TX_FIFO_VC_EMPTINESS", 0x48045084},
	{"DSI_VM_TIMING5", 0x48045088},
	{"DSI_VM_TIMING6", 0x4804508c},
	{"DSI_VM_TIMING7", 0x48045090},
	{"DSI_STOPCLK_TIMING", 0x48045094},
	{"DSI_CTRL2", 0x48045098},
	{"DSI_VM_TIMING8", 0x4804509c},
};
void omap4_regdump_dsi2_protocol_engine_l4_per(void) {
	pr_info("dsi2_protocol_engine_l4_per:\n");
	regdump(regdata_dsi2_protocol_engine_l4_per, ARRAY_SIZE(regdata_dsi2_protocol_engine_l4_per));
	omap4_regdump_dsi2_protocol_engine_l4_per_channel_0();
	omap4_regdump_dsi2_protocol_engine_l4_per_channel_1();
	omap4_regdump_dsi2_protocol_engine_l4_per_channel_2();
	omap4_regdump_dsi2_protocol_engine_l4_per_channel_3();
}

const struct reginfo regdata_dsi2_protocol_engine_l4_per_channel_0[] = {
	{"DSI_TE_HSYNC_NUMBER_j_0", 0x480450a8},
	{"DSI_TE_HSYNC_WIDTH_j_0", 0x480450a0},
	{"DSI_TE_VSYNC_WIDTH_j_0", 0x480450a4},
	{"DSI_VC_CTRL_i_0", 0x48045100},
	{"DSI_VC_IRQENABLE_i_0", 0x4804511c},
	{"DSI_VC_IRQSTATUS_i_0", 0x48045118},
	{"DSI_VC_LONG_PACKET_HEADER_i_0", 0x48045108},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_0", 0x4804510c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_0", 0x48045110},
	{"DSI_VC_TE_i_0", 0x48045104},
};
void omap4_regdump_dsi2_protocol_engine_l4_per_channel_0(void) {
	pr_info("dsi2_protocol_engine_l4_per_channel_0:\n");
	regdump(regdata_dsi2_protocol_engine_l4_per_channel_0, ARRAY_SIZE(regdata_dsi2_protocol_engine_l4_per_channel_0));
}

const struct reginfo regdata_dsi2_protocol_engine_l4_per_channel_1[] = {
	{"DSI_TE_HSYNC_NUMBER_j_1", 0x480450b4},
	{"DSI_TE_HSYNC_WIDTH_j_1", 0x480450ac},
	{"DSI_TE_VSYNC_WIDTH_j_1", 0x480450b0},
	{"DSI_VC_CTRL_i_1", 0x48045120},
	{"DSI_VC_IRQENABLE_i_1", 0x4804513c},
	{"DSI_VC_IRQSTATUS_i_1", 0x48045138},
	{"DSI_VC_LONG_PACKET_HEADER_i_1", 0x48045128},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_1", 0x4804512c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_1", 0x48045130},
	{"DSI_VC_TE_i_1", 0x48045124},
};
void omap4_regdump_dsi2_protocol_engine_l4_per_channel_1(void) {
	pr_info("dsi2_protocol_engine_l4_per_channel_1:\n");
	regdump(regdata_dsi2_protocol_engine_l4_per_channel_1, ARRAY_SIZE(regdata_dsi2_protocol_engine_l4_per_channel_1));
}

const struct reginfo regdata_dsi2_protocol_engine_l4_per_channel_2[] = {
	{"DSI_VC_CTRL_i_2", 0x48045140},
	{"DSI_VC_IRQENABLE_i_2", 0x4804515c},
	{"DSI_VC_IRQSTATUS_i_2", 0x48045158},
	{"DSI_VC_LONG_PACKET_HEADER_i_2", 0x48045148},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_2", 0x4804514c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_2", 0x48045150},
	{"DSI_VC_TE_i_2", 0x48045144},
};
void omap4_regdump_dsi2_protocol_engine_l4_per_channel_2(void) {
	pr_info("dsi2_protocol_engine_l4_per_channel_2:\n");
	regdump(regdata_dsi2_protocol_engine_l4_per_channel_2, ARRAY_SIZE(regdata_dsi2_protocol_engine_l4_per_channel_2));
}

const struct reginfo regdata_dsi2_protocol_engine_l4_per_channel_3[] = {
	{"DSI_VC_CTRL_i_3", 0x48045160},
	{"DSI_VC_IRQENABLE_i_3", 0x4804517c},
	{"DSI_VC_IRQSTATUS_i_3", 0x48045178},
	{"DSI_VC_LONG_PACKET_HEADER_i_3", 0x48045168},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_3", 0x4804516c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_3", 0x48045170},
	{"DSI_VC_TE_i_3", 0x48045164},
};
void omap4_regdump_dsi2_protocol_engine_l4_per_channel_3(void) {
	pr_info("dsi2_protocol_engine_l4_per_channel_3:\n");
	regdump(regdata_dsi2_protocol_engine_l4_per_channel_3, ARRAY_SIZE(regdata_dsi2_protocol_engine_l4_per_channel_3));
}

const struct reginfo regdata_dsi1_protocol_engine_l3[] = {
	{"DSI_REVISION", 0x58004000},
	{"DSI_SYSCONFIG", 0x58004010},
	{"DSI_SYSSTATUS", 0x58004014},
	{"DSI_IRQSTATUS", 0x58004018},
	{"DSI_IRQENABLE", 0x5800401c},
	{"DSI_CTRL", 0x58004040},
	{"DSI_GNQ", 0x58004044},
	{"DSI_COMPLEXIO_CFG1", 0x58004048},
	{"DSI_COMPLEXIO_IRQSTATUS", 0x5800404c},
	{"DSI_COMPLEXIO_IRQENABLE", 0x58004050},
	{"DSI_CLK_CTRL", 0x58004054},
	{"DSI_TIMING1", 0x58004058},
	{"DSI_TIMING2", 0x5800405c},
	{"DSI_VM_TIMING1", 0x58004060},
	{"DSI_VM_TIMING2", 0x58004064},
	{"DSI_VM_TIMING3", 0x58004068},
	{"DSI_CLK_TIMING", 0x5800406c},
	{"DSI_TX_FIFO_VC_SIZE", 0x58004070},
	{"DSI_RX_FIFO_VC_SIZE", 0x58004074},
	{"DSI_COMPLEXIO_CFG2", 0x58004078},
	{"DSI_RX_FIFO_VC_FULLNESS", 0x5800407c},
	{"DSI_VM_TIMING4", 0x58004080},
	{"DSI_TX_FIFO_VC_EMPTINESS", 0x58004084},
	{"DSI_VM_TIMING5", 0x58004088},
	{"DSI_VM_TIMING6", 0x5800408c},
	{"DSI_VM_TIMING7", 0x58004090},
	{"DSI_STOPCLK_TIMING", 0x58004094},
	{"DSI_CTRL2", 0x58004098},
	{"DSI_VM_TIMING8", 0x5800409c},
};
void omap4_regdump_dsi1_protocol_engine_l3(void) {
	pr_info("dsi1_protocol_engine_l3:\n");
	regdump(regdata_dsi1_protocol_engine_l3, ARRAY_SIZE(regdata_dsi1_protocol_engine_l3));
	omap4_regdump_dsi1_protocol_engine_l3_channel_0();
	omap4_regdump_dsi1_protocol_engine_l3_channel_1();
	omap4_regdump_dsi1_protocol_engine_l3_channel_2();
	omap4_regdump_dsi1_protocol_engine_l3_channel_3();
}

const struct reginfo regdata_dsi1_protocol_engine_l3_channel_0[] = {
	{"DSI_TE_HSYNC_NUMBER_j_0", 0x580040a8},
	{"DSI_TE_HSYNC_WIDTH_j_0", 0x580040a0},
	{"DSI_TE_VSYNC_WIDTH_j_0", 0x580040a4},
	{"DSI_VC_CTRL_i_0", 0x58004100},
	{"DSI_VC_IRQENABLE_i_0", 0x5800411c},
	{"DSI_VC_IRQSTATUS_i_0", 0x58004118},
	{"DSI_VC_LONG_PACKET_HEADER_i_0", 0x58004108},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_0", 0x5800410c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_0", 0x58004110},
	{"DSI_VC_TE_i_0", 0x58004104},
};
void omap4_regdump_dsi1_protocol_engine_l3_channel_0(void) {
	pr_info("dsi1_protocol_engine_l3_channel_0:\n");
	regdump(regdata_dsi1_protocol_engine_l3_channel_0, ARRAY_SIZE(regdata_dsi1_protocol_engine_l3_channel_0));
}

const struct reginfo regdata_dsi1_protocol_engine_l3_channel_1[] = {
	{"DSI_TE_HSYNC_NUMBER_j_1", 0x580040b4},
	{"DSI_TE_HSYNC_WIDTH_j_1", 0x580040ac},
	{"DSI_TE_VSYNC_WIDTH_j_1", 0x580040b0},
	{"DSI_VC_CTRL_i_1", 0x58004120},
	{"DSI_VC_IRQENABLE_i_1", 0x5800413c},
	{"DSI_VC_IRQSTATUS_i_1", 0x58004138},
	{"DSI_VC_LONG_PACKET_HEADER_i_1", 0x58004128},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_1", 0x5800412c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_1", 0x58004130},
	{"DSI_VC_TE_i_1", 0x58004124},
};
void omap4_regdump_dsi1_protocol_engine_l3_channel_1(void) {
	pr_info("dsi1_protocol_engine_l3_channel_1:\n");
	regdump(regdata_dsi1_protocol_engine_l3_channel_1, ARRAY_SIZE(regdata_dsi1_protocol_engine_l3_channel_1));
}

const struct reginfo regdata_dsi1_protocol_engine_l3_channel_2[] = {
	{"DSI_VC_CTRL_i_2", 0x58004140},
	{"DSI_VC_IRQENABLE_i_2", 0x5800415c},
	{"DSI_VC_IRQSTATUS_i_2", 0x58004158},
	{"DSI_VC_LONG_PACKET_HEADER_i_2", 0x58004148},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_2", 0x5800414c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_2", 0x58004150},
	{"DSI_VC_TE_i_2", 0x58004144},
};
void omap4_regdump_dsi1_protocol_engine_l3_channel_2(void) {
	pr_info("dsi1_protocol_engine_l3_channel_2:\n");
	regdump(regdata_dsi1_protocol_engine_l3_channel_2, ARRAY_SIZE(regdata_dsi1_protocol_engine_l3_channel_2));
}

const struct reginfo regdata_dsi1_protocol_engine_l3_channel_3[] = {
	{"DSI_VC_CTRL_i_3", 0x58004160},
	{"DSI_VC_IRQENABLE_i_3", 0x5800417c},
	{"DSI_VC_IRQSTATUS_i_3", 0x58004178},
	{"DSI_VC_LONG_PACKET_HEADER_i_3", 0x58004168},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_3", 0x5800416c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_3", 0x58004170},
	{"DSI_VC_TE_i_3", 0x58004164},
};
void omap4_regdump_dsi1_protocol_engine_l3_channel_3(void) {
	pr_info("dsi1_protocol_engine_l3_channel_3:\n");
	regdump(regdata_dsi1_protocol_engine_l3_channel_3, ARRAY_SIZE(regdata_dsi1_protocol_engine_l3_channel_3));
}

const struct reginfo regdata_dsi2_protocol_engine_l3[] = {
	{"DSI_REVISION", 0x58005000},
	{"DSI_SYSCONFIG", 0x58005010},
	{"DSI_SYSSTATUS", 0x58005014},
	{"DSI_IRQSTATUS", 0x58005018},
	{"DSI_IRQENABLE", 0x5800501c},
	{"DSI_CTRL", 0x58005040},
	{"DSI_GNQ", 0x58005044},
	{"DSI_COMPLEXIO_CFG1", 0x58005048},
	{"DSI_COMPLEXIO_IRQSTATUS", 0x5800504c},
	{"DSI_COMPLEXIO_IRQENABLE", 0x58005050},
	{"DSI_CLK_CTRL", 0x58005054},
	{"DSI_TIMING1", 0x58005058},
	{"DSI_TIMING2", 0x5800505c},
	{"DSI_VM_TIMING1", 0x58005060},
	{"DSI_VM_TIMING2", 0x58005064},
	{"DSI_VM_TIMING3", 0x58005068},
	{"DSI_CLK_TIMING", 0x5800506c},
	{"DSI_TX_FIFO_VC_SIZE", 0x58005070},
	{"DSI_RX_FIFO_VC_SIZE", 0x58005074},
	{"DSI_COMPLEXIO_CFG2", 0x58005078},
	{"DSI_RX_FIFO_VC_FULLNESS", 0x5800507c},
	{"DSI_VM_TIMING4", 0x58005080},
	{"DSI_TX_FIFO_VC_EMPTINESS", 0x58005084},
	{"DSI_VM_TIMING5", 0x58005088},
	{"DSI_VM_TIMING6", 0x5800508c},
	{"DSI_VM_TIMING7", 0x58005090},
	{"DSI_STOPCLK_TIMING", 0x58005094},
	{"DSI_CTRL2", 0x58005098},
	{"DSI_VM_TIMING8", 0x5800509c},
};
void omap4_regdump_dsi2_protocol_engine_l3(void) {
	pr_info("dsi2_protocol_engine_l3:\n");
	regdump(regdata_dsi2_protocol_engine_l3, ARRAY_SIZE(regdata_dsi2_protocol_engine_l3));
	omap4_regdump_dsi2_protocol_engine_l3_channel_0();
	omap4_regdump_dsi2_protocol_engine_l3_channel_1();
	omap4_regdump_dsi2_protocol_engine_l3_channel_2();
	omap4_regdump_dsi2_protocol_engine_l3_channel_3();
}

const struct reginfo regdata_dsi2_protocol_engine_l3_channel_0[] = {
	{"DSI_TE_HSYNC_NUMBER_j_0", 0x580050a8},
	{"DSI_TE_HSYNC_WIDTH_j_0", 0x580050a0},
	{"DSI_TE_VSYNC_WIDTH_j_0", 0x580050a4},
	{"DSI_VC_CTRL_i_0", 0x58005100},
	{"DSI_VC_IRQENABLE_i_0", 0x5800511c},
	{"DSI_VC_IRQSTATUS_i_0", 0x58005118},
	{"DSI_VC_LONG_PACKET_HEADER_i_0", 0x58005108},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_0", 0x5800510c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_0", 0x58005110},
	{"DSI_VC_TE_i_0", 0x58005104},
};
void omap4_regdump_dsi2_protocol_engine_l3_channel_0(void) {
	pr_info("dsi2_protocol_engine_l3_channel_0:\n");
	regdump(regdata_dsi2_protocol_engine_l3_channel_0, ARRAY_SIZE(regdata_dsi2_protocol_engine_l3_channel_0));
}

const struct reginfo regdata_dsi2_protocol_engine_l3_channel_1[] = {
	{"DSI_TE_HSYNC_NUMBER_j_1", 0x580050b4},
	{"DSI_TE_HSYNC_WIDTH_j_1", 0x580050ac},
	{"DSI_TE_VSYNC_WIDTH_j_1", 0x580050b0},
	{"DSI_VC_CTRL_i_1", 0x58005120},
	{"DSI_VC_IRQENABLE_i_1", 0x5800513c},
	{"DSI_VC_IRQSTATUS_i_1", 0x58005138},
	{"DSI_VC_LONG_PACKET_HEADER_i_1", 0x58005128},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_1", 0x5800512c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_1", 0x58005130},
	{"DSI_VC_TE_i_1", 0x58005124},
};
void omap4_regdump_dsi2_protocol_engine_l3_channel_1(void) {
	pr_info("dsi2_protocol_engine_l3_channel_1:\n");
	regdump(regdata_dsi2_protocol_engine_l3_channel_1, ARRAY_SIZE(regdata_dsi2_protocol_engine_l3_channel_1));
}

const struct reginfo regdata_dsi2_protocol_engine_l3_channel_2[] = {
	{"DSI_VC_CTRL_i_2", 0x58005140},
	{"DSI_VC_IRQENABLE_i_2", 0x5800515c},
	{"DSI_VC_IRQSTATUS_i_2", 0x58005158},
	{"DSI_VC_LONG_PACKET_HEADER_i_2", 0x58005148},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_2", 0x5800514c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_2", 0x58005150},
	{"DSI_VC_TE_i_2", 0x58005144},
};
void omap4_regdump_dsi2_protocol_engine_l3_channel_2(void) {
	pr_info("dsi2_protocol_engine_l3_channel_2:\n");
	regdump(regdata_dsi2_protocol_engine_l3_channel_2, ARRAY_SIZE(regdata_dsi2_protocol_engine_l3_channel_2));
}

const struct reginfo regdata_dsi2_protocol_engine_l3_channel_3[] = {
	{"DSI_VC_CTRL_i_3", 0x58005160},
	{"DSI_VC_IRQENABLE_i_3", 0x5800517c},
	{"DSI_VC_IRQSTATUS_i_3", 0x58005178},
	{"DSI_VC_LONG_PACKET_HEADER_i_3", 0x58005168},
	{"DSI_VC_LONG_PACKET_PAYLOAD_i_3", 0x5800516c},
	{"DSI_VC_SHORT_PACKET_HEADER_i_3", 0x58005170},
	{"DSI_VC_TE_i_3", 0x58005164},
};
void omap4_regdump_dsi2_protocol_engine_l3_channel_3(void) {
	pr_info("dsi2_protocol_engine_l3_channel_3:\n");
	regdump(regdata_dsi2_protocol_engine_l3_channel_3, ARRAY_SIZE(regdata_dsi2_protocol_engine_l3_channel_3));
}

const struct reginfo regdata_rfbi_l4_per[] = {
	{"RFBI_REVISION", 0x48042000},
	{"RFBI_SYSCONFIG", 0x48042010},
	{"RFBI_SYSSTATUS", 0x48042014},
	{"RFBI_CONTROL", 0x48042040},
	{"RFBI_PIXEL_CNT", 0x48042044},
	{"RFBI_LINE_NUMBER", 0x48042048},
	{"RFBI_CMD", 0x4804204c},
	{"RFBI_PARAM", 0x48042050},
	{"RFBI_DATA", 0x48042054},
	{"RFBI_READ", 0x48042058},
	{"RFBI_STATUS", 0x4804205c},
	{"RFBI_CONFIG", 0x48042060},
	{"RFBI_ONOFF_TIME", 0x48042064},
	{"RFBI_CYCLE_TIME", 0x48042068},
	{"RFBI_VSYNC_WIDTH", 0x48042090},
	{"RFBI_HSYNC_WIDTH", 0x48042094},
};
void omap4_regdump_rfbi_l4_per(void) {
	pr_info("rfbi_l4_per:\n");
	regdump(regdata_rfbi_l4_per, ARRAY_SIZE(regdata_rfbi_l4_per));
	omap4_regdump_rfbi_l4_per_channel_0();
}

const struct reginfo regdata_rfbi_l4_per_channel_0[] = {
	{"RFBI_DATA_CYCLEi_0", 0x4804206c},
	{"RFBI_DATA_CYCLEi_1", 0x48042070},
	{"RFBI_DATA_CYCLEi_2", 0x48042074},
};
void omap4_regdump_rfbi_l4_per_channel_0(void) {
	pr_info("rfbi_l4_per_channel_0:\n");
	regdump(regdata_rfbi_l4_per_channel_0, ARRAY_SIZE(regdata_rfbi_l4_per_channel_0));
}

const struct reginfo regdata_rfbi_l3[] = {
	{"RFBI_REVISION", 0x58002000},
	{"RFBI_SYSCONFIG", 0x58002010},
	{"RFBI_SYSSTATUS", 0x58002014},
	{"RFBI_CONTROL", 0x58002040},
	{"RFBI_PIXEL_CNT", 0x58002044},
	{"RFBI_LINE_NUMBER", 0x58002048},
	{"RFBI_CMD", 0x5800204c},
	{"RFBI_PARAM", 0x58002050},
	{"RFBI_DATA", 0x58002054},
	{"RFBI_READ", 0x58002058},
	{"RFBI_STATUS", 0x5800205c},
	{"RFBI_CONFIG", 0x58002060},
	{"RFBI_ONOFF_TIME", 0x58002064},
	{"RFBI_CYCLE_TIME", 0x58002068},
	{"RFBI_VSYNC_WIDTH", 0x58002090},
	{"RFBI_HSYNC_WIDTH", 0x58002094},
};
void omap4_regdump_rfbi_l3(void) {
	pr_info("rfbi_l3:\n");
	regdump(regdata_rfbi_l3, ARRAY_SIZE(regdata_rfbi_l3));
	omap4_regdump_rfbi_l3_channel_0();
}

const struct reginfo regdata_rfbi_l3_channel_0[] = {
	{"RFBI_DATA_CYCLEi_0", 0x5800206c},
	{"RFBI_DATA_CYCLEi_1", 0x58002070},
	{"RFBI_DATA_CYCLEi_2", 0x58002074},
};
void omap4_regdump_rfbi_l3_channel_0(void) {
	pr_info("rfbi_l3_channel_0:\n");
	regdump(regdata_rfbi_l3_channel_0, ARRAY_SIZE(regdata_rfbi_l3_channel_0));
}

const struct reginfo regdata_venc_l4_per[] = {
	{"VENC_REV_ID", 0x48043000},
	{"VENC_STATUS", 0x48043004},
	{"VENC_F_CONTROL", 0x48043008},
	{"VENC_VIDOUT_CTRL", 0x48043010},
	{"VENC_SYNC_CTRL", 0x48043014},
	{"VENC_LLEN", 0x4804301c},
	{"VENC_FLENS", 0x48043020},
	{"VENC_HFLTR_CTRL", 0x48043024},
	{"VENC_CC_CARR_WSS_CARR", 0x48043028},
	{"VENC_C_PHASE", 0x4804302c},
	{"VENC_GAIN_U", 0x48043030},
	{"VENC_GAIN_V", 0x48043034},
	{"VENC_GAIN_Y", 0x48043038},
	{"VENC_BLACK_LEVEL", 0x4804303c},
	{"VENC_BLANK_LEVEL", 0x48043040},
	{"VENC_X_COLOR", 0x48043044},
	{"VENC_M_CONTROL", 0x48043048},
	{"VENC_BSTAMP_WSS_DATA", 0x4804304c},
	{"VENC_S_CARR", 0x48043050},
	{"VENC_LINE21", 0x48043054},
	{"VENC_LN_SEL", 0x48043058},
	{"VENC_L21_WC_CTL", 0x4804305c},
	{"VENC_HTRIGGER_VTRIGGER", 0x48043060},
	{"VENC_SAVID_EAVID", 0x48043064},
	{"VENC_FLEN_FAL", 0x48043068},
	{"VENC_LAL_PHASE_RESET", 0x4804306c},
	{"VENC_HS_INT_START_STOP_X", 0x48043070},
	{"VENC_HS_EXT_START_STOP_X", 0x48043074},
	{"VENC_VS_INT_START_X", 0x48043078},
	{"VENC_VS_INT_STOP_X_VS_INT_START_Y", 0x4804307c},
	{"VENC_VS_INT_STOP_Y_VS_EXT_START_X", 0x48043080},
	{"VENC_VS_EXT_STOP_X_VS_EXT_START_Y", 0x48043084},
	{"VENC_VS_EXT_STOP_Y", 0x48043088},
	{"VENC_AVID_START_STOP_X", 0x48043090},
	{"VENC_AVID_START_STOP_Y", 0x48043094},
	{"VENC_FID_INT_START_X_FID_INT_START_Y", 0x480430a0},
	{"VENC_FID_INT_OFFSET_Y_FID_EXT_START_X", 0x480430a4},
	{"VENC_FID_EXT_START_Y_FID_EXT_OFFSET_Y", 0x480430a8},
	{"VENC_TVDETGP_INT_START_STOP_X", 0x480430b0},
	{"VENC_TVDETGP_INT_START_STOP_Y", 0x480430b4},
	{"VENC_GEN_CTRL", 0x480430b8},
	{"VENC_OUTPUT_CONTROL", 0x480430c4},
	{"VENC_OUTPUT_TEST", 0x480430c8},
};
void omap4_regdump_venc_l4_per(void) {
	pr_info("venc_l4_per:\n");
	regdump(regdata_venc_l4_per, ARRAY_SIZE(regdata_venc_l4_per));
}

const struct reginfo regdata_venc_l3[] = {
	{"VENC_REV_ID", 0x58003000},
	{"VENC_STATUS", 0x58003004},
	{"VENC_F_CONTROL", 0x58003008},
	{"VENC_VIDOUT_CTRL", 0x58003010},
	{"VENC_SYNC_CTRL", 0x58003014},
	{"VENC_LLEN", 0x5800301c},
	{"VENC_FLENS", 0x58003020},
	{"VENC_HFLTR_CTRL", 0x58003024},
	{"VENC_CC_CARR_WSS_CARR", 0x58003028},
	{"VENC_C_PHASE", 0x5800302c},
	{"VENC_GAIN_U", 0x58003030},
	{"VENC_GAIN_V", 0x58003034},
	{"VENC_GAIN_Y", 0x58003038},
	{"VENC_BLACK_LEVEL", 0x5800303c},
	{"VENC_BLANK_LEVEL", 0x58003040},
	{"VENC_X_COLOR", 0x58003044},
	{"VENC_M_CONTROL", 0x58003048},
	{"VENC_BSTAMP_WSS_DATA", 0x5800304c},
	{"VENC_S_CARR", 0x58003050},
	{"VENC_LINE21", 0x58003054},
	{"VENC_LN_SEL", 0x58003058},
	{"VENC_L21_WC_CTL", 0x5800305c},
	{"VENC_HTRIGGER_VTRIGGER", 0x58003060},
	{"VENC_SAVID_EAVID", 0x58003064},
	{"VENC_FLEN_FAL", 0x58003068},
	{"VENC_LAL_PHASE_RESET", 0x5800306c},
	{"VENC_HS_INT_START_STOP_X", 0x58003070},
	{"VENC_HS_EXT_START_STOP_X", 0x58003074},
	{"VENC_VS_INT_START_X", 0x58003078},
	{"VENC_VS_INT_STOP_X_VS_INT_START_Y", 0x5800307c},
	{"VENC_VS_INT_STOP_Y_VS_EXT_START_X", 0x58003080},
	{"VENC_VS_EXT_STOP_X_VS_EXT_START_Y", 0x58003084},
	{"VENC_VS_EXT_STOP_Y", 0x58003088},
	{"VENC_AVID_START_STOP_X", 0x58003090},
	{"VENC_AVID_START_STOP_Y", 0x58003094},
	{"VENC_FID_INT_START_X_FID_INT_START_Y", 0x580030a0},
	{"VENC_FID_INT_OFFSET_Y_FID_EXT_START_X", 0x580030a4},
	{"VENC_FID_EXT_START_Y_FID_EXT_OFFSET_Y", 0x580030a8},
	{"VENC_TVDETGP_INT_START_STOP_X", 0x580030b0},
	{"VENC_TVDETGP_INT_START_STOP_Y", 0x580030b4},
	{"VENC_GEN_CTRL", 0x580030b8},
	{"VENC_OUTPUT_CONTROL", 0x580030c4},
	{"VENC_OUTPUT_TEST", 0x580030c8},
};
void omap4_regdump_venc_l3(void) {
	pr_info("venc_l3:\n");
	regdump(regdata_venc_l3, ARRAY_SIZE(regdata_venc_l3));
}

const struct reginfo regdata_sgx[] = {
	{"OCP_REVISION", 0x5600fe00},
	{"OCP_HWINFO", 0x5600fe04},
	{"OCP_SYSCONFIG", 0x5600fe10},
	{"OCP_IRQSTATUS_RAW_0", 0x5600fe24},
	{"OCP_IRQSTATUS_RAW_1", 0x5600fe28},
	{"OCP_IRQSTATUS_RAW_2", 0x5600fe2c},
	{"OCP_IRQSTATUS_0", 0x5600fe30},
	{"OCP_IRQSTATUS_1", 0x5600fe34},
	{"OCP_IRQSTATUS_2", 0x5600fe38},
	{"OCP_IRQENABLE_SET_0", 0x5600fe3c},
	{"OCP_IRQENABLE_SET_1", 0x5600fe40},
	{"OCP_IRQENABLE_SET_2", 0x5600fe44},
	{"OCP_IRQENABLE_CLR_0", 0x5600fe48},
	{"OCP_IRQENABLE_CLR_1", 0x5600fe4c},
	{"OCP_IRQENABLE_CLR_2", 0x5600fe50},
	{"OCP_PAGE_CONFIG", 0x5600ff00},
	{"OCP_INTERRUPT_EVENT", 0x5600ff04},
	{"OCP_DEBUG_CONFIG", 0x5600ff08},
	{"OCP_DEBUG_STATUS", 0x5600ff0c},
};
void omap4_regdump_sgx(void) {
	pr_info("sgx:\n");
	regdump(regdata_sgx, ARRAY_SIZE(regdata_sgx));
}

const struct reginfo regdata_c2c_slave_niu_firewall[] = {
	{"ERROR_LOG_k", 0x4a206000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a226004},
	{"REGUPDATE_CONTROL", 0x4a226040},
};
void omap4_regdump_c2c_slave_niu_firewall(void) {
	pr_info("c2c_slave_niu_firewall:\n");
	regdump(regdata_c2c_slave_niu_firewall, ARRAY_SIZE(regdata_c2c_slave_niu_firewall));
	omap4_regdump_c2c_slave_niu_firewall_reg_bundle_0();
	omap4_regdump_c2c_slave_niu_firewall_reg_bundle_1();
	omap4_regdump_c2c_slave_niu_firewall_reg_bundle_2();
	omap4_regdump_c2c_slave_niu_firewall_reg_bundle_3();
}

const struct reginfo regdata_c2c_slave_niu_firewall_reg_bundle_0[] = {
	{"MRM_PERMISSION_REGION_HIGH_j_0", 0x4a22608c},
	{"MRM_PERMISSION_REGION_LOW_j_0", 0x4a226088},
};
void omap4_regdump_c2c_slave_niu_firewall_reg_bundle_0(void) {
	pr_info("c2c_slave_niu_firewall_reg_bundle_0:\n");
	regdump(regdata_c2c_slave_niu_firewall_reg_bundle_0, ARRAY_SIZE(regdata_c2c_slave_niu_firewall_reg_bundle_0));
}

const struct reginfo regdata_c2c_slave_niu_firewall_reg_bundle_1[] = {
	{"MRM_PERMISSION_REGION_HIGH_j_1", 0x4a22609c},
	{"MRM_PERMISSION_REGION_LOW_j_1", 0x4a226098},
};
void omap4_regdump_c2c_slave_niu_firewall_reg_bundle_1(void) {
	pr_info("c2c_slave_niu_firewall_reg_bundle_1:\n");
	regdump(regdata_c2c_slave_niu_firewall_reg_bundle_1, ARRAY_SIZE(regdata_c2c_slave_niu_firewall_reg_bundle_1));
}

const struct reginfo regdata_c2c_slave_niu_firewall_reg_bundle_2[] = {
	{"MRM_PERMISSION_REGION_HIGH_j_2", 0x4a2260ac},
	{"MRM_PERMISSION_REGION_LOW_j_2", 0x4a2260a8},
};
void omap4_regdump_c2c_slave_niu_firewall_reg_bundle_2(void) {
	pr_info("c2c_slave_niu_firewall_reg_bundle_2:\n");
	regdump(regdata_c2c_slave_niu_firewall_reg_bundle_2, ARRAY_SIZE(regdata_c2c_slave_niu_firewall_reg_bundle_2));
}

const struct reginfo regdata_c2c_slave_niu_firewall_reg_bundle_3[] = {
	{"MRM_PERMISSION_REGION_HIGH_j_3", 0x4a2260bc},
	{"MRM_PERMISSION_REGION_LOW_j_3", 0x4a2260b8},
};
void omap4_regdump_c2c_slave_niu_firewall_reg_bundle_3(void) {
	pr_info("c2c_slave_niu_firewall_reg_bundle_3:\n");
	regdump(regdata_c2c_slave_niu_firewall_reg_bundle_3, ARRAY_SIZE(regdata_c2c_slave_niu_firewall_reg_bundle_3));
}

const struct reginfo regdata_emif_firewall[] = {
	{"REGUPDATE_CONTROL", 0x4a20c040},
};
void omap4_regdump_emif_firewall(void) {
	pr_info("emif_firewall:\n");
	regdump(regdata_emif_firewall, ARRAY_SIZE(regdata_emif_firewall));
	omap4_regdump_emif_firewall_channel_0();
	omap4_regdump_emif_firewall_reg_bundle_1();
	omap4_regdump_emif_firewall_reg_bundle_2();
	omap4_regdump_emif_firewall_reg_bundle_3();
	omap4_regdump_emif_firewall_reg_bundle_4();
	omap4_regdump_emif_firewall_reg_bundle_5();
	omap4_regdump_emif_firewall_reg_bundle_6();
	omap4_regdump_emif_firewall_reg_bundle_7();
}

const struct reginfo regdata_emif_firewall_channel_0[] = {
	{"ERROR_LOG_k_0", 0x4a20c000},
	{"LOGICAL_ADDR_ERRLOG_k_0", 0x4a20c004},
	{"MRM_PERMISSION_REGION_HIGH_j_0", 0x4a20c08c},
	{"MRM_PERMISSION_REGION_LOW_j_0", 0x4a20c088},
};
void omap4_regdump_emif_firewall_channel_0(void) {
	pr_info("emif_firewall_channel_0:\n");
	regdump(regdata_emif_firewall_channel_0, ARRAY_SIZE(regdata_emif_firewall_channel_0));
}

const struct reginfo regdata_emif_firewall_reg_bundle_1[] = {
	{"END_REGION_i_1", 0x4a20c094},
	{"ERROR_LOG_k_1", 0x4a20c010},
	{"LOGICAL_ADDR_ERRLOG_k_1", 0x4a20c014},
	{"MRM_PERMISSION_REGION_HIGH_j_1", 0x4a20c09c},
	{"MRM_PERMISSION_REGION_LOW_j_1", 0x4a20c098},
	{"START_REGION_i_1", 0x4a20c090},
};
void omap4_regdump_emif_firewall_reg_bundle_1(void) {
	pr_info("emif_firewall_reg_bundle_1:\n");
	regdump(regdata_emif_firewall_reg_bundle_1, ARRAY_SIZE(regdata_emif_firewall_reg_bundle_1));
}

const struct reginfo regdata_emif_firewall_reg_bundle_2[] = {
	{"END_REGION_i_2", 0x4a20c0a4},
	{"ERROR_LOG_k_2", 0x4a20c020},
	{"LOGICAL_ADDR_ERRLOG_k_2", 0x4a20c024},
	{"MRM_PERMISSION_REGION_HIGH_j_2", 0x4a20c0ac},
	{"MRM_PERMISSION_REGION_LOW_j_2", 0x4a20c0a8},
	{"START_REGION_i_2", 0x4a20c0a0},
};
void omap4_regdump_emif_firewall_reg_bundle_2(void) {
	pr_info("emif_firewall_reg_bundle_2:\n");
	regdump(regdata_emif_firewall_reg_bundle_2, ARRAY_SIZE(regdata_emif_firewall_reg_bundle_2));
}

const struct reginfo regdata_emif_firewall_reg_bundle_3[] = {
	{"END_REGION_i_3", 0x4a20c0b4},
	{"MRM_PERMISSION_REGION_HIGH_j_3", 0x4a20c0bc},
	{"MRM_PERMISSION_REGION_LOW_j_3", 0x4a20c0b8},
	{"START_REGION_i_3", 0x4a20c0b0},
};
void omap4_regdump_emif_firewall_reg_bundle_3(void) {
	pr_info("emif_firewall_reg_bundle_3:\n");
	regdump(regdata_emif_firewall_reg_bundle_3, ARRAY_SIZE(regdata_emif_firewall_reg_bundle_3));
}

const struct reginfo regdata_emif_firewall_reg_bundle_4[] = {
	{"END_REGION_i_4", 0x4a20c0c4},
	{"MRM_PERMISSION_REGION_HIGH_j_4", 0x4a20c0cc},
	{"MRM_PERMISSION_REGION_LOW_j_4", 0x4a20c0c8},
	{"START_REGION_i_4", 0x4a20c0c0},
};
void omap4_regdump_emif_firewall_reg_bundle_4(void) {
	pr_info("emif_firewall_reg_bundle_4:\n");
	regdump(regdata_emif_firewall_reg_bundle_4, ARRAY_SIZE(regdata_emif_firewall_reg_bundle_4));
}

const struct reginfo regdata_emif_firewall_reg_bundle_5[] = {
	{"END_REGION_i_5", 0x4a20c0d4},
	{"MRM_PERMISSION_REGION_HIGH_j_5", 0x4a20c0dc},
	{"MRM_PERMISSION_REGION_LOW_j_5", 0x4a20c0d8},
	{"START_REGION_i_5", 0x4a20c0d0},
};
void omap4_regdump_emif_firewall_reg_bundle_5(void) {
	pr_info("emif_firewall_reg_bundle_5:\n");
	regdump(regdata_emif_firewall_reg_bundle_5, ARRAY_SIZE(regdata_emif_firewall_reg_bundle_5));
}

const struct reginfo regdata_emif_firewall_reg_bundle_6[] = {
	{"END_REGION_i_6", 0x4a20c0e4},
	{"MRM_PERMISSION_REGION_HIGH_j_6", 0x4a20c0ec},
	{"MRM_PERMISSION_REGION_LOW_j_6", 0x4a20c0e8},
	{"START_REGION_i_6", 0x4a20c0e0},
};
void omap4_regdump_emif_firewall_reg_bundle_6(void) {
	pr_info("emif_firewall_reg_bundle_6:\n");
	regdump(regdata_emif_firewall_reg_bundle_6, ARRAY_SIZE(regdata_emif_firewall_reg_bundle_6));
}

const struct reginfo regdata_emif_firewall_reg_bundle_7[] = {
	{"END_REGION_i_7", 0x4a20c0f4},
	{"MRM_PERMISSION_REGION_HIGH_j_7", 0x4a20c0fc},
	{"MRM_PERMISSION_REGION_LOW_j_7", 0x4a20c0f8},
	{"START_REGION_i_7", 0x4a20c0f0},
};
void omap4_regdump_emif_firewall_reg_bundle_7(void) {
	pr_info("emif_firewall_reg_bundle_7:\n");
	regdump(regdata_emif_firewall_reg_bundle_7, ARRAY_SIZE(regdata_emif_firewall_reg_bundle_7));
}

const struct reginfo regdata_clk2_clk2_targ_pwr_disc_clk1[] = {
	{"L3_PWR_DISC_STDHOSTHDR_COREREG", 0x44801100},
	{"L3_PWR_DISC_STDHOSTHDR_VERSIONREG", 0x44801104},
	{"L3_PWR_DISC_STDHOSTHDR_MAINCTLREG", 0x44801108},
	{"L3_PWR_DISC_STDERRLOG_MAIN", 0x44801140},
	{"L3_PWR_DISC_STDERRLOG_SVRTSTDLVL", 0x44801140},
	{"L3_PWR_DISC_STDERRLOG_HDR", 0x4480114c},
	{"L3_PWR_DISC_STDERRLOG_MSTADDR", 0x44801150},
	{"L3_PWR_DISC_STDERRLOG_SLVADDR", 0x44801154},
	{"L3_PWR_DISC_STDERRLOG_INFO", 0x44801158},
	{"L3_PWR_DISC_STDERRLOG_SLVOFSLSB", 0x4480115c},
	{"L3_PWR_DISC_STDERRLOG_SLVOFSMSB", 0x44801160},
};
void omap4_regdump_clk2_clk2_targ_pwr_disc_clk1(void) {
	pr_info("clk2_clk2_targ_pwr_disc_clk1:\n");
	regdump(regdata_clk2_clk2_targ_pwr_disc_clk1, ARRAY_SIZE(regdata_clk2_clk2_targ_pwr_disc_clk1));
}

const struct reginfo regdata_clk1_host_clk1[] = {
	{"L3_HOST_STDHOSTHDR_COREREG", 0x44000000},
	{"L3_HOST_STDHOSTHDR_VERSIONREG", 0x44000004},
	{"L3_HOST_STDHOSTHDR_MAINCTLREG", 0x44000008},
	{"L3_HOST_STDERRLOG_SVRTSTDLVL", 0x44000040},
	{"L3_HOST_STDERRLOG_SVRTCUSTOMLVL", 0x44000044},
	{"L3_HOST_STDERRLOG_MAIN", 0x44000048},
	{"L3_HOST_STDERRLOG_HDR", 0x4400004c},
	{"L3_HOST_STDERRLOG_MSTADDR", 0x44000050},
	{"L3_HOST_STDERRLOG_SLVADDR", 0x44000054},
	{"L3_HOST_STDERRLOG_INFO", 0x44000058},
	{"L3_HOST_STDERRLOG_SLVOFSLSB", 0x4400005c},
	{"L3_HOST_STDERRLOG_SLVOFSMSB", 0x44000060},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44000064},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_INFO", 0x44000068},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_WR", 0x4400006c},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_ADDR", 0x44000070},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_DECERR", 0x44000074},
};
void omap4_regdump_clk1_host_clk1(void) {
	pr_info("clk1_host_clk1:\n");
	regdump(regdata_clk1_host_clk1, ARRAY_SIZE(regdata_clk1_host_clk1));
}

const struct reginfo regdata_clk2_host_clk2[] = {
	{"L3_HOST_STDHOSTHDR_COREREG", 0x44800000},
	{"L3_HOST_STDHOSTHDR_VERSIONREG", 0x44800004},
	{"L3_HOST_STDHOSTHDR_MAINCTLREG", 0x44800008},
	{"L3_HOST_STDERRLOG_SVRTSTDLVL", 0x44800040},
	{"L3_HOST_STDERRLOG_SVRTCUSTOMLVL", 0x44800044},
	{"L3_HOST_STDERRLOG_MAIN", 0x44800048},
	{"L3_HOST_STDERRLOG_HDR", 0x4480004c},
	{"L3_HOST_STDERRLOG_MSTADDR", 0x44800050},
	{"L3_HOST_STDERRLOG_SLVADDR", 0x44800054},
	{"L3_HOST_STDERRLOG_INFO", 0x44800058},
	{"L3_HOST_STDERRLOG_SLVOFSLSB", 0x4480005c},
	{"L3_HOST_STDERRLOG_SLVOFSMSB", 0x44800060},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800064},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_INFO", 0x44800068},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_WR", 0x4480006c},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_ADDR", 0x44800070},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_DECERR", 0x44800074},
};
void omap4_regdump_clk2_host_clk2(void) {
	pr_info("clk2_host_clk2:\n");
	regdump(regdata_clk2_host_clk2, ARRAY_SIZE(regdata_clk2_host_clk2));
}

const struct reginfo regdata_clk3_host_clk3[] = {
	{"L3_HOST_STDHOSTHDR_COREREG", 0x45000000},
	{"L3_HOST_STDHOSTHDR_VERSIONREG", 0x45000004},
	{"L3_HOST_STDHOSTHDR_MAINCTLREG", 0x45000008},
	{"L3_HOST_STDERRLOG_SVRTSTDLVL", 0x45000040},
	{"L3_HOST_STDERRLOG_SVRTCUSTOMLVL", 0x45000044},
	{"L3_HOST_STDERRLOG_MAIN", 0x45000048},
	{"L3_HOST_STDERRLOG_HDR", 0x4500004c},
	{"L3_HOST_STDERRLOG_MSTADDR", 0x45000050},
	{"L3_HOST_STDERRLOG_SLVADDR", 0x45000054},
	{"L3_HOST_STDERRLOG_INFO", 0x45000058},
	{"L3_HOST_STDERRLOG_SLVOFSLSB", 0x4500005c},
	{"L3_HOST_STDERRLOG_SLVOFSMSB", 0x45000060},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_MSTADDR", 0x45000064},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_INFO", 0x45000068},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_WR", 0x4500006c},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_ADDR", 0x45000070},
	{"L3_HOST_STDERRLOG_CUSTOMINFO_DECERR", 0x45000074},
};
void omap4_regdump_clk3_host_clk3(void) {
	pr_info("clk3_host_clk3:\n");
	regdump(regdata_clk3_host_clk3, ARRAY_SIZE(regdata_clk3_host_clk3));
}

const struct reginfo regdata_debug_firewall[] = {
	{"ERROR_LOG_k", 0x4a226000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a226004},
	{"REGUPDATE_CONTROL", 0x4a226040},
};
void omap4_regdump_debug_firewall(void) {
	pr_info("debug_firewall:\n");
	regdump(regdata_debug_firewall, ARRAY_SIZE(regdata_debug_firewall));
	omap4_regdump_debug_firewall_reg_bundle_0();
	omap4_regdump_debug_firewall_reg_bundle_1();
}

const struct reginfo regdata_debug_firewall_reg_bundle_0[] = {
	{"MRM_PERMISSION_REGION_HIGH_j_0", 0x4a22608c},
	{"MRM_PERMISSION_REGION_LOW_j_0", 0x4a226088},
};
void omap4_regdump_debug_firewall_reg_bundle_0(void) {
	pr_info("debug_firewall_reg_bundle_0:\n");
	regdump(regdata_debug_firewall_reg_bundle_0, ARRAY_SIZE(regdata_debug_firewall_reg_bundle_0));
}

const struct reginfo regdata_debug_firewall_reg_bundle_1[] = {
	{"END_REGION_i_1", 0x4a226094},
	{"MRM_PERMISSION_REGION_HIGH_j_1", 0x4a22609c},
	{"MRM_PERMISSION_REGION_LOW_j_1", 0x4a226098},
	{"START_REGION_i_1", 0x4a226090},
};
void omap4_regdump_debug_firewall_reg_bundle_1(void) {
	pr_info("debug_firewall_reg_bundle_1:\n");
	regdump(regdata_debug_firewall_reg_bundle_1, ARRAY_SIZE(regdata_debug_firewall_reg_bundle_1));
}

const struct reginfo regdata_sgx_firewall[] = {
	{"ERROR_LOG_k", 0x4a214000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a214004},
	{"REGUPDATE_CONTROL", 0x4a214040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a214088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a21408c},
};
void omap4_regdump_sgx_firewall(void) {
	pr_info("sgx_firewall:\n");
	regdump(regdata_sgx_firewall, ARRAY_SIZE(regdata_sgx_firewall));
}

const struct reginfo regdata_iss_firewall[] = {
	{"ERROR_LOG_k", 0x4a216000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a216004},
	{"REGUPDATE_CONTROL", 0x4a216040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a216088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a21608c},
};
void omap4_regdump_iss_firewall(void) {
	pr_info("iss_firewall:\n");
	regdump(regdata_iss_firewall, ARRAY_SIZE(regdata_iss_firewall));
}

const struct reginfo regdata_dual_cortex_m3_firewall[] = {
	{"ERROR_LOG_k", 0x4a218000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a218004},
	{"REGUPDATE_CONTROL", 0x4a218040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a218088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a21808c},
};
void omap4_regdump_dual_cortex_m3_firewall(void) {
	pr_info("dual_cortex_m3_firewall:\n");
	regdump(regdata_dual_cortex_m3_firewall, ARRAY_SIZE(regdata_dual_cortex_m3_firewall));
}

const struct reginfo regdata_dss_firewall[] = {
	{"ERROR_LOG_k", 0x4a21c000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a21c004},
	{"REGUPDATE_CONTROL", 0x4a21c040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a21c088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a21c08c},
};
void omap4_regdump_dss_firewall(void) {
	pr_info("dss_firewall:\n");
	regdump(regdata_dss_firewall, ARRAY_SIZE(regdata_dss_firewall));
}

const struct reginfo regdata_sl2_firewall[] = {
	{"ERROR_LOG_k", 0x4a21e000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a21e004},
	{"REGUPDATE_CONTROL", 0x4a21e040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a21e088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a21e08c},
};
void omap4_regdump_sl2_firewall(void) {
	pr_info("sl2_firewall:\n");
	regdump(regdata_sl2_firewall, ARRAY_SIZE(regdata_sl2_firewall));
}

const struct reginfo regdata_iva_hd_firewall[] = {
	{"ERROR_LOG_k", 0x4a220000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a220004},
	{"REGUPDATE_CONTROL", 0x4a220040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a220088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a22008c},
};
void omap4_regdump_iva_hd_firewall(void) {
	pr_info("iva_hd_firewall:\n");
	regdump(regdata_iva_hd_firewall, ARRAY_SIZE(regdata_iva_hd_firewall));
}

const struct reginfo regdata_l4_abe_firewall[] = {
	{"ERROR_LOG_k", 0x4a228000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a228004},
	{"REGUPDATE_CONTROL", 0x4a228040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a228088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a22808c},
};
void omap4_regdump_l4_abe_firewall(void) {
	pr_info("l4_abe_firewall:\n");
	regdump(regdata_l4_abe_firewall, ARRAY_SIZE(regdata_l4_abe_firewall));
}

const struct reginfo regdata_l3_ram_firewall[] = {
	{"ERROR_LOG_k", 0x4a212000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a212004},
	{"REGUPDATE_CONTROL", 0x4a212040},
};
void omap4_regdump_l3_ram_firewall(void) {
	pr_info("l3_ram_firewall:\n");
	regdump(regdata_l3_ram_firewall, ARRAY_SIZE(regdata_l3_ram_firewall));
	omap4_regdump_l3_ram_firewall_reg_bundle_0();
	omap4_regdump_l3_ram_firewall_reg_bundle_1();
	omap4_regdump_l3_ram_firewall_reg_bundle_2();
	omap4_regdump_l3_ram_firewall_reg_bundle_3();
	omap4_regdump_l3_ram_firewall_reg_bundle_4();
	omap4_regdump_l3_ram_firewall_reg_bundle_5();
	omap4_regdump_l3_ram_firewall_reg_bundle_6();
	omap4_regdump_l3_ram_firewall_reg_bundle_7();
	omap4_regdump_l3_ram_firewall_reg_bundle_8();
	omap4_regdump_l3_ram_firewall_reg_bundle_9();
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_0[] = {
	{"MRM_PERMISSION_REGION_HIGH_j_0", 0x4a21208c},
	{"MRM_PERMISSION_REGION_LOW_j_0", 0x4a212088},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_0(void) {
	pr_info("l3_ram_firewall_reg_bundle_0:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_0, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_0));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_1[] = {
	{"END_REGION_i_1", 0x4a212094},
	{"MRM_PERMISSION_REGION_HIGH_j_1", 0x4a21209c},
	{"MRM_PERMISSION_REGION_LOW_j_1", 0x4a212098},
	{"START_REGION_i_1", 0x4a212090},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_1(void) {
	pr_info("l3_ram_firewall_reg_bundle_1:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_1, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_1));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_2[] = {
	{"END_REGION_i_2", 0x4a2120a4},
	{"MRM_PERMISSION_REGION_HIGH_j_2", 0x4a2120ac},
	{"MRM_PERMISSION_REGION_LOW_j_2", 0x4a2120a8},
	{"START_REGION_i_2", 0x4a2120a0},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_2(void) {
	pr_info("l3_ram_firewall_reg_bundle_2:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_2, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_2));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_3[] = {
	{"END_REGION_i_3", 0x4a2120b4},
	{"MRM_PERMISSION_REGION_HIGH_j_3", 0x4a2120bc},
	{"MRM_PERMISSION_REGION_LOW_j_3", 0x4a2120b8},
	{"START_REGION_i_3", 0x4a2120b0},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_3(void) {
	pr_info("l3_ram_firewall_reg_bundle_3:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_3, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_3));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_4[] = {
	{"END_REGION_i_4", 0x4a2120c4},
	{"MRM_PERMISSION_REGION_HIGH_j_4", 0x4a2120cc},
	{"MRM_PERMISSION_REGION_LOW_j_4", 0x4a2120c8},
	{"START_REGION_i_4", 0x4a2120c0},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_4(void) {
	pr_info("l3_ram_firewall_reg_bundle_4:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_4, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_4));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_5[] = {
	{"END_REGION_i_5", 0x4a2120d4},
	{"MRM_PERMISSION_REGION_HIGH_j_5", 0x4a2120dc},
	{"MRM_PERMISSION_REGION_LOW_j_5", 0x4a2120d8},
	{"START_REGION_i_5", 0x4a2120d0},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_5(void) {
	pr_info("l3_ram_firewall_reg_bundle_5:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_5, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_5));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_6[] = {
	{"END_REGION_i_6", 0x4a2120e4},
	{"MRM_PERMISSION_REGION_HIGH_j_6", 0x4a2120ec},
	{"MRM_PERMISSION_REGION_LOW_j_6", 0x4a2120e8},
	{"START_REGION_i_6", 0x4a2120e0},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_6(void) {
	pr_info("l3_ram_firewall_reg_bundle_6:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_6, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_6));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_7[] = {
	{"END_REGION_i_7", 0x4a2120f4},
	{"MRM_PERMISSION_REGION_HIGH_j_7", 0x4a2120fc},
	{"MRM_PERMISSION_REGION_LOW_j_7", 0x4a2120f8},
	{"START_REGION_i_7", 0x4a2120f0},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_7(void) {
	pr_info("l3_ram_firewall_reg_bundle_7:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_7, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_7));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_8[] = {
	{"END_REGION_i_8", 0x4a212104},
	{"MRM_PERMISSION_REGION_HIGH_j_8", 0x4a21210c},
	{"MRM_PERMISSION_REGION_LOW_j_8", 0x4a212108},
	{"START_REGION_i_8", 0x4a212100},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_8(void) {
	pr_info("l3_ram_firewall_reg_bundle_8:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_8, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_8));
}

const struct reginfo regdata_l3_ram_firewall_reg_bundle_9[] = {
	{"END_REGION_i_9", 0x4a212114},
	{"MRM_PERMISSION_REGION_HIGH_j_9", 0x4a21211c},
	{"MRM_PERMISSION_REGION_LOW_j_9", 0x4a212118},
	{"START_REGION_i_9", 0x4a212110},
};
void omap4_regdump_l3_ram_firewall_reg_bundle_9(void) {
	pr_info("l3_ram_firewall_reg_bundle_9:\n");
	regdump(regdata_l3_ram_firewall_reg_bundle_9, ARRAY_SIZE(regdata_l3_ram_firewall_reg_bundle_9));
}

const struct reginfo regdata_clk1_flagmux_clk1[] = {
	{"L3_FLAGMUX_STDHOSTHDR_COREREG", 0x44000500},
	{"L3_FLAGMUX_STDHOSTHDR_VERSIONREG", 0x44000504},
	{"L3_FLAGMUX_MASK0", 0x44000508},
	{"L3_FLAGMUX_REGERR0", 0x4400050c},
	{"L3_FLAGMUX_MASK1", 0x44000510},
	{"L3_FLAGMUX_REGERR1", 0x44000514},
};
void omap4_regdump_clk1_flagmux_clk1(void) {
	pr_info("clk1_flagmux_clk1:\n");
	regdump(regdata_clk1_flagmux_clk1, ARRAY_SIZE(regdata_clk1_flagmux_clk1));
}

const struct reginfo regdata_clk2_flagmux_clk2[] = {
	{"L3_FLAGMUX_STDHOSTHDR_COREREG", 0x44801000},
	{"L3_FLAGMUX_STDHOSTHDR_VERSIONREG", 0x44801004},
	{"L3_FLAGMUX_MASK0", 0x44801008},
	{"L3_FLAGMUX_REGERR0", 0x4480100c},
	{"L3_FLAGMUX_MASK1", 0x44801010},
	{"L3_FLAGMUX_REGERR1", 0x44801014},
};
void omap4_regdump_clk2_flagmux_clk2(void) {
	pr_info("clk2_flagmux_clk2:\n");
	regdump(regdata_clk2_flagmux_clk2, ARRAY_SIZE(regdata_clk2_flagmux_clk2));
}

const struct reginfo regdata_clk3_flagmux_clk3[] = {
	{"L3_FLAGMUX_STDHOSTHDR_COREREG", 0x45000200},
	{"L3_FLAGMUX_STDHOSTHDR_VERSIONREG", 0x45000204},
	{"L3_FLAGMUX_MASK0", 0x45000208},
	{"L3_FLAGMUX_REGERR0", 0x4500020c},
	{"L3_FLAGMUX_MASK1", 0x45000210},
	{"L3_FLAGMUX_REGERR1", 0x45000214},
};
void omap4_regdump_clk3_flagmux_clk3(void) {
	pr_info("clk3_flagmux_clk3:\n");
	regdump(regdata_clk3_flagmux_clk3, ARRAY_SIZE(regdata_clk3_flagmux_clk3));
}

const struct reginfo regdata_clk3_statcoll_sdram[] = {
	{"L3_STCOL_STDHOSTHDR_COREREG", 0x45000400},
	{"L3_STCOL_STDHOSTHDR_VERSIONREG", 0x45000404},
	{"L3_STCOL_EN", 0x45000408},
	{"L3_STCOL_SOFTEN", 0x4500040c},
	{"L3_STCOL_TRIGEN", 0x45000410},
	{"L3_STCOL_REQEVT", 0x45000414},
	{"L3_STCOL_RSPEVT", 0x45000418},
	{"L3_STCOL_EVTMUX_SEL0", 0x4500041c},
	{"L3_STCOL_EVTMUX_SEL1", 0x45000420},
	{"L3_STCOL_EVTMUX_SEL2", 0x45000424},
	{"L3_STCOL_EVTMUX_SEL3", 0x45000428},
	{"L3_STCOL_EVTMUX_SEL4", 0x4500042c},
	{"L3_STCOL_DUMP_IDENTIFIER", 0x45000430},
	{"L3_STCOL_DUMP_COLLECTTIME", 0x45000434},
	{"L3_STCOL_DUMP_SLVADDR", 0x45000438},
	{"L3_STCOL_DUMP_MSTADDR", 0x4500043c},
	{"L3_STCOL_DUMP_SLVOFS", 0x45000440},
	{"L3_STCOL_DUMP_MANUAL", 0x45000444},
	{"L3_STCOL_DUMP_SEND", 0x45000448},
	{"L3_STCOL_FILTER_i_GLOBALEN", 0x4500044c},
	{"L3_STCOL_FILTER_i_EN_k", 0x45000450},
	{"L3_STCOL_FILTER_i_MASK_m_MSTADDR", 0x45000454},
	{"L3_STCOL_FILTER_i_MASK_m_RD", 0x45000458},
	{"L3_STCOL_FILTER_i_MASK_m_WR", 0x4500045c},
	{"L3_STCOL_FILTER_i_MASK_m_ERR", 0x45000460},
	{"L3_STCOL_FILTER_i_MASK_m_USERINFO", 0x45000468},
	{"L3_STCOL_FILTER_i_MATCH_m_MSTADDR", 0x4500046c},
	{"L3_STCOL_FILTER_i_MATCH_m_RD", 0x45000470},
	{"L3_STCOL_FILTER_i_MATCH_m_WR", 0x45000474},
	{"L3_STCOL_FILTER_i_MATCH_m_ERR", 0x45000478},
	{"L3_STCOL_FILTER_i_MATCH_m_USERINFO", 0x45000480},
	{"L3_STCOL_OP_i_THRESHOLD_MINVAL", 0x450004b8},
	{"L3_STCOL_OP_i_THRESHOLD_MAXVAL", 0x450004bc},
	{"L3_STCOL_OP_i_EVTINFOSEL", 0x450004c0},
	{"L3_STCOL_OP_i_SEL", 0x450004c4},
};
void omap4_regdump_clk3_statcoll_sdram(void) {
	pr_info("clk3_statcoll_sdram:\n");
	regdump(regdata_clk3_statcoll_sdram, ARRAY_SIZE(regdata_clk3_statcoll_sdram));
}

const struct reginfo regdata_clk1_dmm1_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44000100},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44000104},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44000108},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44000110},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44000140},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44000144},
	{"L3_TARG_STDERRLOG_MAIN", 0x44000148},
	{"L3_TARG_STDERRLOG_HDR", 0x4400014c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44000150},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44000154},
	{"L3_TARG_STDERRLOG_INFO", 0x44000158},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4400015c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44000160},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44000164},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44000168},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4400016c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44000180},
};
void omap4_regdump_clk1_dmm1_targ(void) {
	pr_info("clk1_dmm1_targ:\n");
	regdump(regdata_clk1_dmm1_targ, ARRAY_SIZE(regdata_clk1_dmm1_targ));
}

const struct reginfo regdata_clk1_dmm2_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44000200},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44000204},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44000208},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44000210},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44000240},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44000244},
	{"L3_TARG_STDERRLOG_MAIN", 0x44000248},
	{"L3_TARG_STDERRLOG_HDR", 0x4400024c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44000250},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44000254},
	{"L3_TARG_STDERRLOG_INFO", 0x44000258},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4400025c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44000260},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44000264},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44000268},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4400026c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44000280},
};
void omap4_regdump_clk1_dmm2_targ(void) {
	pr_info("clk1_dmm2_targ:\n");
	regdump(regdata_clk1_dmm2_targ, ARRAY_SIZE(regdata_clk1_dmm2_targ));
}

const struct reginfo regdata_clk1_abe_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44000300},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44000304},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44000308},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44000310},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44000340},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44000344},
	{"L3_TARG_STDERRLOG_MAIN", 0x44000348},
	{"L3_TARG_STDERRLOG_HDR", 0x4400034c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44000350},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44000354},
	{"L3_TARG_STDERRLOG_INFO", 0x44000358},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4400035c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44000360},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44000364},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44000368},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4400036c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44000380},
};
void omap4_regdump_clk1_abe_targ(void) {
	pr_info("clk1_abe_targ:\n");
	regdump(regdata_clk1_abe_targ, ARRAY_SIZE(regdata_clk1_abe_targ));
}

const struct reginfo regdata_clk1_l4cfg_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44000400},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44000404},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44000408},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44000410},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44000440},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44000444},
	{"L3_TARG_STDERRLOG_MAIN", 0x44000448},
	{"L3_TARG_STDERRLOG_HDR", 0x4400044c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44000450},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44000454},
	{"L3_TARG_STDERRLOG_INFO", 0x44000458},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4400045c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44000460},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44000464},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44000468},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4400046c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44000480},
};
void omap4_regdump_clk1_l4cfg_targ(void) {
	pr_info("clk1_l4cfg_targ:\n");
	regdump(regdata_clk1_l4cfg_targ, ARRAY_SIZE(regdata_clk1_l4cfg_targ));
}

const struct reginfo regdata_clk2_gpmc_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800100},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800104},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800108},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800110},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800140},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800144},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800148},
	{"L3_TARG_STDERRLOG_HDR", 0x4480014c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800150},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800154},
	{"L3_TARG_STDERRLOG_INFO", 0x44800158},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480015c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800160},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800164},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800168},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480016c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800180},
};
void omap4_regdump_clk2_gpmc_targ(void) {
	pr_info("clk2_gpmc_targ:\n");
	regdump(regdata_clk2_gpmc_targ, ARRAY_SIZE(regdata_clk2_gpmc_targ));
}

const struct reginfo regdata_clk2_ocmram_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800200},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800204},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800208},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800210},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800240},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800244},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800248},
	{"L3_TARG_STDERRLOG_HDR", 0x4480024c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800250},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800254},
	{"L3_TARG_STDERRLOG_INFO", 0x44800258},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480025c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800260},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800264},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800268},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480026c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800280},
};
void omap4_regdump_clk2_ocmram_targ(void) {
	pr_info("clk2_ocmram_targ:\n");
	regdump(regdata_clk2_ocmram_targ, ARRAY_SIZE(regdata_clk2_ocmram_targ));
}

const struct reginfo regdata_clk2_dss_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800300},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800304},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800308},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800310},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800340},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800344},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800348},
	{"L3_TARG_STDERRLOG_HDR", 0x4480034c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800350},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800354},
	{"L3_TARG_STDERRLOG_INFO", 0x44800358},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480035c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800360},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800364},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800368},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480036c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800380},
};
void omap4_regdump_clk2_dss_targ(void) {
	pr_info("clk2_dss_targ:\n");
	regdump(regdata_clk2_dss_targ, ARRAY_SIZE(regdata_clk2_dss_targ));
}

const struct reginfo regdata_clk2_iss_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800400},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800404},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800408},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800410},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800440},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800444},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800448},
	{"L3_TARG_STDERRLOG_HDR", 0x4480044c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800450},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800454},
	{"L3_TARG_STDERRLOG_INFO", 0x44800458},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480045c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800460},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800464},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800468},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480046c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800480},
};
void omap4_regdump_clk2_iss_targ(void) {
	pr_info("clk2_iss_targ:\n");
	regdump(regdata_clk2_iss_targ, ARRAY_SIZE(regdata_clk2_iss_targ));
}

const struct reginfo regdata_clk2_cortexm3_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800500},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800504},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800508},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800510},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800540},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800544},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800548},
	{"L3_TARG_STDERRLOG_HDR", 0x4480054c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800550},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800554},
	{"L3_TARG_STDERRLOG_INFO", 0x44800558},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480055c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800560},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800564},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800568},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480056c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800580},
};
void omap4_regdump_clk2_cortexm3_targ(void) {
	pr_info("clk2_cortexm3_targ:\n");
	regdump(regdata_clk2_cortexm3_targ, ARRAY_SIZE(regdata_clk2_cortexm3_targ));
}

const struct reginfo regdata_clk2_sgx_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800600},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800604},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800608},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800610},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800640},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800644},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800648},
	{"L3_TARG_STDERRLOG_HDR", 0x4480064c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800650},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800654},
	{"L3_TARG_STDERRLOG_INFO", 0x44800658},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480065c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800660},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800664},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800668},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480066c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800680},
};
void omap4_regdump_clk2_sgx_targ(void) {
	pr_info("clk2_sgx_targ:\n");
	regdump(regdata_clk2_sgx_targ, ARRAY_SIZE(regdata_clk2_sgx_targ));
}

const struct reginfo regdata_clk2_ivahd_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800700},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800704},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800708},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800710},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800740},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800744},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800748},
	{"L3_TARG_STDERRLOG_HDR", 0x4480074c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800750},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800754},
	{"L3_TARG_STDERRLOG_INFO", 0x44800758},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480075c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800760},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800764},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800768},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480076c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800780},
};
void omap4_regdump_clk2_ivahd_targ(void) {
	pr_info("clk2_ivahd_targ:\n");
	regdump(regdata_clk2_ivahd_targ, ARRAY_SIZE(regdata_clk2_ivahd_targ));
}

const struct reginfo regdata_clk2_sl2_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800800},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800804},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800808},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800810},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800840},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800844},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800848},
	{"L3_TARG_STDERRLOG_HDR", 0x4480084c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800850},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800854},
	{"L3_TARG_STDERRLOG_INFO", 0x44800858},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480085c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800860},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800864},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800868},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480086c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800880},
};
void omap4_regdump_clk2_sl2_targ(void) {
	pr_info("clk2_sl2_targ:\n");
	regdump(regdata_clk2_sl2_targ, ARRAY_SIZE(regdata_clk2_sl2_targ));
}

const struct reginfo regdata_clk2_l4per0_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800900},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800904},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800908},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800910},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800940},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800944},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800948},
	{"L3_TARG_STDERRLOG_HDR", 0x4480094c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800950},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800954},
	{"L3_TARG_STDERRLOG_INFO", 0x44800958},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480095c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800960},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800964},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800968},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480096c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800980},
};
void omap4_regdump_clk2_l4per0_targ(void) {
	pr_info("clk2_l4per0_targ:\n");
	regdump(regdata_clk2_l4per0_targ, ARRAY_SIZE(regdata_clk2_l4per0_targ));
}

const struct reginfo regdata_clk2_l4per1_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800a00},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800a04},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800a08},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800a10},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800a40},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800a44},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800a48},
	{"L3_TARG_STDERRLOG_HDR", 0x44800a4c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800a50},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800a54},
	{"L3_TARG_STDERRLOG_INFO", 0x44800a58},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x44800a5c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800a60},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800a64},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800a68},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x44800a6c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800a80},
};
void omap4_regdump_clk2_l4per1_targ(void) {
	pr_info("clk2_l4per1_targ:\n");
	regdump(regdata_clk2_l4per1_targ, ARRAY_SIZE(regdata_clk2_l4per1_targ));
}

const struct reginfo regdata_clk2_l4per2_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800b00},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800b04},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800b08},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800b10},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800b40},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800b44},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800b48},
	{"L3_TARG_STDERRLOG_HDR", 0x44800b4c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800b50},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800b54},
	{"L3_TARG_STDERRLOG_INFO", 0x44800b58},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x44800b5c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800b60},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800b64},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800b68},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x44800b6c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800b80},
};
void omap4_regdump_clk2_l4per2_targ(void) {
	pr_info("clk2_l4per2_targ:\n");
	regdump(regdata_clk2_l4per2_targ, ARRAY_SIZE(regdata_clk2_l4per2_targ));
}

const struct reginfo regdata_clk2_l4per3_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44800c00},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44800c04},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44800c08},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44800c10},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44800c40},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44800c44},
	{"L3_TARG_STDERRLOG_MAIN", 0x44800c48},
	{"L3_TARG_STDERRLOG_HDR", 0x44800c4c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44800c50},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44800c54},
	{"L3_TARG_STDERRLOG_INFO", 0x44800c58},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x44800c5c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44800c60},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44800c64},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44800c68},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x44800c6c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44800c80},
};
void omap4_regdump_clk2_l4per3_targ(void) {
	pr_info("clk2_l4per3_targ:\n");
	regdump(regdata_clk2_l4per3_targ, ARRAY_SIZE(regdata_clk2_l4per3_targ));
}

const struct reginfo regdata_clk2_c2c_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x44801600},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x44801604},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x44801608},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x44801610},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x44801640},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x44801644},
	{"L3_TARG_STDERRLOG_MAIN", 0x44801648},
	{"L3_TARG_STDERRLOG_HDR", 0x4480164c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x44801650},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x44801654},
	{"L3_TARG_STDERRLOG_INFO", 0x44801658},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4480165c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x44801660},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x44801664},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x44801668},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4480166c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x44801680},
};
void omap4_regdump_clk2_c2c_targ(void) {
	pr_info("clk2_c2c_targ:\n");
	regdump(regdata_clk2_c2c_targ, ARRAY_SIZE(regdata_clk2_c2c_targ));
}

const struct reginfo regdata_clk3_l4emu_targ[] = {
	{"L3_TARG_STDHOSTHDR_COREREG", 0x45000100},
	{"L3_TARG_STDHOSTHDR_VERSIONREG", 0x45000104},
	{"L3_TARG_STDHOSTHDR_MAINCTLREG", 0x45000108},
	{"L3_TARG_STDHOSTHDR_NTTPADDR_0", 0x45000110},
	{"L3_TARG_STDERRLOG_SVRTSTDLVL", 0x45000140},
	{"L3_TARG_STDERRLOG_SVRTCUSTOMLVL", 0x45000144},
	{"L3_TARG_STDERRLOG_MAIN", 0x45000148},
	{"L3_TARG_STDERRLOG_HDR", 0x4500014c},
	{"L3_TARG_STDERRLOG_MSTADDR", 0x45000150},
	{"L3_TARG_STDERRLOG_SLVADDR", 0x45000154},
	{"L3_TARG_STDERRLOG_INFO", 0x45000158},
	{"L3_TARG_STDERRLOG_SLVOFSLSB", 0x4500015c},
	{"L3_TARG_STDERRLOG_SLVOFSMSB", 0x45000160},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_INFO", 0x45000164},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR", 0x45000168},
	{"L3_TARG_STDERRLOG_CUSTOMINFO_OPCODE", 0x4500016c},
	{"L3_TARG_ADDRSPACESIZELOG", 0x45000180},
};
void omap4_regdump_clk3_l4emu_targ(void) {
	pr_info("clk3_l4emu_targ:\n");
	regdump(regdata_clk3_l4emu_targ, ARRAY_SIZE(regdata_clk3_l4emu_targ));
}

const struct reginfo regdata_clk1_rate_adapt_resp_32to128_clk1[] = {
	{"L3_RA_STDHOSTHDR_COREREG", 0x44000800},
	{"L3_RA_STDHOSTHDR_VERSIONREG", 0x44000804},
	{"L3_RA_CNF", 0x44000808},
};
void omap4_regdump_clk1_rate_adapt_resp_32to128_clk1(void) {
	pr_info("clk1_rate_adapt_resp_32to128_clk1:\n");
	regdump(regdata_clk1_rate_adapt_resp_32to128_clk1, ARRAY_SIZE(regdata_clk1_rate_adapt_resp_32to128_clk1));
}

const struct reginfo regdata_clk2_rate_adapt_resp_32to128_clk2[] = {
	{"L3_RA_STDHOSTHDR_COREREG", 0x44801200},
	{"L3_RA_STDHOSTHDR_VERSIONREG", 0x44801204},
	{"L3_RA_CNF", 0x44801208},
};
void omap4_regdump_clk2_rate_adapt_resp_32to128_clk2(void) {
	pr_info("clk2_rate_adapt_resp_32to128_clk2:\n");
	regdump(regdata_clk2_rate_adapt_resp_32to128_clk2, ARRAY_SIZE(regdata_clk2_rate_adapt_resp_32to128_clk2));
}

const struct reginfo regdata_clk3_statcoll_lat0[] = {
	{"L3_STCOL_STDHOSTHDR_COREREG", 0x45000600},
	{"L3_STCOL_STDHOSTHDR_VERSIONREG", 0x45000604},
	{"L3_STCOL_EN", 0x45000608},
	{"L3_STCOL_SOFTEN", 0x4500060c},
	{"L3_STCOL_TRIGEN", 0x45000610},
	{"L3_STCOL_REQEVT", 0x45000614},
	{"L3_STCOL_RSPEVT", 0x45000618},
	{"L3_STCOL_EVTMUX_SEL0", 0x4500061c},
	{"L3_STCOL_EVTMUX_SEL1", 0x45000620},
	{"L3_STCOL_EVTMUX_SEL2", 0x45000624},
	{"L3_STCOL_EVTMUX_SEL3", 0x45000628},
	{"L3_STCOL_DUMP_IDENTIFIER", 0x4500062c},
	{"L3_STCOL_DUMP_COLLECTTIME", 0x45000630},
	{"L3_STCOL_DUMP_SLVADDR", 0x45000634},
	{"L3_STCOL_DUMP_MSTADDR", 0x45000638},
	{"L3_STCOL_DUMP_SLVOFS", 0x4500063c},
	{"L3_STCOL_DUMP_MANUAL", 0x45000640},
	{"L3_STCOL_DUMP_SEND", 0x45000644},
	{"L3_STCOL_FILTER_i_GLOBALEN", 0x45000648},
	{"L3_STCOL_FILTER_i_EN_k", 0x4500064c},
	{"L3_STCOL_FILTER_i_MASK_m_MSTADDR", 0x45000650},
	{"L3_STCOL_FILTER_i_MASK_m_RD", 0x4500065c},
	{"L3_STCOL_FILTER_i_MASK_m_WR", 0x45000660},
	{"L3_STCOL_FILTER_i_MASK_m_ERR", 0x45000664},
	{"L3_STCOL_FILTER_i_MATCH_m_MSTADDR", 0x4500066c},
	{"L3_STCOL_FILTER_i_MATCH_m_RD", 0x45000678},
	{"L3_STCOL_FILTER_i_MATCH_m_WR", 0x4500067c},
	{"L3_STCOL_FILTER_i_MATCH_m_ERR", 0x45000680},
	{"L3_STCOL_OP_i_THRESHOLD_MINVAL", 0x45000688},
	{"L3_STCOL_OP_i_THRESHOLD_MAXVAL", 0x4500068c},
	{"L3_STCOL_OP_i_EVTINFOSEL", 0x45000690},
	{"L3_STCOL_OP_i_SEL", 0x45000694},
};
void omap4_regdump_clk3_statcoll_lat0(void) {
	pr_info("clk3_statcoll_lat0:\n");
	regdump(regdata_clk3_statcoll_lat0, ARRAY_SIZE(regdata_clk3_statcoll_lat0));
}

const struct reginfo regdata_clk3_statcoll_lat1[] = {
	{"L3_STCOL_STDHOSTHDR_COREREG", 0x45000800},
	{"L3_STCOL_STDHOSTHDR_VERSIONREG", 0x45000804},
	{"L3_STCOL_EN", 0x45000808},
	{"L3_STCOL_SOFTEN", 0x4500080c},
	{"L3_STCOL_TRIGEN", 0x45000810},
	{"L3_STCOL_REQEVT", 0x45000814},
	{"L3_STCOL_RSPEVT", 0x45000818},
	{"L3_STCOL_EVTMUX_SEL0", 0x4500081c},
	{"L3_STCOL_EVTMUX_SEL1", 0x45000820},
	{"L3_STCOL_EVTMUX_SEL2", 0x45000824},
	{"L3_STCOL_EVTMUX_SEL3", 0x45000828},
	{"L3_STCOL_DUMP_IDENTIFIER", 0x4500082c},
	{"L3_STCOL_DUMP_COLLECTTIME", 0x45000830},
	{"L3_STCOL_DUMP_SLVADDR", 0x45000834},
	{"L3_STCOL_DUMP_MSTADDR", 0x45000838},
	{"L3_STCOL_DUMP_SLVOFS", 0x4500083c},
	{"L3_STCOL_DUMP_MANUAL", 0x45000840},
	{"L3_STCOL_DUMP_SEND", 0x45000844},
	{"L3_STCOL_FILTER_i_GLOBALEN", 0x45000848},
	{"L3_STCOL_FILTER_i_EN_k", 0x4500084c},
	{"L3_STCOL_FILTER_i_MASK_m_MSTADDR", 0x45000850},
	{"L3_STCOL_FILTER_i_MASK_m_RD", 0x4500085c},
	{"L3_STCOL_FILTER_i_MASK_m_WR", 0x45000860},
	{"L3_STCOL_FILTER_i_MASK_m_ERR", 0x45000864},
	{"L3_STCOL_FILTER_i_MATCH_m_MSTADDR", 0x4500086c},
	{"L3_STCOL_FILTER_i_MATCH_m_RD", 0x45000878},
	{"L3_STCOL_FILTER_i_MATCH_m_WR", 0x4500087c},
	{"L3_STCOL_FILTER_i_MATCH_m_ERR", 0x45000880},
	{"L3_STCOL_OP_i_THRESHOLD_MINVAL", 0x45000888},
	{"L3_STCOL_OP_i_THRESHOLD_MAXVAL", 0x4500088c},
	{"L3_STCOL_OP_i_EVTINFOSEL", 0x45000890},
	{"L3_STCOL_OP_i_SEL", 0x45000894},
};
void omap4_regdump_clk3_statcoll_lat1(void) {
	pr_info("clk3_statcoll_lat1:\n");
	regdump(regdata_clk3_statcoll_lat1, ARRAY_SIZE(regdata_clk3_statcoll_lat1));
}

const struct reginfo regdata_c2c_master_niu_firewall[] = {
	{"ERROR_LOG_k", 0x4a204000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a204004},
	{"REGUPDATE_CONTROL", 0x4a204040},
	{"MRM_PERMISSION_REGION_LOW_j", 0x4a204088},
	{"MRM_PERMISSION_REGION_HIGH_j", 0x4a20408c},
};
void omap4_regdump_c2c_master_niu_firewall(void) {
	pr_info("c2c_master_niu_firewall:\n");
	regdump(regdata_c2c_master_niu_firewall, ARRAY_SIZE(regdata_c2c_master_niu_firewall));
	omap4_regdump_c2c_master_niu_firewall_reg_bundle_1();
	omap4_regdump_c2c_master_niu_firewall_reg_bundle_2();
	omap4_regdump_c2c_master_niu_firewall_reg_bundle_3();
}

const struct reginfo regdata_c2c_master_niu_firewall_reg_bundle_1[] = {
	{"END_REGION_i_1", 0x4a204094},
	{"START_REGION_i_1", 0x4a204090},
};
void omap4_regdump_c2c_master_niu_firewall_reg_bundle_1(void) {
	pr_info("c2c_master_niu_firewall_reg_bundle_1:\n");
	regdump(regdata_c2c_master_niu_firewall_reg_bundle_1, ARRAY_SIZE(regdata_c2c_master_niu_firewall_reg_bundle_1));
}

const struct reginfo regdata_c2c_master_niu_firewall_reg_bundle_2[] = {
	{"END_REGION_i_2", 0x4a2040a4},
	{"START_REGION_i_2", 0x4a2040a0},
};
void omap4_regdump_c2c_master_niu_firewall_reg_bundle_2(void) {
	pr_info("c2c_master_niu_firewall_reg_bundle_2:\n");
	regdump(regdata_c2c_master_niu_firewall_reg_bundle_2, ARRAY_SIZE(regdata_c2c_master_niu_firewall_reg_bundle_2));
}

const struct reginfo regdata_c2c_master_niu_firewall_reg_bundle_3[] = {
	{"END_REGION_i_3", 0x4a2040b4},
	{"START_REGION_i_3", 0x4a2040b0},
};
void omap4_regdump_c2c_master_niu_firewall_reg_bundle_3(void) {
	pr_info("c2c_master_niu_firewall_reg_bundle_3:\n");
	regdump(regdata_c2c_master_niu_firewall_reg_bundle_3, ARRAY_SIZE(regdata_c2c_master_niu_firewall_reg_bundle_3));
}

const struct reginfo regdata_clk1_dss_bw_regulator[] = {
	{"L3_BW_R_STDHOSTHDR_COREREG", 0x44000700},
	{"L3_BW_R_STDHOSTHDR_VERSIONREG", 0x44000704},
	{"L3_BW_R_BANDWIDTH", 0x44000708},
	{"L3_BW_R_WATERMARK", 0x4400070c},
	{"L3_BW_R_PRESS", 0x44000710},
	{"L3_BW_R_CLEARHISTORY", 0x44000714},
};
void omap4_regdump_clk1_dss_bw_regulator(void) {
	pr_info("clk1_dss_bw_regulator:\n");
	regdump(regdata_clk1_dss_bw_regulator, ARRAY_SIZE(regdata_clk1_dss_bw_regulator));
}

const struct reginfo regdata_clk2_iss_bw_regulator[] = {
	{"L3_BW_R_STDHOSTHDR_COREREG", 0x44801300},
	{"L3_BW_R_STDHOSTHDR_VERSIONREG", 0x44801304},
	{"L3_BW_R_BANDWIDTH", 0x44801308},
	{"L3_BW_R_WATERMARK", 0x4480130c},
	{"L3_BW_R_PRESS", 0x44801310},
	{"L3_BW_R_CLEARHISTORY", 0x44801314},
};
void omap4_regdump_clk2_iss_bw_regulator(void) {
	pr_info("clk2_iss_bw_regulator:\n");
	regdump(regdata_clk2_iss_bw_regulator, ARRAY_SIZE(regdata_clk2_iss_bw_regulator));
}

const struct reginfo regdata_clk2_ivahd_bw_regulator[] = {
	{"L3_BW_R_STDHOSTHDR_COREREG", 0x44801400},
	{"L3_BW_R_STDHOSTHDR_VERSIONREG", 0x44801404},
	{"L3_BW_R_BANDWIDTH", 0x44801408},
	{"L3_BW_R_WATERMARK", 0x4480140c},
	{"L3_BW_R_PRESS", 0x44801410},
	{"L3_BW_R_CLEARHISTORY", 0x44801414},
};
void omap4_regdump_clk2_ivahd_bw_regulator(void) {
	pr_info("clk2_ivahd_bw_regulator:\n");
	regdump(regdata_clk2_ivahd_bw_regulator, ARRAY_SIZE(regdata_clk2_ivahd_bw_regulator));
}

const struct reginfo regdata_clk2_sgx_bw_regulator[] = {
	{"L3_BW_R_STDHOSTHDR_COREREG", 0x44801500},
	{"L3_BW_R_STDHOSTHDR_VERSIONREG", 0x44801504},
	{"L3_BW_R_BANDWIDTH", 0x44801508},
	{"L3_BW_R_WATERMARK", 0x4480150c},
	{"L3_BW_R_PRESS", 0x44801510},
	{"L3_BW_R_CLEARHISTORY", 0x44801514},
};
void omap4_regdump_clk2_sgx_bw_regulator(void) {
	pr_info("clk2_sgx_bw_regulator:\n");
	regdump(regdata_clk2_sgx_bw_regulator, ARRAY_SIZE(regdata_clk2_sgx_bw_regulator));
}

const struct reginfo regdata_gpmc_firewall[] = {
	{"ERROR_LOG_k", 0x4a210000},
	{"LOGICAL_ADDR_ERRLOG_k", 0x4a210004},
	{"REGUPDATE_CONTROL", 0x4a210040},
};
void omap4_regdump_gpmc_firewall(void) {
	pr_info("gpmc_firewall:\n");
	regdump(regdata_gpmc_firewall, ARRAY_SIZE(regdata_gpmc_firewall));
	omap4_regdump_gpmc_firewall_reg_bundle_0();
	omap4_regdump_gpmc_firewall_reg_bundle_1();
	omap4_regdump_gpmc_firewall_reg_bundle_2();
	omap4_regdump_gpmc_firewall_reg_bundle_3();
	omap4_regdump_gpmc_firewall_reg_bundle_4();
	omap4_regdump_gpmc_firewall_reg_bundle_5();
	omap4_regdump_gpmc_firewall_reg_bundle_6();
	omap4_regdump_gpmc_firewall_reg_bundle_7();
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_0[] = {
	{"MRM_PERMISSION_REGION_HIGH_j_0", 0x4a21008c},
	{"MRM_PERMISSION_REGION_LOW_j_0", 0x4a210088},
};
void omap4_regdump_gpmc_firewall_reg_bundle_0(void) {
	pr_info("gpmc_firewall_reg_bundle_0:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_0, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_0));
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_1[] = {
	{"END_REGION_i_1", 0x4a210094},
	{"MRM_PERMISSION_REGION_HIGH_j_1", 0x4a21009c},
	{"MRM_PERMISSION_REGION_LOW_j_1", 0x4a210098},
	{"START_REGION_i_1", 0x4a210090},
};
void omap4_regdump_gpmc_firewall_reg_bundle_1(void) {
	pr_info("gpmc_firewall_reg_bundle_1:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_1, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_1));
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_2[] = {
	{"END_REGION_i_2", 0x4a2100a4},
	{"MRM_PERMISSION_REGION_HIGH_j_2", 0x4a2100ac},
	{"MRM_PERMISSION_REGION_LOW_j_2", 0x4a2100a8},
	{"START_REGION_i_2", 0x4a2100a0},
};
void omap4_regdump_gpmc_firewall_reg_bundle_2(void) {
	pr_info("gpmc_firewall_reg_bundle_2:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_2, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_2));
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_3[] = {
	{"END_REGION_i_3", 0x4a2100b4},
	{"MRM_PERMISSION_REGION_HIGH_j_3", 0x4a2100bc},
	{"MRM_PERMISSION_REGION_LOW_j_3", 0x4a2100b8},
	{"START_REGION_i_3", 0x4a2100b0},
};
void omap4_regdump_gpmc_firewall_reg_bundle_3(void) {
	pr_info("gpmc_firewall_reg_bundle_3:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_3, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_3));
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_4[] = {
	{"END_REGION_i_4", 0x4a2100c4},
	{"MRM_PERMISSION_REGION_HIGH_j_4", 0x4a2100cc},
	{"MRM_PERMISSION_REGION_LOW_j_4", 0x4a2100c8},
	{"START_REGION_i_4", 0x4a2100c0},
};
void omap4_regdump_gpmc_firewall_reg_bundle_4(void) {
	pr_info("gpmc_firewall_reg_bundle_4:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_4, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_4));
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_5[] = {
	{"END_REGION_i_5", 0x4a2100d4},
	{"MRM_PERMISSION_REGION_HIGH_j_5", 0x4a2100dc},
	{"MRM_PERMISSION_REGION_LOW_j_5", 0x4a2100d8},
	{"START_REGION_i_5", 0x4a2100d0},
};
void omap4_regdump_gpmc_firewall_reg_bundle_5(void) {
	pr_info("gpmc_firewall_reg_bundle_5:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_5, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_5));
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_6[] = {
	{"END_REGION_i_6", 0x4a2100e4},
	{"MRM_PERMISSION_REGION_HIGH_j_6", 0x4a2100ec},
	{"MRM_PERMISSION_REGION_LOW_j_6", 0x4a2100e8},
	{"START_REGION_i_6", 0x4a2100e0},
};
void omap4_regdump_gpmc_firewall_reg_bundle_6(void) {
	pr_info("gpmc_firewall_reg_bundle_6:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_6, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_6));
}

const struct reginfo regdata_gpmc_firewall_reg_bundle_7[] = {
	{"END_REGION_i_7", 0x4a2100f4},
	{"MRM_PERMISSION_REGION_HIGH_j_7", 0x4a2100fc},
	{"MRM_PERMISSION_REGION_LOW_j_7", 0x4a2100f8},
	{"START_REGION_i_7", 0x4a2100f0},
};
void omap4_regdump_gpmc_firewall_reg_bundle_7(void) {
	pr_info("gpmc_firewall_reg_bundle_7:\n");
	regdump(regdata_gpmc_firewall_reg_bundle_7, ARRAY_SIZE(regdata_gpmc_firewall_reg_bundle_7));
}

const struct reginfo regdata_clk1_clk1_targ_pwr_disc_clk2[] = {
	{"L3_PWR_DISC_STDHOSTHDR_COREREG", 0x44000600},
	{"L3_PWR_DISC_STDHOSTHDR_VERSIONREG", 0x44000604},
	{"L3_PWR_DISC_STDHOSTHDR_MAINCTLREG", 0x44000608},
	{"L3_PWR_DISC_STDERRLOG_SVRTSTDLVL", 0x44000640},
	{"L3_PWR_DISC_STDERRLOG_MAIN", 0x44000648},
	{"L3_PWR_DISC_STDERRLOG_HDR", 0x4400064c},
	{"L3_PWR_DISC_STDERRLOG_MSTADDR", 0x44000650},
	{"L3_PWR_DISC_STDERRLOG_SLVADDR", 0x44000654},
	{"L3_PWR_DISC_STDERRLOG_INFO", 0x44000658},
	{"L3_PWR_DISC_STDERRLOG_SLVOFSLSB", 0x4400065c},
	{"L3_PWR_DISC_STDERRLOG_SLVOFSMSB", 0x44000660},
};
void omap4_regdump_clk1_clk1_targ_pwr_disc_clk2(void) {
	pr_info("clk1_clk1_targ_pwr_disc_clk2:\n");
	regdump(regdata_clk1_clk1_targ_pwr_disc_clk2, ARRAY_SIZE(regdata_clk1_clk1_targ_pwr_disc_clk2));
}

const struct reginfo regdata_cfg_ap[] = {
	{"L4_AP_COMPONENT_L", 0x4a000000},
	{"L4_AP_COMPONENT_H", 0x4a000004},
};
void omap4_regdump_cfg_ap(void) {
	pr_info("cfg_ap:\n");
	regdump(regdata_cfg_ap, ARRAY_SIZE(regdata_cfg_ap));
	omap4_regdump_cfg_ap_channel_0();
	omap4_regdump_cfg_ap_channel_1();
	omap4_regdump_cfg_ap_channel_2();
	omap4_regdump_cfg_ap_channel_3();
	omap4_regdump_cfg_ap_channel_4();
	omap4_regdump_cfg_ap_channel_5();
	omap4_regdump_cfg_ap_channel_6();
	omap4_regdump_cfg_ap_channel_7();
	omap4_regdump_cfg_ap_reg_bundle_8();
	omap4_regdump_cfg_ap_reg_bundle_9();
	omap4_regdump_cfg_ap_reg_bundle_10();
	omap4_regdump_cfg_ap_reg_bundle_11();
	omap4_regdump_cfg_ap_reg_bundle_12();
	omap4_regdump_cfg_ap_reg_bundle_13();
	omap4_regdump_cfg_ap_reg_bundle_14();
	omap4_regdump_cfg_ap_reg_bundle_15();
	omap4_regdump_cfg_ap_reg_bundle_16();
	omap4_regdump_cfg_ap_reg_bundle_17();
	omap4_regdump_cfg_ap_reg_bundle_18();
	omap4_regdump_cfg_ap_reg_bundle_19();
	omap4_regdump_cfg_ap_reg_bundle_20();
	omap4_regdump_cfg_ap_reg_bundle_21();
	omap4_regdump_cfg_ap_reg_bundle_22();
	omap4_regdump_cfg_ap_reg_bundle_23();
	omap4_regdump_cfg_ap_reg_bundle_24();
	omap4_regdump_cfg_ap_reg_bundle_25();
	omap4_regdump_cfg_ap_reg_bundle_26();
	omap4_regdump_cfg_ap_reg_bundle_27();
	omap4_regdump_cfg_ap_reg_bundle_28();
	omap4_regdump_cfg_ap_reg_bundle_29();
	omap4_regdump_cfg_ap_reg_bundle_30();
	omap4_regdump_cfg_ap_reg_bundle_31();
	omap4_regdump_cfg_ap_reg_bundle_32();
	omap4_regdump_cfg_ap_reg_bundle_33();
	omap4_regdump_cfg_ap_reg_bundle_34();
	omap4_regdump_cfg_ap_reg_bundle_35();
	omap4_regdump_cfg_ap_reg_bundle_36();
	omap4_regdump_cfg_ap_reg_bundle_37();
	omap4_regdump_cfg_ap_reg_bundle_38();
	omap4_regdump_cfg_ap_reg_bundle_39();
	omap4_regdump_cfg_ap_reg_bundle_40();
	omap4_regdump_cfg_ap_reg_bundle_41();
	omap4_regdump_cfg_ap_reg_bundle_42();
	omap4_regdump_cfg_ap_reg_bundle_43();
	omap4_regdump_cfg_ap_reg_bundle_44();
	omap4_regdump_cfg_ap_reg_bundle_45();
	omap4_regdump_cfg_ap_reg_bundle_46();
	omap4_regdump_cfg_ap_reg_bundle_47();
	omap4_regdump_cfg_ap_reg_bundle_48();
	omap4_regdump_cfg_ap_reg_bundle_49();
	omap4_regdump_cfg_ap_reg_bundle_50();
	omap4_regdump_cfg_ap_reg_bundle_51();
	omap4_regdump_cfg_ap_reg_bundle_52();
	omap4_regdump_cfg_ap_reg_bundle_53();
	omap4_regdump_cfg_ap_reg_bundle_54();
	omap4_regdump_cfg_ap_reg_bundle_55();
	omap4_regdump_cfg_ap_reg_bundle_56();
	omap4_regdump_cfg_ap_reg_bundle_57();
	omap4_regdump_cfg_ap_reg_bundle_58();
	omap4_regdump_cfg_ap_reg_bundle_59();
	omap4_regdump_cfg_ap_reg_bundle_60();
	omap4_regdump_cfg_ap_reg_bundle_61();
	omap4_regdump_cfg_ap_reg_bundle_62();
	omap4_regdump_cfg_ap_reg_bundle_63();
	omap4_regdump_cfg_ap_reg_bundle_64();
	omap4_regdump_cfg_ap_reg_bundle_65();
	omap4_regdump_cfg_ap_reg_bundle_66();
	omap4_regdump_cfg_ap_reg_bundle_67();
	omap4_regdump_cfg_ap_reg_bundle_68();
	omap4_regdump_cfg_ap_reg_bundle_69();
	omap4_regdump_cfg_ap_reg_bundle_70();
	omap4_regdump_cfg_ap_reg_bundle_71();
	omap4_regdump_cfg_ap_reg_bundle_72();
	omap4_regdump_cfg_ap_reg_bundle_73();
	omap4_regdump_cfg_ap_reg_bundle_74();
	omap4_regdump_cfg_ap_reg_bundle_75();
	omap4_regdump_cfg_ap_reg_bundle_76();
	omap4_regdump_cfg_ap_reg_bundle_77();
	omap4_regdump_cfg_ap_reg_bundle_78();
	omap4_regdump_cfg_ap_reg_bundle_79();
	omap4_regdump_cfg_ap_reg_bundle_80();
	omap4_regdump_cfg_ap_reg_bundle_81();
	omap4_regdump_cfg_ap_reg_bundle_82();
	omap4_regdump_cfg_ap_reg_bundle_83();
	omap4_regdump_cfg_ap_reg_bundle_84();
	omap4_regdump_cfg_ap_reg_bundle_85();
	omap4_regdump_cfg_ap_reg_bundle_86();
	omap4_regdump_cfg_ap_reg_bundle_87();
	omap4_regdump_cfg_ap_reg_bundle_88();
	omap4_regdump_cfg_ap_reg_bundle_89();
	omap4_regdump_cfg_ap_reg_bundle_90();
	omap4_regdump_cfg_ap_reg_bundle_91();
	omap4_regdump_cfg_ap_reg_bundle_92();
	omap4_regdump_cfg_ap_reg_bundle_93();
	omap4_regdump_cfg_ap_reg_bundle_94();
	omap4_regdump_cfg_ap_reg_bundle_95();
	omap4_regdump_cfg_ap_reg_bundle_96();
	omap4_regdump_cfg_ap_reg_bundle_97();
	omap4_regdump_cfg_ap_reg_bundle_98();
	omap4_regdump_cfg_ap_reg_bundle_99();
	omap4_regdump_cfg_ap_reg_bundle_100();
	omap4_regdump_cfg_ap_reg_bundle_101();
	omap4_regdump_cfg_ap_reg_bundle_102();
	omap4_regdump_cfg_ap_reg_bundle_103();
	omap4_regdump_cfg_ap_reg_bundle_104();
	omap4_regdump_cfg_ap_reg_bundle_105();
	omap4_regdump_cfg_ap_reg_bundle_106();
	omap4_regdump_cfg_ap_reg_bundle_107();
	omap4_regdump_cfg_ap_reg_bundle_108();
	omap4_regdump_cfg_ap_reg_bundle_109();
	omap4_regdump_cfg_ap_reg_bundle_110();
	omap4_regdump_cfg_ap_reg_bundle_111();
	omap4_regdump_cfg_ap_reg_bundle_112();
	omap4_regdump_cfg_ap_reg_bundle_113();
}

const struct reginfo regdata_cfg_ap_channel_0[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_0", 0x4a000204},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_0", 0x4a000200},
	{"L4_AP_PROT_GROUP_ROLES_k_H_0", 0x4a000284},
	{"L4_AP_PROT_GROUP_ROLES_k_L_0", 0x4a000280},
	{"L4_AP_REGION_l_H_0", 0x4a000304},
	{"L4_AP_REGION_l_L_0", 0x4a000300},
	{"L4_AP_SEGMENT_i_H_0", 0x4a000104},
	{"L4_AP_SEGMENT_i_L_0", 0x4a000100},
};
void omap4_regdump_cfg_ap_channel_0(void) {
	pr_info("cfg_ap_channel_0:\n");
	regdump(regdata_cfg_ap_channel_0, ARRAY_SIZE(regdata_cfg_ap_channel_0));
}

const struct reginfo regdata_cfg_ap_channel_1[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_1", 0x4a00020c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_1", 0x4a000208},
	{"L4_AP_PROT_GROUP_ROLES_k_H_1", 0x4a00028c},
	{"L4_AP_PROT_GROUP_ROLES_k_L_1", 0x4a000288},
	{"L4_AP_REGION_l_H_1", 0x4a00030c},
	{"L4_AP_REGION_l_L_1", 0x4a000308},
	{"L4_AP_SEGMENT_i_H_1", 0x4a00010c},
	{"L4_AP_SEGMENT_i_L_1", 0x4a000108},
};
void omap4_regdump_cfg_ap_channel_1(void) {
	pr_info("cfg_ap_channel_1:\n");
	regdump(regdata_cfg_ap_channel_1, ARRAY_SIZE(regdata_cfg_ap_channel_1));
}

const struct reginfo regdata_cfg_ap_channel_2[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_2", 0x4a000214},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_2", 0x4a000210},
	{"L4_AP_PROT_GROUP_ROLES_k_H_2", 0x4a000294},
	{"L4_AP_PROT_GROUP_ROLES_k_L_2", 0x4a000290},
	{"L4_AP_REGION_l_H_2", 0x4a000314},
	{"L4_AP_REGION_l_L_2", 0x4a000310},
	{"L4_AP_SEGMENT_i_H_2", 0x4a000114},
	{"L4_AP_SEGMENT_i_L_2", 0x4a000110},
};
void omap4_regdump_cfg_ap_channel_2(void) {
	pr_info("cfg_ap_channel_2:\n");
	regdump(regdata_cfg_ap_channel_2, ARRAY_SIZE(regdata_cfg_ap_channel_2));
}

const struct reginfo regdata_cfg_ap_channel_3[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_3", 0x4a00021c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_3", 0x4a000218},
	{"L4_AP_PROT_GROUP_ROLES_k_H_3", 0x4a00029c},
	{"L4_AP_PROT_GROUP_ROLES_k_L_3", 0x4a000298},
	{"L4_AP_REGION_l_H_3", 0x4a00031c},
	{"L4_AP_REGION_l_L_3", 0x4a000318},
	{"L4_AP_SEGMENT_i_H_3", 0x4a00011c},
	{"L4_AP_SEGMENT_i_L_3", 0x4a000118},
};
void omap4_regdump_cfg_ap_channel_3(void) {
	pr_info("cfg_ap_channel_3:\n");
	regdump(regdata_cfg_ap_channel_3, ARRAY_SIZE(regdata_cfg_ap_channel_3));
}

const struct reginfo regdata_cfg_ap_channel_4[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_4", 0x4a000224},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_4", 0x4a000220},
	{"L4_AP_PROT_GROUP_ROLES_k_H_4", 0x4a0002a4},
	{"L4_AP_PROT_GROUP_ROLES_k_L_4", 0x4a0002a0},
	{"L4_AP_REGION_l_H_4", 0x4a000324},
	{"L4_AP_REGION_l_L_4", 0x4a000320},
	{"L4_AP_SEGMENT_i_H_4", 0x4a000124},
	{"L4_AP_SEGMENT_i_L_4", 0x4a000120},
};
void omap4_regdump_cfg_ap_channel_4(void) {
	pr_info("cfg_ap_channel_4:\n");
	regdump(regdata_cfg_ap_channel_4, ARRAY_SIZE(regdata_cfg_ap_channel_4));
}

const struct reginfo regdata_cfg_ap_channel_5[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_5", 0x4a00022c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_5", 0x4a000228},
	{"L4_AP_PROT_GROUP_ROLES_k_H_5", 0x4a0002ac},
	{"L4_AP_PROT_GROUP_ROLES_k_L_5", 0x4a0002a8},
	{"L4_AP_REGION_l_H_5", 0x4a00032c},
	{"L4_AP_REGION_l_L_5", 0x4a000328},
	{"L4_AP_SEGMENT_i_H_5", 0x4a00012c},
	{"L4_AP_SEGMENT_i_L_5", 0x4a000128},
};
void omap4_regdump_cfg_ap_channel_5(void) {
	pr_info("cfg_ap_channel_5:\n");
	regdump(regdata_cfg_ap_channel_5, ARRAY_SIZE(regdata_cfg_ap_channel_5));
}

const struct reginfo regdata_cfg_ap_channel_6[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_6", 0x4a000234},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_6", 0x4a000230},
	{"L4_AP_PROT_GROUP_ROLES_k_H_6", 0x4a0002b4},
	{"L4_AP_PROT_GROUP_ROLES_k_L_6", 0x4a0002b0},
	{"L4_AP_REGION_l_H_6", 0x4a000334},
	{"L4_AP_REGION_l_L_6", 0x4a000330},
	{"L4_AP_SEGMENT_i_H_6", 0x4a000134},
	{"L4_AP_SEGMENT_i_L_6", 0x4a000130},
};
void omap4_regdump_cfg_ap_channel_6(void) {
	pr_info("cfg_ap_channel_6:\n");
	regdump(regdata_cfg_ap_channel_6, ARRAY_SIZE(regdata_cfg_ap_channel_6));
}

const struct reginfo regdata_cfg_ap_channel_7[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_7", 0x4a00023c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_7", 0x4a000238},
	{"L4_AP_PROT_GROUP_ROLES_k_H_7", 0x4a0002bc},
	{"L4_AP_PROT_GROUP_ROLES_k_L_7", 0x4a0002b8},
	{"L4_AP_REGION_l_H_7", 0x4a00033c},
	{"L4_AP_REGION_l_L_7", 0x4a000338},
};
void omap4_regdump_cfg_ap_channel_7(void) {
	pr_info("cfg_ap_channel_7:\n");
	regdump(regdata_cfg_ap_channel_7, ARRAY_SIZE(regdata_cfg_ap_channel_7));
}

const struct reginfo regdata_cfg_ap_reg_bundle_8[] = {
	{"L4_AP_REGION_l_H_8", 0x4a000344},
	{"L4_AP_REGION_l_L_8", 0x4a000340},
};
void omap4_regdump_cfg_ap_reg_bundle_8(void) {
	pr_info("cfg_ap_reg_bundle_8:\n");
	regdump(regdata_cfg_ap_reg_bundle_8, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_8));
}

const struct reginfo regdata_cfg_ap_reg_bundle_9[] = {
	{"L4_AP_REGION_l_H_9", 0x4a00034c},
	{"L4_AP_REGION_l_L_9", 0x4a000348},
};
void omap4_regdump_cfg_ap_reg_bundle_9(void) {
	pr_info("cfg_ap_reg_bundle_9:\n");
	regdump(regdata_cfg_ap_reg_bundle_9, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_9));
}

const struct reginfo regdata_cfg_ap_reg_bundle_10[] = {
	{"L4_AP_REGION_l_H_10", 0x4a000354},
	{"L4_AP_REGION_l_L_10", 0x4a000350},
};
void omap4_regdump_cfg_ap_reg_bundle_10(void) {
	pr_info("cfg_ap_reg_bundle_10:\n");
	regdump(regdata_cfg_ap_reg_bundle_10, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_10));
}

const struct reginfo regdata_cfg_ap_reg_bundle_11[] = {
	{"L4_AP_REGION_l_H_11", 0x4a00035c},
	{"L4_AP_REGION_l_L_11", 0x4a000358},
};
void omap4_regdump_cfg_ap_reg_bundle_11(void) {
	pr_info("cfg_ap_reg_bundle_11:\n");
	regdump(regdata_cfg_ap_reg_bundle_11, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_11));
}

const struct reginfo regdata_cfg_ap_reg_bundle_12[] = {
	{"L4_AP_REGION_l_H_12", 0x4a000364},
	{"L4_AP_REGION_l_L_12", 0x4a000360},
};
void omap4_regdump_cfg_ap_reg_bundle_12(void) {
	pr_info("cfg_ap_reg_bundle_12:\n");
	regdump(regdata_cfg_ap_reg_bundle_12, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_12));
}

const struct reginfo regdata_cfg_ap_reg_bundle_13[] = {
	{"L4_AP_REGION_l_H_13", 0x4a00036c},
	{"L4_AP_REGION_l_L_13", 0x4a000368},
};
void omap4_regdump_cfg_ap_reg_bundle_13(void) {
	pr_info("cfg_ap_reg_bundle_13:\n");
	regdump(regdata_cfg_ap_reg_bundle_13, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_13));
}

const struct reginfo regdata_cfg_ap_reg_bundle_14[] = {
	{"L4_AP_REGION_l_H_14", 0x4a000374},
	{"L4_AP_REGION_l_L_14", 0x4a000370},
};
void omap4_regdump_cfg_ap_reg_bundle_14(void) {
	pr_info("cfg_ap_reg_bundle_14:\n");
	regdump(regdata_cfg_ap_reg_bundle_14, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_14));
}

const struct reginfo regdata_cfg_ap_reg_bundle_15[] = {
	{"L4_AP_REGION_l_H_15", 0x4a00037c},
	{"L4_AP_REGION_l_L_15", 0x4a000378},
};
void omap4_regdump_cfg_ap_reg_bundle_15(void) {
	pr_info("cfg_ap_reg_bundle_15:\n");
	regdump(regdata_cfg_ap_reg_bundle_15, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_15));
}

const struct reginfo regdata_cfg_ap_reg_bundle_16[] = {
	{"L4_AP_REGION_l_H_16", 0x4a000384},
	{"L4_AP_REGION_l_L_16", 0x4a000380},
};
void omap4_regdump_cfg_ap_reg_bundle_16(void) {
	pr_info("cfg_ap_reg_bundle_16:\n");
	regdump(regdata_cfg_ap_reg_bundle_16, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_16));
}

const struct reginfo regdata_cfg_ap_reg_bundle_17[] = {
	{"L4_AP_REGION_l_H_17", 0x4a00038c},
	{"L4_AP_REGION_l_L_17", 0x4a000388},
};
void omap4_regdump_cfg_ap_reg_bundle_17(void) {
	pr_info("cfg_ap_reg_bundle_17:\n");
	regdump(regdata_cfg_ap_reg_bundle_17, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_17));
}

const struct reginfo regdata_cfg_ap_reg_bundle_18[] = {
	{"L4_AP_REGION_l_H_18", 0x4a000394},
	{"L4_AP_REGION_l_L_18", 0x4a000390},
};
void omap4_regdump_cfg_ap_reg_bundle_18(void) {
	pr_info("cfg_ap_reg_bundle_18:\n");
	regdump(regdata_cfg_ap_reg_bundle_18, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_18));
}

const struct reginfo regdata_cfg_ap_reg_bundle_19[] = {
	{"L4_AP_REGION_l_H_19", 0x4a00039c},
	{"L4_AP_REGION_l_L_19", 0x4a000398},
};
void omap4_regdump_cfg_ap_reg_bundle_19(void) {
	pr_info("cfg_ap_reg_bundle_19:\n");
	regdump(regdata_cfg_ap_reg_bundle_19, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_19));
}

const struct reginfo regdata_cfg_ap_reg_bundle_20[] = {
	{"L4_AP_REGION_l_H_20", 0x4a0003a4},
	{"L4_AP_REGION_l_L_20", 0x4a0003a0},
};
void omap4_regdump_cfg_ap_reg_bundle_20(void) {
	pr_info("cfg_ap_reg_bundle_20:\n");
	regdump(regdata_cfg_ap_reg_bundle_20, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_20));
}

const struct reginfo regdata_cfg_ap_reg_bundle_21[] = {
	{"L4_AP_REGION_l_H_21", 0x4a0003ac},
	{"L4_AP_REGION_l_L_21", 0x4a0003a8},
};
void omap4_regdump_cfg_ap_reg_bundle_21(void) {
	pr_info("cfg_ap_reg_bundle_21:\n");
	regdump(regdata_cfg_ap_reg_bundle_21, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_21));
}

const struct reginfo regdata_cfg_ap_reg_bundle_22[] = {
	{"L4_AP_REGION_l_H_22", 0x4a0003b4},
	{"L4_AP_REGION_l_L_22", 0x4a0003b0},
};
void omap4_regdump_cfg_ap_reg_bundle_22(void) {
	pr_info("cfg_ap_reg_bundle_22:\n");
	regdump(regdata_cfg_ap_reg_bundle_22, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_22));
}

const struct reginfo regdata_cfg_ap_reg_bundle_23[] = {
	{"L4_AP_REGION_l_H_23", 0x4a0003bc},
	{"L4_AP_REGION_l_L_23", 0x4a0003b8},
};
void omap4_regdump_cfg_ap_reg_bundle_23(void) {
	pr_info("cfg_ap_reg_bundle_23:\n");
	regdump(regdata_cfg_ap_reg_bundle_23, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_23));
}

const struct reginfo regdata_cfg_ap_reg_bundle_24[] = {
	{"L4_AP_REGION_l_H_24", 0x4a0003c4},
	{"L4_AP_REGION_l_L_24", 0x4a0003c0},
};
void omap4_regdump_cfg_ap_reg_bundle_24(void) {
	pr_info("cfg_ap_reg_bundle_24:\n");
	regdump(regdata_cfg_ap_reg_bundle_24, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_24));
}

const struct reginfo regdata_cfg_ap_reg_bundle_25[] = {
	{"L4_AP_REGION_l_H_25", 0x4a0003cc},
	{"L4_AP_REGION_l_L_25", 0x4a0003c8},
};
void omap4_regdump_cfg_ap_reg_bundle_25(void) {
	pr_info("cfg_ap_reg_bundle_25:\n");
	regdump(regdata_cfg_ap_reg_bundle_25, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_25));
}

const struct reginfo regdata_cfg_ap_reg_bundle_26[] = {
	{"L4_AP_REGION_l_H_26", 0x4a0003d4},
	{"L4_AP_REGION_l_L_26", 0x4a0003d0},
};
void omap4_regdump_cfg_ap_reg_bundle_26(void) {
	pr_info("cfg_ap_reg_bundle_26:\n");
	regdump(regdata_cfg_ap_reg_bundle_26, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_26));
}

const struct reginfo regdata_cfg_ap_reg_bundle_27[] = {
	{"L4_AP_REGION_l_H_27", 0x4a0003dc},
	{"L4_AP_REGION_l_L_27", 0x4a0003d8},
};
void omap4_regdump_cfg_ap_reg_bundle_27(void) {
	pr_info("cfg_ap_reg_bundle_27:\n");
	regdump(regdata_cfg_ap_reg_bundle_27, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_27));
}

const struct reginfo regdata_cfg_ap_reg_bundle_28[] = {
	{"L4_AP_REGION_l_H_28", 0x4a0003e4},
	{"L4_AP_REGION_l_L_28", 0x4a0003e0},
};
void omap4_regdump_cfg_ap_reg_bundle_28(void) {
	pr_info("cfg_ap_reg_bundle_28:\n");
	regdump(regdata_cfg_ap_reg_bundle_28, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_28));
}

const struct reginfo regdata_cfg_ap_reg_bundle_29[] = {
	{"L4_AP_REGION_l_H_29", 0x4a0003ec},
	{"L4_AP_REGION_l_L_29", 0x4a0003e8},
};
void omap4_regdump_cfg_ap_reg_bundle_29(void) {
	pr_info("cfg_ap_reg_bundle_29:\n");
	regdump(regdata_cfg_ap_reg_bundle_29, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_29));
}

const struct reginfo regdata_cfg_ap_reg_bundle_30[] = {
	{"L4_AP_REGION_l_H_30", 0x4a0003f4},
	{"L4_AP_REGION_l_L_30", 0x4a0003f0},
};
void omap4_regdump_cfg_ap_reg_bundle_30(void) {
	pr_info("cfg_ap_reg_bundle_30:\n");
	regdump(regdata_cfg_ap_reg_bundle_30, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_30));
}

const struct reginfo regdata_cfg_ap_reg_bundle_31[] = {
	{"L4_AP_REGION_l_H_31", 0x4a0003fc},
	{"L4_AP_REGION_l_L_31", 0x4a0003f8},
};
void omap4_regdump_cfg_ap_reg_bundle_31(void) {
	pr_info("cfg_ap_reg_bundle_31:\n");
	regdump(regdata_cfg_ap_reg_bundle_31, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_31));
}

const struct reginfo regdata_cfg_ap_reg_bundle_32[] = {
	{"L4_AP_REGION_l_H_32", 0x4a000404},
	{"L4_AP_REGION_l_L_32", 0x4a000400},
};
void omap4_regdump_cfg_ap_reg_bundle_32(void) {
	pr_info("cfg_ap_reg_bundle_32:\n");
	regdump(regdata_cfg_ap_reg_bundle_32, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_32));
}

const struct reginfo regdata_cfg_ap_reg_bundle_33[] = {
	{"L4_AP_REGION_l_H_33", 0x4a00040c},
	{"L4_AP_REGION_l_L_33", 0x4a000408},
};
void omap4_regdump_cfg_ap_reg_bundle_33(void) {
	pr_info("cfg_ap_reg_bundle_33:\n");
	regdump(regdata_cfg_ap_reg_bundle_33, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_33));
}

const struct reginfo regdata_cfg_ap_reg_bundle_34[] = {
	{"L4_AP_REGION_l_H_34", 0x4a000414},
	{"L4_AP_REGION_l_L_34", 0x4a000410},
};
void omap4_regdump_cfg_ap_reg_bundle_34(void) {
	pr_info("cfg_ap_reg_bundle_34:\n");
	regdump(regdata_cfg_ap_reg_bundle_34, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_34));
}

const struct reginfo regdata_cfg_ap_reg_bundle_35[] = {
	{"L4_AP_REGION_l_H_35", 0x4a00041c},
	{"L4_AP_REGION_l_L_35", 0x4a000418},
};
void omap4_regdump_cfg_ap_reg_bundle_35(void) {
	pr_info("cfg_ap_reg_bundle_35:\n");
	regdump(regdata_cfg_ap_reg_bundle_35, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_35));
}

const struct reginfo regdata_cfg_ap_reg_bundle_36[] = {
	{"L4_AP_REGION_l_H_36", 0x4a000424},
	{"L4_AP_REGION_l_L_36", 0x4a000420},
};
void omap4_regdump_cfg_ap_reg_bundle_36(void) {
	pr_info("cfg_ap_reg_bundle_36:\n");
	regdump(regdata_cfg_ap_reg_bundle_36, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_36));
}

const struct reginfo regdata_cfg_ap_reg_bundle_37[] = {
	{"L4_AP_REGION_l_H_37", 0x4a00042c},
	{"L4_AP_REGION_l_L_37", 0x4a000428},
};
void omap4_regdump_cfg_ap_reg_bundle_37(void) {
	pr_info("cfg_ap_reg_bundle_37:\n");
	regdump(regdata_cfg_ap_reg_bundle_37, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_37));
}

const struct reginfo regdata_cfg_ap_reg_bundle_38[] = {
	{"L4_AP_REGION_l_H_38", 0x4a000434},
	{"L4_AP_REGION_l_L_38", 0x4a000430},
};
void omap4_regdump_cfg_ap_reg_bundle_38(void) {
	pr_info("cfg_ap_reg_bundle_38:\n");
	regdump(regdata_cfg_ap_reg_bundle_38, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_38));
}

const struct reginfo regdata_cfg_ap_reg_bundle_39[] = {
	{"L4_AP_REGION_l_H_39", 0x4a00043c},
	{"L4_AP_REGION_l_L_39", 0x4a000438},
};
void omap4_regdump_cfg_ap_reg_bundle_39(void) {
	pr_info("cfg_ap_reg_bundle_39:\n");
	regdump(regdata_cfg_ap_reg_bundle_39, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_39));
}

const struct reginfo regdata_cfg_ap_reg_bundle_40[] = {
	{"L4_AP_REGION_l_H_40", 0x4a000444},
	{"L4_AP_REGION_l_L_40", 0x4a000440},
};
void omap4_regdump_cfg_ap_reg_bundle_40(void) {
	pr_info("cfg_ap_reg_bundle_40:\n");
	regdump(regdata_cfg_ap_reg_bundle_40, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_40));
}

const struct reginfo regdata_cfg_ap_reg_bundle_41[] = {
	{"L4_AP_REGION_l_H_41", 0x4a00044c},
	{"L4_AP_REGION_l_L_41", 0x4a000448},
};
void omap4_regdump_cfg_ap_reg_bundle_41(void) {
	pr_info("cfg_ap_reg_bundle_41:\n");
	regdump(regdata_cfg_ap_reg_bundle_41, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_41));
}

const struct reginfo regdata_cfg_ap_reg_bundle_42[] = {
	{"L4_AP_REGION_l_H_42", 0x4a000454},
	{"L4_AP_REGION_l_L_42", 0x4a000450},
};
void omap4_regdump_cfg_ap_reg_bundle_42(void) {
	pr_info("cfg_ap_reg_bundle_42:\n");
	regdump(regdata_cfg_ap_reg_bundle_42, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_42));
}

const struct reginfo regdata_cfg_ap_reg_bundle_43[] = {
	{"L4_AP_REGION_l_H_43", 0x4a00045c},
	{"L4_AP_REGION_l_L_43", 0x4a000458},
};
void omap4_regdump_cfg_ap_reg_bundle_43(void) {
	pr_info("cfg_ap_reg_bundle_43:\n");
	regdump(regdata_cfg_ap_reg_bundle_43, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_43));
}

const struct reginfo regdata_cfg_ap_reg_bundle_44[] = {
	{"L4_AP_REGION_l_H_44", 0x4a000464},
	{"L4_AP_REGION_l_L_44", 0x4a000460},
};
void omap4_regdump_cfg_ap_reg_bundle_44(void) {
	pr_info("cfg_ap_reg_bundle_44:\n");
	regdump(regdata_cfg_ap_reg_bundle_44, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_44));
}

const struct reginfo regdata_cfg_ap_reg_bundle_45[] = {
	{"L4_AP_REGION_l_H_45", 0x4a00046c},
	{"L4_AP_REGION_l_L_45", 0x4a000468},
};
void omap4_regdump_cfg_ap_reg_bundle_45(void) {
	pr_info("cfg_ap_reg_bundle_45:\n");
	regdump(regdata_cfg_ap_reg_bundle_45, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_45));
}

const struct reginfo regdata_cfg_ap_reg_bundle_46[] = {
	{"L4_AP_REGION_l_H_46", 0x4a000474},
	{"L4_AP_REGION_l_L_46", 0x4a000470},
};
void omap4_regdump_cfg_ap_reg_bundle_46(void) {
	pr_info("cfg_ap_reg_bundle_46:\n");
	regdump(regdata_cfg_ap_reg_bundle_46, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_46));
}

const struct reginfo regdata_cfg_ap_reg_bundle_47[] = {
	{"L4_AP_REGION_l_H_47", 0x4a00047c},
	{"L4_AP_REGION_l_L_47", 0x4a000478},
};
void omap4_regdump_cfg_ap_reg_bundle_47(void) {
	pr_info("cfg_ap_reg_bundle_47:\n");
	regdump(regdata_cfg_ap_reg_bundle_47, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_47));
}

const struct reginfo regdata_cfg_ap_reg_bundle_48[] = {
	{"L4_AP_REGION_l_H_48", 0x4a000484},
	{"L4_AP_REGION_l_L_48", 0x4a000480},
};
void omap4_regdump_cfg_ap_reg_bundle_48(void) {
	pr_info("cfg_ap_reg_bundle_48:\n");
	regdump(regdata_cfg_ap_reg_bundle_48, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_48));
}

const struct reginfo regdata_cfg_ap_reg_bundle_49[] = {
	{"L4_AP_REGION_l_H_49", 0x4a00048c},
	{"L4_AP_REGION_l_L_49", 0x4a000488},
};
void omap4_regdump_cfg_ap_reg_bundle_49(void) {
	pr_info("cfg_ap_reg_bundle_49:\n");
	regdump(regdata_cfg_ap_reg_bundle_49, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_49));
}

const struct reginfo regdata_cfg_ap_reg_bundle_50[] = {
	{"L4_AP_REGION_l_H_50", 0x4a000494},
	{"L4_AP_REGION_l_L_50", 0x4a000490},
};
void omap4_regdump_cfg_ap_reg_bundle_50(void) {
	pr_info("cfg_ap_reg_bundle_50:\n");
	regdump(regdata_cfg_ap_reg_bundle_50, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_50));
}

const struct reginfo regdata_cfg_ap_reg_bundle_51[] = {
	{"L4_AP_REGION_l_H_51", 0x4a00049c},
	{"L4_AP_REGION_l_L_51", 0x4a000498},
};
void omap4_regdump_cfg_ap_reg_bundle_51(void) {
	pr_info("cfg_ap_reg_bundle_51:\n");
	regdump(regdata_cfg_ap_reg_bundle_51, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_51));
}

const struct reginfo regdata_cfg_ap_reg_bundle_52[] = {
	{"L4_AP_REGION_l_H_52", 0x4a0004a4},
	{"L4_AP_REGION_l_L_52", 0x4a0004a0},
};
void omap4_regdump_cfg_ap_reg_bundle_52(void) {
	pr_info("cfg_ap_reg_bundle_52:\n");
	regdump(regdata_cfg_ap_reg_bundle_52, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_52));
}

const struct reginfo regdata_cfg_ap_reg_bundle_53[] = {
	{"L4_AP_REGION_l_H_53", 0x4a0004ac},
	{"L4_AP_REGION_l_L_53", 0x4a0004a8},
};
void omap4_regdump_cfg_ap_reg_bundle_53(void) {
	pr_info("cfg_ap_reg_bundle_53:\n");
	regdump(regdata_cfg_ap_reg_bundle_53, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_53));
}

const struct reginfo regdata_cfg_ap_reg_bundle_54[] = {
	{"L4_AP_REGION_l_H_54", 0x4a0004b4},
	{"L4_AP_REGION_l_L_54", 0x4a0004b0},
};
void omap4_regdump_cfg_ap_reg_bundle_54(void) {
	pr_info("cfg_ap_reg_bundle_54:\n");
	regdump(regdata_cfg_ap_reg_bundle_54, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_54));
}

const struct reginfo regdata_cfg_ap_reg_bundle_55[] = {
	{"L4_AP_REGION_l_H_55", 0x4a0004bc},
	{"L4_AP_REGION_l_L_55", 0x4a0004b8},
};
void omap4_regdump_cfg_ap_reg_bundle_55(void) {
	pr_info("cfg_ap_reg_bundle_55:\n");
	regdump(regdata_cfg_ap_reg_bundle_55, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_55));
}

const struct reginfo regdata_cfg_ap_reg_bundle_56[] = {
	{"L4_AP_REGION_l_H_56", 0x4a0004c4},
	{"L4_AP_REGION_l_L_56", 0x4a0004c0},
};
void omap4_regdump_cfg_ap_reg_bundle_56(void) {
	pr_info("cfg_ap_reg_bundle_56:\n");
	regdump(regdata_cfg_ap_reg_bundle_56, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_56));
}

const struct reginfo regdata_cfg_ap_reg_bundle_57[] = {
	{"L4_AP_REGION_l_H_57", 0x4a0004cc},
	{"L4_AP_REGION_l_L_57", 0x4a0004c8},
};
void omap4_regdump_cfg_ap_reg_bundle_57(void) {
	pr_info("cfg_ap_reg_bundle_57:\n");
	regdump(regdata_cfg_ap_reg_bundle_57, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_57));
}

const struct reginfo regdata_cfg_ap_reg_bundle_58[] = {
	{"L4_AP_REGION_l_H_58", 0x4a0004d4},
	{"L4_AP_REGION_l_L_58", 0x4a0004d0},
};
void omap4_regdump_cfg_ap_reg_bundle_58(void) {
	pr_info("cfg_ap_reg_bundle_58:\n");
	regdump(regdata_cfg_ap_reg_bundle_58, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_58));
}

const struct reginfo regdata_cfg_ap_reg_bundle_59[] = {
	{"L4_AP_REGION_l_H_59", 0x4a0004dc},
	{"L4_AP_REGION_l_L_59", 0x4a0004d8},
};
void omap4_regdump_cfg_ap_reg_bundle_59(void) {
	pr_info("cfg_ap_reg_bundle_59:\n");
	regdump(regdata_cfg_ap_reg_bundle_59, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_59));
}

const struct reginfo regdata_cfg_ap_reg_bundle_60[] = {
	{"L4_AP_REGION_l_H_60", 0x4a0004e4},
	{"L4_AP_REGION_l_L_60", 0x4a0004e0},
};
void omap4_regdump_cfg_ap_reg_bundle_60(void) {
	pr_info("cfg_ap_reg_bundle_60:\n");
	regdump(regdata_cfg_ap_reg_bundle_60, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_60));
}

const struct reginfo regdata_cfg_ap_reg_bundle_61[] = {
	{"L4_AP_REGION_l_H_61", 0x4a0004ec},
	{"L4_AP_REGION_l_L_61", 0x4a0004e8},
};
void omap4_regdump_cfg_ap_reg_bundle_61(void) {
	pr_info("cfg_ap_reg_bundle_61:\n");
	regdump(regdata_cfg_ap_reg_bundle_61, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_61));
}

const struct reginfo regdata_cfg_ap_reg_bundle_62[] = {
	{"L4_AP_REGION_l_H_62", 0x4a0004f4},
	{"L4_AP_REGION_l_L_62", 0x4a0004f0},
};
void omap4_regdump_cfg_ap_reg_bundle_62(void) {
	pr_info("cfg_ap_reg_bundle_62:\n");
	regdump(regdata_cfg_ap_reg_bundle_62, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_62));
}

const struct reginfo regdata_cfg_ap_reg_bundle_63[] = {
	{"L4_AP_REGION_l_H_63", 0x4a0004fc},
	{"L4_AP_REGION_l_L_63", 0x4a0004f8},
};
void omap4_regdump_cfg_ap_reg_bundle_63(void) {
	pr_info("cfg_ap_reg_bundle_63:\n");
	regdump(regdata_cfg_ap_reg_bundle_63, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_63));
}

const struct reginfo regdata_cfg_ap_reg_bundle_64[] = {
	{"L4_AP_REGION_l_H_64", 0x4a000504},
	{"L4_AP_REGION_l_L_64", 0x4a000500},
};
void omap4_regdump_cfg_ap_reg_bundle_64(void) {
	pr_info("cfg_ap_reg_bundle_64:\n");
	regdump(regdata_cfg_ap_reg_bundle_64, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_64));
}

const struct reginfo regdata_cfg_ap_reg_bundle_65[] = {
	{"L4_AP_REGION_l_H_65", 0x4a00050c},
	{"L4_AP_REGION_l_L_65", 0x4a000508},
};
void omap4_regdump_cfg_ap_reg_bundle_65(void) {
	pr_info("cfg_ap_reg_bundle_65:\n");
	regdump(regdata_cfg_ap_reg_bundle_65, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_65));
}

const struct reginfo regdata_cfg_ap_reg_bundle_66[] = {
	{"L4_AP_REGION_l_H_66", 0x4a000514},
	{"L4_AP_REGION_l_L_66", 0x4a000510},
};
void omap4_regdump_cfg_ap_reg_bundle_66(void) {
	pr_info("cfg_ap_reg_bundle_66:\n");
	regdump(regdata_cfg_ap_reg_bundle_66, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_66));
}

const struct reginfo regdata_cfg_ap_reg_bundle_67[] = {
	{"L4_AP_REGION_l_H_67", 0x4a00051c},
	{"L4_AP_REGION_l_L_67", 0x4a000518},
};
void omap4_regdump_cfg_ap_reg_bundle_67(void) {
	pr_info("cfg_ap_reg_bundle_67:\n");
	regdump(regdata_cfg_ap_reg_bundle_67, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_67));
}

const struct reginfo regdata_cfg_ap_reg_bundle_68[] = {
	{"L4_AP_REGION_l_H_68", 0x4a000524},
	{"L4_AP_REGION_l_L_68", 0x4a000520},
};
void omap4_regdump_cfg_ap_reg_bundle_68(void) {
	pr_info("cfg_ap_reg_bundle_68:\n");
	regdump(regdata_cfg_ap_reg_bundle_68, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_68));
}

const struct reginfo regdata_cfg_ap_reg_bundle_69[] = {
	{"L4_AP_REGION_l_H_69", 0x4a00052c},
	{"L4_AP_REGION_l_L_69", 0x4a000528},
};
void omap4_regdump_cfg_ap_reg_bundle_69(void) {
	pr_info("cfg_ap_reg_bundle_69:\n");
	regdump(regdata_cfg_ap_reg_bundle_69, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_69));
}

const struct reginfo regdata_cfg_ap_reg_bundle_70[] = {
	{"L4_AP_REGION_l_H_70", 0x4a000534},
	{"L4_AP_REGION_l_L_70", 0x4a000530},
};
void omap4_regdump_cfg_ap_reg_bundle_70(void) {
	pr_info("cfg_ap_reg_bundle_70:\n");
	regdump(regdata_cfg_ap_reg_bundle_70, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_70));
}

const struct reginfo regdata_cfg_ap_reg_bundle_71[] = {
	{"L4_AP_REGION_l_H_71", 0x4a00053c},
	{"L4_AP_REGION_l_L_71", 0x4a000538},
};
void omap4_regdump_cfg_ap_reg_bundle_71(void) {
	pr_info("cfg_ap_reg_bundle_71:\n");
	regdump(regdata_cfg_ap_reg_bundle_71, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_71));
}

const struct reginfo regdata_cfg_ap_reg_bundle_72[] = {
	{"L4_AP_REGION_l_H_72", 0x4a000544},
	{"L4_AP_REGION_l_L_72", 0x4a000540},
};
void omap4_regdump_cfg_ap_reg_bundle_72(void) {
	pr_info("cfg_ap_reg_bundle_72:\n");
	regdump(regdata_cfg_ap_reg_bundle_72, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_72));
}

const struct reginfo regdata_cfg_ap_reg_bundle_73[] = {
	{"L4_AP_REGION_l_H_73", 0x4a00054c},
	{"L4_AP_REGION_l_L_73", 0x4a000548},
};
void omap4_regdump_cfg_ap_reg_bundle_73(void) {
	pr_info("cfg_ap_reg_bundle_73:\n");
	regdump(regdata_cfg_ap_reg_bundle_73, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_73));
}

const struct reginfo regdata_cfg_ap_reg_bundle_74[] = {
	{"L4_AP_REGION_l_H_74", 0x4a000554},
	{"L4_AP_REGION_l_L_74", 0x4a000550},
};
void omap4_regdump_cfg_ap_reg_bundle_74(void) {
	pr_info("cfg_ap_reg_bundle_74:\n");
	regdump(regdata_cfg_ap_reg_bundle_74, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_74));
}

const struct reginfo regdata_cfg_ap_reg_bundle_75[] = {
	{"L4_AP_REGION_l_H_75", 0x4a00055c},
	{"L4_AP_REGION_l_L_75", 0x4a000558},
};
void omap4_regdump_cfg_ap_reg_bundle_75(void) {
	pr_info("cfg_ap_reg_bundle_75:\n");
	regdump(regdata_cfg_ap_reg_bundle_75, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_75));
}

const struct reginfo regdata_cfg_ap_reg_bundle_76[] = {
	{"L4_AP_REGION_l_H_76", 0x4a000564},
	{"L4_AP_REGION_l_L_76", 0x4a000560},
};
void omap4_regdump_cfg_ap_reg_bundle_76(void) {
	pr_info("cfg_ap_reg_bundle_76:\n");
	regdump(regdata_cfg_ap_reg_bundle_76, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_76));
}

const struct reginfo regdata_cfg_ap_reg_bundle_77[] = {
	{"L4_AP_REGION_l_H_77", 0x4a00056c},
	{"L4_AP_REGION_l_L_77", 0x4a000568},
};
void omap4_regdump_cfg_ap_reg_bundle_77(void) {
	pr_info("cfg_ap_reg_bundle_77:\n");
	regdump(regdata_cfg_ap_reg_bundle_77, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_77));
}

const struct reginfo regdata_cfg_ap_reg_bundle_78[] = {
	{"L4_AP_REGION_l_H_78", 0x4a000574},
	{"L4_AP_REGION_l_L_78", 0x4a000570},
};
void omap4_regdump_cfg_ap_reg_bundle_78(void) {
	pr_info("cfg_ap_reg_bundle_78:\n");
	regdump(regdata_cfg_ap_reg_bundle_78, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_78));
}

const struct reginfo regdata_cfg_ap_reg_bundle_79[] = {
	{"L4_AP_REGION_l_H_79", 0x4a00057c},
	{"L4_AP_REGION_l_L_79", 0x4a000578},
};
void omap4_regdump_cfg_ap_reg_bundle_79(void) {
	pr_info("cfg_ap_reg_bundle_79:\n");
	regdump(regdata_cfg_ap_reg_bundle_79, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_79));
}

const struct reginfo regdata_cfg_ap_reg_bundle_80[] = {
	{"L4_AP_REGION_l_H_80", 0x4a000584},
	{"L4_AP_REGION_l_L_80", 0x4a000580},
};
void omap4_regdump_cfg_ap_reg_bundle_80(void) {
	pr_info("cfg_ap_reg_bundle_80:\n");
	regdump(regdata_cfg_ap_reg_bundle_80, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_80));
}

const struct reginfo regdata_cfg_ap_reg_bundle_81[] = {
	{"L4_AP_REGION_l_H_81", 0x4a00058c},
	{"L4_AP_REGION_l_L_81", 0x4a000588},
};
void omap4_regdump_cfg_ap_reg_bundle_81(void) {
	pr_info("cfg_ap_reg_bundle_81:\n");
	regdump(regdata_cfg_ap_reg_bundle_81, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_81));
}

const struct reginfo regdata_cfg_ap_reg_bundle_82[] = {
	{"L4_AP_REGION_l_H_82", 0x4a000594},
	{"L4_AP_REGION_l_L_82", 0x4a000590},
};
void omap4_regdump_cfg_ap_reg_bundle_82(void) {
	pr_info("cfg_ap_reg_bundle_82:\n");
	regdump(regdata_cfg_ap_reg_bundle_82, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_82));
}

const struct reginfo regdata_cfg_ap_reg_bundle_83[] = {
	{"L4_AP_REGION_l_H_83", 0x4a00059c},
	{"L4_AP_REGION_l_L_83", 0x4a000598},
};
void omap4_regdump_cfg_ap_reg_bundle_83(void) {
	pr_info("cfg_ap_reg_bundle_83:\n");
	regdump(regdata_cfg_ap_reg_bundle_83, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_83));
}

const struct reginfo regdata_cfg_ap_reg_bundle_84[] = {
	{"L4_AP_REGION_l_H_84", 0x4a0005a4},
	{"L4_AP_REGION_l_L_84", 0x4a0005a0},
};
void omap4_regdump_cfg_ap_reg_bundle_84(void) {
	pr_info("cfg_ap_reg_bundle_84:\n");
	regdump(regdata_cfg_ap_reg_bundle_84, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_84));
}

const struct reginfo regdata_cfg_ap_reg_bundle_85[] = {
	{"L4_AP_REGION_l_H_85", 0x4a0005ac},
	{"L4_AP_REGION_l_L_85", 0x4a0005a8},
};
void omap4_regdump_cfg_ap_reg_bundle_85(void) {
	pr_info("cfg_ap_reg_bundle_85:\n");
	regdump(regdata_cfg_ap_reg_bundle_85, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_85));
}

const struct reginfo regdata_cfg_ap_reg_bundle_86[] = {
	{"L4_AP_REGION_l_H_86", 0x4a0005b4},
	{"L4_AP_REGION_l_L_86", 0x4a0005b0},
};
void omap4_regdump_cfg_ap_reg_bundle_86(void) {
	pr_info("cfg_ap_reg_bundle_86:\n");
	regdump(regdata_cfg_ap_reg_bundle_86, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_86));
}

const struct reginfo regdata_cfg_ap_reg_bundle_87[] = {
	{"L4_AP_REGION_l_H_87", 0x4a0005bc},
	{"L4_AP_REGION_l_L_87", 0x4a0005b8},
};
void omap4_regdump_cfg_ap_reg_bundle_87(void) {
	pr_info("cfg_ap_reg_bundle_87:\n");
	regdump(regdata_cfg_ap_reg_bundle_87, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_87));
}

const struct reginfo regdata_cfg_ap_reg_bundle_88[] = {
	{"L4_AP_REGION_l_H_88", 0x4a0005c4},
	{"L4_AP_REGION_l_L_88", 0x4a0005c0},
};
void omap4_regdump_cfg_ap_reg_bundle_88(void) {
	pr_info("cfg_ap_reg_bundle_88:\n");
	regdump(regdata_cfg_ap_reg_bundle_88, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_88));
}

const struct reginfo regdata_cfg_ap_reg_bundle_89[] = {
	{"L4_AP_REGION_l_H_89", 0x4a0005cc},
	{"L4_AP_REGION_l_L_89", 0x4a0005c8},
};
void omap4_regdump_cfg_ap_reg_bundle_89(void) {
	pr_info("cfg_ap_reg_bundle_89:\n");
	regdump(regdata_cfg_ap_reg_bundle_89, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_89));
}

const struct reginfo regdata_cfg_ap_reg_bundle_90[] = {
	{"L4_AP_REGION_l_H_90", 0x4a0005d4},
	{"L4_AP_REGION_l_L_90", 0x4a0005d0},
};
void omap4_regdump_cfg_ap_reg_bundle_90(void) {
	pr_info("cfg_ap_reg_bundle_90:\n");
	regdump(regdata_cfg_ap_reg_bundle_90, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_90));
}

const struct reginfo regdata_cfg_ap_reg_bundle_91[] = {
	{"L4_AP_REGION_l_H_91", 0x4a0005dc},
	{"L4_AP_REGION_l_L_91", 0x4a0005d8},
};
void omap4_regdump_cfg_ap_reg_bundle_91(void) {
	pr_info("cfg_ap_reg_bundle_91:\n");
	regdump(regdata_cfg_ap_reg_bundle_91, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_91));
}

const struct reginfo regdata_cfg_ap_reg_bundle_92[] = {
	{"L4_AP_REGION_l_H_92", 0x4a0005e4},
	{"L4_AP_REGION_l_L_92", 0x4a0005e0},
};
void omap4_regdump_cfg_ap_reg_bundle_92(void) {
	pr_info("cfg_ap_reg_bundle_92:\n");
	regdump(regdata_cfg_ap_reg_bundle_92, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_92));
}

const struct reginfo regdata_cfg_ap_reg_bundle_93[] = {
	{"L4_AP_REGION_l_H_93", 0x4a0005ec},
	{"L4_AP_REGION_l_L_93", 0x4a0005e8},
};
void omap4_regdump_cfg_ap_reg_bundle_93(void) {
	pr_info("cfg_ap_reg_bundle_93:\n");
	regdump(regdata_cfg_ap_reg_bundle_93, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_93));
}

const struct reginfo regdata_cfg_ap_reg_bundle_94[] = {
	{"L4_AP_REGION_l_H_94", 0x4a0005f4},
	{"L4_AP_REGION_l_L_94", 0x4a0005f0},
};
void omap4_regdump_cfg_ap_reg_bundle_94(void) {
	pr_info("cfg_ap_reg_bundle_94:\n");
	regdump(regdata_cfg_ap_reg_bundle_94, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_94));
}

const struct reginfo regdata_cfg_ap_reg_bundle_95[] = {
	{"L4_AP_REGION_l_H_95", 0x4a0005fc},
	{"L4_AP_REGION_l_L_95", 0x4a0005f8},
};
void omap4_regdump_cfg_ap_reg_bundle_95(void) {
	pr_info("cfg_ap_reg_bundle_95:\n");
	regdump(regdata_cfg_ap_reg_bundle_95, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_95));
}

const struct reginfo regdata_cfg_ap_reg_bundle_96[] = {
	{"L4_AP_REGION_l_H_96", 0x4a000604},
	{"L4_AP_REGION_l_L_96", 0x4a000600},
};
void omap4_regdump_cfg_ap_reg_bundle_96(void) {
	pr_info("cfg_ap_reg_bundle_96:\n");
	regdump(regdata_cfg_ap_reg_bundle_96, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_96));
}

const struct reginfo regdata_cfg_ap_reg_bundle_97[] = {
	{"L4_AP_REGION_l_H_97", 0x4a00060c},
	{"L4_AP_REGION_l_L_97", 0x4a000608},
};
void omap4_regdump_cfg_ap_reg_bundle_97(void) {
	pr_info("cfg_ap_reg_bundle_97:\n");
	regdump(regdata_cfg_ap_reg_bundle_97, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_97));
}

const struct reginfo regdata_cfg_ap_reg_bundle_98[] = {
	{"L4_AP_REGION_l_H_98", 0x4a000614},
	{"L4_AP_REGION_l_L_98", 0x4a000610},
};
void omap4_regdump_cfg_ap_reg_bundle_98(void) {
	pr_info("cfg_ap_reg_bundle_98:\n");
	regdump(regdata_cfg_ap_reg_bundle_98, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_98));
}

const struct reginfo regdata_cfg_ap_reg_bundle_99[] = {
	{"L4_AP_REGION_l_H_99", 0x4a00061c},
	{"L4_AP_REGION_l_L_99", 0x4a000618},
};
void omap4_regdump_cfg_ap_reg_bundle_99(void) {
	pr_info("cfg_ap_reg_bundle_99:\n");
	regdump(regdata_cfg_ap_reg_bundle_99, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_99));
}

const struct reginfo regdata_cfg_ap_reg_bundle_100[] = {
	{"L4_AP_REGION_l_H_100", 0x4a000624},
	{"L4_AP_REGION_l_L_100", 0x4a000620},
};
void omap4_regdump_cfg_ap_reg_bundle_100(void) {
	pr_info("cfg_ap_reg_bundle_100:\n");
	regdump(regdata_cfg_ap_reg_bundle_100, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_100));
}

const struct reginfo regdata_cfg_ap_reg_bundle_101[] = {
	{"L4_AP_REGION_l_H_101", 0x4a00062c},
	{"L4_AP_REGION_l_L_101", 0x4a000628},
};
void omap4_regdump_cfg_ap_reg_bundle_101(void) {
	pr_info("cfg_ap_reg_bundle_101:\n");
	regdump(regdata_cfg_ap_reg_bundle_101, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_101));
}

const struct reginfo regdata_cfg_ap_reg_bundle_102[] = {
	{"L4_AP_REGION_l_H_102", 0x4a000634},
	{"L4_AP_REGION_l_L_102", 0x4a000630},
};
void omap4_regdump_cfg_ap_reg_bundle_102(void) {
	pr_info("cfg_ap_reg_bundle_102:\n");
	regdump(regdata_cfg_ap_reg_bundle_102, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_102));
}

const struct reginfo regdata_cfg_ap_reg_bundle_103[] = {
	{"L4_AP_REGION_l_H_103", 0x4a00063c},
	{"L4_AP_REGION_l_L_103", 0x4a000638},
};
void omap4_regdump_cfg_ap_reg_bundle_103(void) {
	pr_info("cfg_ap_reg_bundle_103:\n");
	regdump(regdata_cfg_ap_reg_bundle_103, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_103));
}

const struct reginfo regdata_cfg_ap_reg_bundle_104[] = {
	{"L4_AP_REGION_l_H_104", 0x4a000644},
	{"L4_AP_REGION_l_L_104", 0x4a000640},
};
void omap4_regdump_cfg_ap_reg_bundle_104(void) {
	pr_info("cfg_ap_reg_bundle_104:\n");
	regdump(regdata_cfg_ap_reg_bundle_104, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_104));
}

const struct reginfo regdata_cfg_ap_reg_bundle_105[] = {
	{"L4_AP_REGION_l_H_105", 0x4a00064c},
	{"L4_AP_REGION_l_L_105", 0x4a000648},
};
void omap4_regdump_cfg_ap_reg_bundle_105(void) {
	pr_info("cfg_ap_reg_bundle_105:\n");
	regdump(regdata_cfg_ap_reg_bundle_105, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_105));
}

const struct reginfo regdata_cfg_ap_reg_bundle_106[] = {
	{"L4_AP_REGION_l_H_106", 0x4a000654},
	{"L4_AP_REGION_l_L_106", 0x4a000650},
};
void omap4_regdump_cfg_ap_reg_bundle_106(void) {
	pr_info("cfg_ap_reg_bundle_106:\n");
	regdump(regdata_cfg_ap_reg_bundle_106, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_106));
}

const struct reginfo regdata_cfg_ap_reg_bundle_107[] = {
	{"L4_AP_REGION_l_H_107", 0x4a00065c},
	{"L4_AP_REGION_l_L_107", 0x4a000658},
};
void omap4_regdump_cfg_ap_reg_bundle_107(void) {
	pr_info("cfg_ap_reg_bundle_107:\n");
	regdump(regdata_cfg_ap_reg_bundle_107, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_107));
}

const struct reginfo regdata_cfg_ap_reg_bundle_108[] = {
	{"L4_AP_REGION_l_H_108", 0x4a000664},
	{"L4_AP_REGION_l_L_108", 0x4a000660},
};
void omap4_regdump_cfg_ap_reg_bundle_108(void) {
	pr_info("cfg_ap_reg_bundle_108:\n");
	regdump(regdata_cfg_ap_reg_bundle_108, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_108));
}

const struct reginfo regdata_cfg_ap_reg_bundle_109[] = {
	{"L4_AP_REGION_l_H_109", 0x4a00066c},
	{"L4_AP_REGION_l_L_109", 0x4a000668},
};
void omap4_regdump_cfg_ap_reg_bundle_109(void) {
	pr_info("cfg_ap_reg_bundle_109:\n");
	regdump(regdata_cfg_ap_reg_bundle_109, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_109));
}

const struct reginfo regdata_cfg_ap_reg_bundle_110[] = {
	{"L4_AP_REGION_l_H_110", 0x4a000674},
	{"L4_AP_REGION_l_L_110", 0x4a000670},
};
void omap4_regdump_cfg_ap_reg_bundle_110(void) {
	pr_info("cfg_ap_reg_bundle_110:\n");
	regdump(regdata_cfg_ap_reg_bundle_110, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_110));
}

const struct reginfo regdata_cfg_ap_reg_bundle_111[] = {
	{"L4_AP_REGION_l_H_111", 0x4a00067c},
	{"L4_AP_REGION_l_L_111", 0x4a000678},
};
void omap4_regdump_cfg_ap_reg_bundle_111(void) {
	pr_info("cfg_ap_reg_bundle_111:\n");
	regdump(regdata_cfg_ap_reg_bundle_111, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_111));
}

const struct reginfo regdata_cfg_ap_reg_bundle_112[] = {
	{"L4_AP_REGION_l_H_112", 0x4a000684},
	{"L4_AP_REGION_l_L_112", 0x4a000680},
};
void omap4_regdump_cfg_ap_reg_bundle_112(void) {
	pr_info("cfg_ap_reg_bundle_112:\n");
	regdump(regdata_cfg_ap_reg_bundle_112, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_112));
}

const struct reginfo regdata_cfg_ap_reg_bundle_113[] = {
	{"L4_AP_REGION_l_H_113", 0x4a00068c},
	{"L4_AP_REGION_l_L_113", 0x4a000688},
};
void omap4_regdump_cfg_ap_reg_bundle_113(void) {
	pr_info("cfg_ap_reg_bundle_113:\n");
	regdump(regdata_cfg_ap_reg_bundle_113, ARRAY_SIZE(regdata_cfg_ap_reg_bundle_113));
}

const struct reginfo regdata_per_ta_uart3[] = {
	{"L4_TA_COMPONENT_H", 0x48021000},
	{"L4_TA_COMPONENT_L", 0x48021000},
	{"L4_TA_CORE_L", 0x48021018},
	{"L4_TA_CORE_H", 0x4802101c},
	{"L4_TA_AGENT_CONTROL_L", 0x48021020},
	{"L4_TA_AGENT_CONTROL_H", 0x48021024},
	{"L4_TA_AGENT_STATUS_H", 0x4802102c},
};
void omap4_regdump_per_ta_uart3(void) {
	pr_info("per_ta_uart3:\n");
	regdump(regdata_per_ta_uart3, ARRAY_SIZE(regdata_per_ta_uart3));
}

const struct reginfo regdata_per_ta_gptimer2[] = {
	{"L4_TA_COMPONENT_H", 0x48033000},
	{"L4_TA_COMPONENT_L", 0x48033000},
	{"L4_TA_CORE_L", 0x48033018},
	{"L4_TA_CORE_H", 0x4803301c},
	{"L4_TA_AGENT_CONTROL_L", 0x48033020},
	{"L4_TA_AGENT_CONTROL_H", 0x48033024},
	{"L4_TA_AGENT_STATUS_H", 0x4803302c},
};
void omap4_regdump_per_ta_gptimer2(void) {
	pr_info("per_ta_gptimer2:\n");
	regdump(regdata_per_ta_gptimer2, ARRAY_SIZE(regdata_per_ta_gptimer2));
}

const struct reginfo regdata_per_ta_gptimer3[] = {
	{"L4_TA_COMPONENT_H", 0x48035000},
	{"L4_TA_COMPONENT_L", 0x48035000},
	{"L4_TA_CORE_L", 0x48035018},
	{"L4_TA_CORE_H", 0x4803501c},
	{"L4_TA_AGENT_CONTROL_L", 0x48035020},
	{"L4_TA_AGENT_CONTROL_H", 0x48035024},
	{"L4_TA_AGENT_STATUS_H", 0x4803502c},
};
void omap4_regdump_per_ta_gptimer3(void) {
	pr_info("per_ta_gptimer3:\n");
	regdump(regdata_per_ta_gptimer3, ARRAY_SIZE(regdata_per_ta_gptimer3));
}

const struct reginfo regdata_per_ta_gptimer4[] = {
	{"L4_TA_COMPONENT_H", 0x48037000},
	{"L4_TA_COMPONENT_L", 0x48037000},
	{"L4_TA_CORE_L", 0x48037018},
	{"L4_TA_CORE_H", 0x4803701c},
	{"L4_TA_AGENT_CONTROL_L", 0x48037020},
	{"L4_TA_AGENT_CONTROL_H", 0x48037024},
	{"L4_TA_AGENT_STATUS_H", 0x4803702c},
};
void omap4_regdump_per_ta_gptimer4(void) {
	pr_info("per_ta_gptimer4:\n");
	regdump(regdata_per_ta_gptimer4, ARRAY_SIZE(regdata_per_ta_gptimer4));
}

const struct reginfo regdata_per_ta_gptimer9[] = {
	{"L4_TA_COMPONENT_H", 0x4803f000},
	{"L4_TA_COMPONENT_L", 0x4803f000},
	{"L4_TA_CORE_L", 0x4803f018},
	{"L4_TA_CORE_H", 0x4803f01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4803f020},
	{"L4_TA_AGENT_CONTROL_H", 0x4803f024},
	{"L4_TA_AGENT_STATUS_H", 0x4803f02c},
};
void omap4_regdump_per_ta_gptimer9(void) {
	pr_info("per_ta_gptimer9:\n");
	regdump(regdata_per_ta_gptimer9, ARRAY_SIZE(regdata_per_ta_gptimer9));
}

const struct reginfo regdata_per_ta_dss[] = {
	{"L4_TA_COMPONENT_H", 0x48050000},
	{"L4_TA_COMPONENT_L", 0x48050000},
	{"L4_TA_CORE_L", 0x48050018},
	{"L4_TA_CORE_H", 0x4805001c},
	{"L4_TA_AGENT_CONTROL_L", 0x48050020},
	{"L4_TA_AGENT_CONTROL_H", 0x48050024},
	{"L4_TA_AGENT_STATUS_H", 0x4805002c},
};
void omap4_regdump_per_ta_dss(void) {
	pr_info("per_ta_dss:\n");
	regdump(regdata_per_ta_dss, ARRAY_SIZE(regdata_per_ta_dss));
}

const struct reginfo regdata_per_ta_gpio2[] = {
	{"L4_TA_COMPONENT_H", 0x48056000},
	{"L4_TA_COMPONENT_L", 0x48056000},
	{"L4_TA_CORE_L", 0x48056018},
	{"L4_TA_CORE_H", 0x4805601c},
	{"L4_TA_AGENT_CONTROL_L", 0x48056020},
	{"L4_TA_AGENT_CONTROL_H", 0x48056024},
	{"L4_TA_AGENT_STATUS_H", 0x4805602c},
};
void omap4_regdump_per_ta_gpio2(void) {
	pr_info("per_ta_gpio2:\n");
	regdump(regdata_per_ta_gpio2, ARRAY_SIZE(regdata_per_ta_gpio2));
}

const struct reginfo regdata_per_ta_gpio3[] = {
	{"L4_TA_COMPONENT_H", 0x48058000},
	{"L4_TA_COMPONENT_L", 0x48058000},
	{"L4_TA_CORE_L", 0x48058018},
	{"L4_TA_CORE_H", 0x4805801c},
	{"L4_TA_AGENT_CONTROL_L", 0x48058020},
	{"L4_TA_AGENT_CONTROL_H", 0x48058024},
	{"L4_TA_AGENT_STATUS_H", 0x4805802c},
};
void omap4_regdump_per_ta_gpio3(void) {
	pr_info("per_ta_gpio3:\n");
	regdump(regdata_per_ta_gpio3, ARRAY_SIZE(regdata_per_ta_gpio3));
}

const struct reginfo regdata_per_ta_gpio4[] = {
	{"L4_TA_COMPONENT_H", 0x4805a000},
	{"L4_TA_COMPONENT_L", 0x4805a000},
	{"L4_TA_CORE_L", 0x4805a018},
	{"L4_TA_CORE_H", 0x4805a01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4805a020},
	{"L4_TA_AGENT_CONTROL_H", 0x4805a024},
	{"L4_TA_AGENT_STATUS_H", 0x4805a02c},
};
void omap4_regdump_per_ta_gpio4(void) {
	pr_info("per_ta_gpio4:\n");
	regdump(regdata_per_ta_gpio4, ARRAY_SIZE(regdata_per_ta_gpio4));
}

const struct reginfo regdata_per_ta_gpio5[] = {
	{"L4_TA_COMPONENT_H", 0x4805c000},
	{"L4_TA_COMPONENT_L", 0x4805c000},
	{"L4_TA_CORE_L", 0x4805c018},
	{"L4_TA_CORE_H", 0x4805c01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4805c020},
	{"L4_TA_AGENT_CONTROL_H", 0x4805c024},
	{"L4_TA_AGENT_STATUS_H", 0x4805c02c},
};
void omap4_regdump_per_ta_gpio5(void) {
	pr_info("per_ta_gpio5:\n");
	regdump(regdata_per_ta_gpio5, ARRAY_SIZE(regdata_per_ta_gpio5));
}

const struct reginfo regdata_per_ta_gpio6[] = {
	{"L4_TA_COMPONENT_H", 0x4805e000},
	{"L4_TA_COMPONENT_L", 0x4805e000},
	{"L4_TA_CORE_L", 0x4805e018},
	{"L4_TA_CORE_H", 0x4805e01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4805e020},
	{"L4_TA_AGENT_CONTROL_H", 0x4805e024},
	{"L4_TA_AGENT_STATUS_H", 0x4805e02c},
};
void omap4_regdump_per_ta_gpio6(void) {
	pr_info("per_ta_gpio6:\n");
	regdump(regdata_per_ta_gpio6, ARRAY_SIZE(regdata_per_ta_gpio6));
}

const struct reginfo regdata_per_ta_i2c3[] = {
	{"L4_TA_COMPONENT_H", 0x48061000},
	{"L4_TA_COMPONENT_L", 0x48061000},
	{"L4_TA_CORE_L", 0x48061018},
	{"L4_TA_CORE_H", 0x4806101c},
	{"L4_TA_AGENT_CONTROL_L", 0x48061020},
	{"L4_TA_AGENT_CONTROL_H", 0x48061024},
	{"L4_TA_AGENT_STATUS_H", 0x4806102c},
};
void omap4_regdump_per_ta_i2c3(void) {
	pr_info("per_ta_i2c3:\n");
	regdump(regdata_per_ta_i2c3, ARRAY_SIZE(regdata_per_ta_i2c3));
}

const struct reginfo regdata_per_ta_uart1[] = {
	{"L4_TA_COMPONENT_H", 0x4806b000},
	{"L4_TA_COMPONENT_L", 0x4806b000},
	{"L4_TA_CORE_L", 0x4806b018},
	{"L4_TA_CORE_H", 0x4806b01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4806b020},
	{"L4_TA_AGENT_CONTROL_H", 0x4806b024},
	{"L4_TA_AGENT_STATUS_H", 0x4806b02c},
};
void omap4_regdump_per_ta_uart1(void) {
	pr_info("per_ta_uart1:\n");
	regdump(regdata_per_ta_uart1, ARRAY_SIZE(regdata_per_ta_uart1));
}

const struct reginfo regdata_per_ta_uart2[] = {
	{"L4_TA_COMPONENT_H", 0x4806d000},
	{"L4_TA_COMPONENT_L", 0x4806d000},
	{"L4_TA_CORE_L", 0x4806d018},
	{"L4_TA_CORE_H", 0x4806d01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4806d020},
	{"L4_TA_AGENT_CONTROL_H", 0x4806d024},
	{"L4_TA_AGENT_STATUS_H", 0x4806d02c},
};
void omap4_regdump_per_ta_uart2(void) {
	pr_info("per_ta_uart2:\n");
	regdump(regdata_per_ta_uart2, ARRAY_SIZE(regdata_per_ta_uart2));
}

const struct reginfo regdata_per_ta_uart4[] = {
	{"L4_TA_COMPONENT_H", 0x4806f000},
	{"L4_TA_COMPONENT_L", 0x4806f000},
	{"L4_TA_CORE_L", 0x4806f018},
	{"L4_TA_CORE_H", 0x4806f01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4806f020},
	{"L4_TA_AGENT_CONTROL_H", 0x4806f024},
	{"L4_TA_AGENT_STATUS_H", 0x4806f02c},
};
void omap4_regdump_per_ta_uart4(void) {
	pr_info("per_ta_uart4:\n");
	regdump(regdata_per_ta_uart4, ARRAY_SIZE(regdata_per_ta_uart4));
}

const struct reginfo regdata_per_ta_i2c1[] = {
	{"L4_TA_COMPONENT_H", 0x48071000},
	{"L4_TA_COMPONENT_L", 0x48071000},
	{"L4_TA_CORE_L", 0x48071018},
	{"L4_TA_CORE_H", 0x4807101c},
	{"L4_TA_AGENT_CONTROL_L", 0x48071020},
	{"L4_TA_AGENT_CONTROL_H", 0x48071024},
	{"L4_TA_AGENT_STATUS_H", 0x4807102c},
};
void omap4_regdump_per_ta_i2c1(void) {
	pr_info("per_ta_i2c1:\n");
	regdump(regdata_per_ta_i2c1, ARRAY_SIZE(regdata_per_ta_i2c1));
}

const struct reginfo regdata_per_ta_i2c2[] = {
	{"L4_TA_COMPONENT_H", 0x48073000},
	{"L4_TA_COMPONENT_L", 0x48073000},
	{"L4_TA_CORE_L", 0x48073018},
	{"L4_TA_CORE_H", 0x4807301c},
	{"L4_TA_AGENT_CONTROL_L", 0x48073020},
	{"L4_TA_AGENT_CONTROL_H", 0x48073024},
	{"L4_TA_AGENT_STATUS_H", 0x4807302c},
};
void omap4_regdump_per_ta_i2c2(void) {
	pr_info("per_ta_i2c2:\n");
	regdump(regdata_per_ta_i2c2, ARRAY_SIZE(regdata_per_ta_i2c2));
}

const struct reginfo regdata_per_ta_slimbus2[] = {
	{"L4_TA_COMPONENT_H", 0x48077000},
	{"L4_TA_COMPONENT_L", 0x48077000},
	{"L4_TA_CORE_L", 0x48077018},
	{"L4_TA_CORE_H", 0x4807701c},
	{"L4_TA_AGENT_CONTROL_L", 0x48077020},
	{"L4_TA_AGENT_CONTROL_H", 0x48077024},
	{"L4_TA_AGENT_STATUS_H", 0x4807702c},
};
void omap4_regdump_per_ta_slimbus2(void) {
	pr_info("per_ta_slimbus2:\n");
	regdump(regdata_per_ta_slimbus2, ARRAY_SIZE(regdata_per_ta_slimbus2));
}

const struct reginfo regdata_per_ta_elm[] = {
	{"L4_TA_COMPONENT_H", 0x48079000},
	{"L4_TA_COMPONENT_L", 0x48079000},
	{"L4_TA_CORE_L", 0x48079018},
	{"L4_TA_CORE_H", 0x4807901c},
	{"L4_TA_AGENT_CONTROL_L", 0x48079020},
	{"L4_TA_AGENT_CONTROL_H", 0x48079024},
	{"L4_TA_AGENT_STATUS_H", 0x4807902c},
};
void omap4_regdump_per_ta_elm(void) {
	pr_info("per_ta_elm:\n");
	regdump(regdata_per_ta_elm, ARRAY_SIZE(regdata_per_ta_elm));
}

const struct reginfo regdata_per_ta_gptimer10[] = {
	{"L4_TA_COMPONENT_H", 0x48087000},
	{"L4_TA_COMPONENT_L", 0x48087000},
	{"L4_TA_CORE_L", 0x48087018},
	{"L4_TA_CORE_H", 0x4808701c},
	{"L4_TA_AGENT_CONTROL_L", 0x48087020},
	{"L4_TA_AGENT_CONTROL_H", 0x48087024},
	{"L4_TA_AGENT_STATUS_H", 0x4808702c},
};
void omap4_regdump_per_ta_gptimer10(void) {
	pr_info("per_ta_gptimer10:\n");
	regdump(regdata_per_ta_gptimer10, ARRAY_SIZE(regdata_per_ta_gptimer10));
}

const struct reginfo regdata_per_ta_gptimer11[] = {
	{"L4_TA_COMPONENT_H", 0x48089000},
	{"L4_TA_COMPONENT_L", 0x48089000},
	{"L4_TA_CORE_L", 0x48089018},
	{"L4_TA_CORE_H", 0x4808901c},
	{"L4_TA_AGENT_CONTROL_L", 0x48089020},
	{"L4_TA_AGENT_CONTROL_H", 0x48089024},
	{"L4_TA_AGENT_STATUS_H", 0x4808902c},
};
void omap4_regdump_per_ta_gptimer11(void) {
	pr_info("per_ta_gptimer11:\n");
	regdump(regdata_per_ta_gptimer11, ARRAY_SIZE(regdata_per_ta_gptimer11));
}

const struct reginfo regdata_per_ta_mcbsp4[] = {
	{"L4_TA_COMPONENT_H", 0x48097000},
	{"L4_TA_COMPONENT_L", 0x48097000},
	{"L4_TA_CORE_L", 0x48097018},
	{"L4_TA_CORE_H", 0x4809701c},
	{"L4_TA_AGENT_CONTROL_L", 0x48097020},
	{"L4_TA_AGENT_CONTROL_H", 0x48097024},
	{"L4_TA_AGENT_STATUS_H", 0x4809702c},
};
void omap4_regdump_per_ta_mcbsp4(void) {
	pr_info("per_ta_mcbsp4:\n");
	regdump(regdata_per_ta_mcbsp4, ARRAY_SIZE(regdata_per_ta_mcbsp4));
}

const struct reginfo regdata_per_ta_mcspi1[] = {
	{"L4_TA_COMPONENT_H", 0x48099000},
	{"L4_TA_COMPONENT_L", 0x48099000},
	{"L4_TA_CORE_L", 0x48099018},
	{"L4_TA_CORE_H", 0x4809901c},
	{"L4_TA_AGENT_CONTROL_L", 0x48099020},
	{"L4_TA_AGENT_CONTROL_H", 0x48099024},
	{"L4_TA_AGENT_STATUS_H", 0x4809902c},
};
void omap4_regdump_per_ta_mcspi1(void) {
	pr_info("per_ta_mcspi1:\n");
	regdump(regdata_per_ta_mcspi1, ARRAY_SIZE(regdata_per_ta_mcspi1));
}

const struct reginfo regdata_per_ta_mcspi2[] = {
	{"L4_TA_COMPONENT_H", 0x4809b000},
	{"L4_TA_COMPONENT_L", 0x4809b000},
	{"L4_TA_CORE_L", 0x4809b018},
	{"L4_TA_CORE_H", 0x4809b01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4809b020},
	{"L4_TA_AGENT_CONTROL_H", 0x4809b024},
	{"L4_TA_AGENT_STATUS_H", 0x4809b02c},
};
void omap4_regdump_per_ta_mcspi2(void) {
	pr_info("per_ta_mcspi2:\n");
	regdump(regdata_per_ta_mcspi2, ARRAY_SIZE(regdata_per_ta_mcspi2));
}

const struct reginfo regdata_per_ta_hsmmc1[] = {
	{"L4_TA_COMPONENT_H", 0x4809d000},
	{"L4_TA_COMPONENT_L", 0x4809d000},
	{"L4_TA_CORE_L", 0x4809d018},
	{"L4_TA_CORE_H", 0x4809d01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4809d020},
	{"L4_TA_AGENT_CONTROL_H", 0x4809d024},
	{"L4_TA_AGENT_STATUS_H", 0x4809d02c},
};
void omap4_regdump_per_ta_hsmmc1(void) {
	pr_info("per_ta_hsmmc1:\n");
	regdump(regdata_per_ta_hsmmc1, ARRAY_SIZE(regdata_per_ta_hsmmc1));
}

const struct reginfo regdata_per_ta_hsmmc3[] = {
	{"L4_TA_COMPONENT_H", 0x480ae000},
	{"L4_TA_COMPONENT_L", 0x480ae000},
	{"L4_TA_CORE_L", 0x480ae018},
	{"L4_TA_CORE_H", 0x480ae01c},
	{"L4_TA_AGENT_CONTROL_L", 0x480ae020},
	{"L4_TA_AGENT_CONTROL_H", 0x480ae024},
	{"L4_TA_AGENT_STATUS_H", 0x480ae02c},
};
void omap4_regdump_per_ta_hsmmc3(void) {
	pr_info("per_ta_hsmmc3:\n");
	regdump(regdata_per_ta_hsmmc3, ARRAY_SIZE(regdata_per_ta_hsmmc3));
}

const struct reginfo regdata_per_ta_hdq[] = {
	{"L4_TA_COMPONENT_H", 0x480b3000},
	{"L4_TA_COMPONENT_L", 0x480b3000},
	{"L4_TA_CORE_L", 0x480b3018},
	{"L4_TA_CORE_H", 0x480b301c},
	{"L4_TA_AGENT_CONTROL_L", 0x480b3020},
	{"L4_TA_AGENT_CONTROL_H", 0x480b3024},
	{"L4_TA_AGENT_STATUS_H", 0x480b302c},
};
void omap4_regdump_per_ta_hdq(void) {
	pr_info("per_ta_hdq:\n");
	regdump(regdata_per_ta_hdq, ARRAY_SIZE(regdata_per_ta_hdq));
}

const struct reginfo regdata_per_ta_hsmmc2[] = {
	{"L4_TA_COMPONENT_H", 0x480b5000},
	{"L4_TA_COMPONENT_L", 0x480b5000},
	{"L4_TA_CORE_L", 0x480b5018},
	{"L4_TA_CORE_H", 0x480b501c},
	{"L4_TA_AGENT_CONTROL_L", 0x480b5020},
	{"L4_TA_AGENT_CONTROL_H", 0x480b5024},
	{"L4_TA_AGENT_STATUS_H", 0x480b502c},
};
void omap4_regdump_per_ta_hsmmc2(void) {
	pr_info("per_ta_hsmmc2:\n");
	regdump(regdata_per_ta_hsmmc2, ARRAY_SIZE(regdata_per_ta_hsmmc2));
}

const struct reginfo regdata_per_ta_mcspi3[] = {
	{"L4_TA_COMPONENT_H", 0x480b9000},
	{"L4_TA_COMPONENT_L", 0x480b9000},
	{"L4_TA_CORE_L", 0x480b9018},
	{"L4_TA_CORE_H", 0x480b901c},
	{"L4_TA_AGENT_CONTROL_L", 0x480b9020},
	{"L4_TA_AGENT_CONTROL_H", 0x480b9024},
	{"L4_TA_AGENT_STATUS_H", 0x480b902c},
};
void omap4_regdump_per_ta_mcspi3(void) {
	pr_info("per_ta_mcspi3:\n");
	regdump(regdata_per_ta_mcspi3, ARRAY_SIZE(regdata_per_ta_mcspi3));
}

const struct reginfo regdata_per_ta_mcspi4[] = {
	{"L4_TA_COMPONENT_H", 0x480bb000},
	{"L4_TA_COMPONENT_L", 0x480bb000},
	{"L4_TA_CORE_L", 0x480bb018},
	{"L4_TA_CORE_H", 0x480bb01c},
	{"L4_TA_AGENT_CONTROL_L", 0x480bb020},
	{"L4_TA_AGENT_CONTROL_H", 0x480bb024},
	{"L4_TA_AGENT_STATUS_H", 0x480bb02c},
};
void omap4_regdump_per_ta_mcspi4(void) {
	pr_info("per_ta_mcspi4:\n");
	regdump(regdata_per_ta_mcspi4, ARRAY_SIZE(regdata_per_ta_mcspi4));
}

const struct reginfo regdata_per_ta_hsmmc4[] = {
	{"L4_TA_COMPONENT_H", 0x480d2000},
	{"L4_TA_COMPONENT_L", 0x480d2000},
	{"L4_TA_CORE_L", 0x480d2018},
	{"L4_TA_CORE_H", 0x480d201c},
	{"L4_TA_AGENT_CONTROL_L", 0x480d2020},
	{"L4_TA_AGENT_CONTROL_H", 0x480d2024},
	{"L4_TA_AGENT_STATUS_H", 0x480d202c},
};
void omap4_regdump_per_ta_hsmmc4(void) {
	pr_info("per_ta_hsmmc4:\n");
	regdump(regdata_per_ta_hsmmc4, ARRAY_SIZE(regdata_per_ta_hsmmc4));
}

const struct reginfo regdata_per_ta_hsmmc5[] = {
	{"L4_TA_COMPONENT_H", 0x480d6000},
	{"L4_TA_COMPONENT_L", 0x480d6000},
	{"L4_TA_CORE_L", 0x480d6018},
	{"L4_TA_CORE_H", 0x480d601c},
	{"L4_TA_AGENT_CONTROL_L", 0x480d6020},
	{"L4_TA_AGENT_CONTROL_H", 0x480d6024},
	{"L4_TA_AGENT_STATUS_H", 0x480d602c},
};
void omap4_regdump_per_ta_hsmmc5(void) {
	pr_info("per_ta_hsmmc5:\n");
	regdump(regdata_per_ta_hsmmc5, ARRAY_SIZE(regdata_per_ta_hsmmc5));
}

const struct reginfo regdata_per_ta_i2c4[] = {
	{"L4_TA_COMPONENT_H", 0x48351000},
	{"L4_TA_COMPONENT_L", 0x48351000},
	{"L4_TA_CORE_L", 0x48351018},
	{"L4_TA_CORE_H", 0x4835101c},
	{"L4_TA_AGENT_CONTROL_L", 0x48351020},
	{"L4_TA_AGENT_CONTROL_H", 0x48351024},
	{"L4_TA_AGENT_STATUS_H", 0x4835102c},
};
void omap4_regdump_per_ta_i2c4(void) {
	pr_info("per_ta_i2c4:\n");
	regdump(regdata_per_ta_i2c4, ARRAY_SIZE(regdata_per_ta_i2c4));
}

const struct reginfo regdata_cfg_ta_sysctrl_general_core[] = {
	{"L4_TA_COMPONENT_H", 0x4a003000},
	{"L4_TA_COMPONENT_L", 0x4a003000},
	{"L4_TA_CORE_L", 0x4a003018},
	{"L4_TA_CORE_H", 0x4a00301c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a003020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a003024},
	{"L4_TA_AGENT_STATUS_H", 0x4a00302c},
};
void omap4_regdump_cfg_ta_sysctrl_general_core(void) {
	pr_info("cfg_ta_sysctrl_general_core:\n");
	regdump(regdata_cfg_ta_sysctrl_general_core, ARRAY_SIZE(regdata_cfg_ta_sysctrl_general_core));
}

const struct reginfo regdata_cfg_ta_cm1[] = {
	{"L4_TA_COMPONENT_H", 0x4a005000},
	{"L4_TA_COMPONENT_L", 0x4a005000},
	{"L4_TA_CORE_L", 0x4a005018},
	{"L4_TA_CORE_H", 0x4a00501c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a005020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a005024},
	{"L4_TA_AGENT_STATUS_H", 0x4a00502c},
};
void omap4_regdump_cfg_ta_cm1(void) {
	pr_info("cfg_ta_cm1:\n");
	regdump(regdata_cfg_ta_cm1, ARRAY_SIZE(regdata_cfg_ta_cm1));
}

const struct reginfo regdata_cfg_ta_cm2[] = {
	{"L4_TA_COMPONENT_H", 0x4a00a000},
	{"L4_TA_COMPONENT_L", 0x4a00a000},
	{"L4_TA_CORE_L", 0x4a00a018},
	{"L4_TA_CORE_H", 0x4a00a01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a00a020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a00a024},
	{"L4_TA_AGENT_STATUS_H", 0x4a00a02c},
};
void omap4_regdump_cfg_ta_cm2(void) {
	pr_info("cfg_ta_cm2:\n");
	regdump(regdata_cfg_ta_cm2, ARRAY_SIZE(regdata_cfg_ta_cm2));
}

const struct reginfo regdata_cfg_ta_sdma[] = {
	{"L4_TA_COMPONENT_H", 0x4a057000},
	{"L4_TA_COMPONENT_L", 0x4a057000},
	{"L4_TA_CORE_L", 0x4a057018},
	{"L4_TA_CORE_H", 0x4a05701c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a057020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a057024},
	{"L4_TA_AGENT_STATUS_H", 0x4a05702c},
};
void omap4_regdump_cfg_ta_sdma(void) {
	pr_info("cfg_ta_sdma:\n");
	regdump(regdata_cfg_ta_sdma, ARRAY_SIZE(regdata_cfg_ta_sdma));
}

const struct reginfo regdata_cfg_ta_hsi[] = {
	{"L4_TA_COMPONENT_H", 0x4a05c000},
	{"L4_TA_COMPONENT_L", 0x4a05c000},
	{"L4_TA_CORE_L", 0x4a05c018},
	{"L4_TA_CORE_H", 0x4a05c01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a05c020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a05c024},
	{"L4_TA_AGENT_STATUS_H", 0x4a05c02c},
};
void omap4_regdump_cfg_ta_hsi(void) {
	pr_info("cfg_ta_hsi:\n");
	regdump(regdata_cfg_ta_hsi, ARRAY_SIZE(regdata_cfg_ta_hsi));
}

const struct reginfo regdata_cfg_ta_sar_rom[] = {
	{"L4_TA_COMPONENT_H", 0x4a060000},
	{"L4_TA_COMPONENT_L", 0x4a060000},
	{"L4_TA_CORE_L", 0x4a060018},
	{"L4_TA_CORE_H", 0x4a06001c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a060020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a060024},
	{"L4_TA_AGENT_STATUS_H", 0x4a06002c},
};
void omap4_regdump_cfg_ta_sar_rom(void) {
	pr_info("cfg_ta_sar_rom:\n");
	regdump(regdata_cfg_ta_sar_rom, ARRAY_SIZE(regdata_cfg_ta_sar_rom));
}

const struct reginfo regdata_cfg_ta_hsusbtll[] = {
	{"L4_TA_COMPONENT_H", 0x4a063000},
	{"L4_TA_COMPONENT_L", 0x4a063000},
	{"L4_TA_CORE_L", 0x4a063018},
	{"L4_TA_CORE_H", 0x4a06301c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a063020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a063024},
	{"L4_TA_AGENT_STATUS_H", 0x4a06302c},
};
void omap4_regdump_cfg_ta_hsusbtll(void) {
	pr_info("cfg_ta_hsusbtll:\n");
	regdump(regdata_cfg_ta_hsusbtll, ARRAY_SIZE(regdata_cfg_ta_hsusbtll));
}

const struct reginfo regdata_cfg_ta_usbhosths[] = {
	{"L4_TA_COMPONENT_H", 0x4a065000},
	{"L4_TA_COMPONENT_L", 0x4a065000},
	{"L4_TA_CORE_L", 0x4a065018},
	{"L4_TA_CORE_H", 0x4a06501c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a065020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a065024},
	{"L4_TA_AGENT_STATUS_H", 0x4a06502c},
};
void omap4_regdump_cfg_ta_usbhosths(void) {
	pr_info("cfg_ta_usbhosths:\n");
	regdump(regdata_cfg_ta_usbhosths, ARRAY_SIZE(regdata_cfg_ta_usbhosths));
}

const struct reginfo regdata_cfg_ta_dsp[] = {
	{"L4_TA_COMPONENT_H", 0x4a067000},
	{"L4_TA_COMPONENT_L", 0x4a067000},
	{"L4_TA_CORE_L", 0x4a067018},
	{"L4_TA_CORE_H", 0x4a06701c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a067020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a067024},
	{"L4_TA_AGENT_STATUS_H", 0x4a06702c},
};
void omap4_regdump_cfg_ta_dsp(void) {
	pr_info("cfg_ta_dsp:\n");
	regdump(regdata_cfg_ta_dsp, ARRAY_SIZE(regdata_cfg_ta_dsp));
}

const struct reginfo regdata_cfg_ta_usbfs[] = {
	{"L4_TA_COMPONENT_H", 0x4a0aa000},
	{"L4_TA_COMPONENT_L", 0x4a0aa000},
	{"L4_TA_CORE_L", 0x4a0aa018},
	{"L4_TA_CORE_H", 0x4a0aa01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0aa020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0aa024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0aa02c},
};
void omap4_regdump_cfg_ta_usbfs(void) {
	pr_info("cfg_ta_usbfs:\n");
	regdump(regdata_cfg_ta_usbfs, ARRAY_SIZE(regdata_cfg_ta_usbfs));
}

const struct reginfo regdata_cfg_ta_usbotghs[] = {
	{"L4_TA_COMPONENT_H", 0x4a0ac000},
	{"L4_TA_COMPONENT_L", 0x4a0ac000},
	{"L4_TA_CORE_L", 0x4a0ac018},
	{"L4_TA_CORE_H", 0x4a0ac01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0ac020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0ac024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0ac02c},
};
void omap4_regdump_cfg_ta_usbotghs(void) {
	pr_info("cfg_ta_usbotghs:\n");
	regdump(regdata_cfg_ta_usbotghs, ARRAY_SIZE(regdata_cfg_ta_usbotghs));
}

const struct reginfo regdata_cfg_ta_usbphy[] = {
	{"L4_TA_COMPONENT_H", 0x4a0ae000},
	{"L4_TA_COMPONENT_L", 0x4a0ae000},
	{"L4_TA_CORE_L", 0x4a0ae018},
	{"L4_TA_CORE_H", 0x4a0ae01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0ae020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0ae024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0ae02c},
};
void omap4_regdump_cfg_ta_usbphy(void) {
	pr_info("cfg_ta_usbphy:\n");
	regdump(regdata_cfg_ta_usbphy, ARRAY_SIZE(regdata_cfg_ta_usbphy));
}

const struct reginfo regdata_cfg_ta_sr1[] = {
	{"L4_TA_COMPONENT_H", 0x4a0da000},
	{"L4_TA_COMPONENT_L", 0x4a0da000},
	{"L4_TA_CORE_L", 0x4a0da018},
	{"L4_TA_CORE_H", 0x4a0da01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0da020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0da024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0da02c},
};
void omap4_regdump_cfg_ta_sr1(void) {
	pr_info("cfg_ta_sr1:\n");
	regdump(regdata_cfg_ta_sr1, ARRAY_SIZE(regdata_cfg_ta_sr1));
}

const struct reginfo regdata_cfg_ta_sr2[] = {
	{"L4_TA_COMPONENT_H", 0x4a0dc000},
	{"L4_TA_COMPONENT_L", 0x4a0dc000},
	{"L4_TA_CORE_L", 0x4a0dc018},
	{"L4_TA_CORE_H", 0x4a0dc01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0dc020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0dc024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0dc02c},
};
void omap4_regdump_cfg_ta_sr2(void) {
	pr_info("cfg_ta_sr2:\n");
	regdump(regdata_cfg_ta_sr2, ARRAY_SIZE(regdata_cfg_ta_sr2));
}

const struct reginfo regdata_cfg_ta_sr3[] = {
	{"L4_TA_COMPONENT_H", 0x4a0de000},
	{"L4_TA_COMPONENT_L", 0x4a0de000},
	{"L4_TA_CORE_L", 0x4a0de018},
	{"L4_TA_CORE_H", 0x4a0de01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0de020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0de024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0de02c},
};
void omap4_regdump_cfg_ta_sr3(void) {
	pr_info("cfg_ta_sr3:\n");
	regdump(regdata_cfg_ta_sr3, ARRAY_SIZE(regdata_cfg_ta_sr3));
}

const struct reginfo regdata_cfg_ta_mailbox[] = {
	{"L4_TA_COMPONENT_H", 0x4a0f5000},
	{"L4_TA_COMPONENT_L", 0x4a0f5000},
	{"L4_TA_CORE_L", 0x4a0f5018},
	{"L4_TA_CORE_H", 0x4a0f501c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0f5020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0f5024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0f502c},
};
void omap4_regdump_cfg_ta_mailbox(void) {
	pr_info("cfg_ta_mailbox:\n");
	regdump(regdata_cfg_ta_mailbox, ARRAY_SIZE(regdata_cfg_ta_mailbox));
}

const struct reginfo regdata_cfg_ta_spinlock[] = {
	{"L4_TA_COMPONENT_H", 0x4a0f7000},
	{"L4_TA_COMPONENT_L", 0x4a0f7000},
	{"L4_TA_CORE_L", 0x4a0f7018},
	{"L4_TA_CORE_H", 0x4a0f701c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a0f7020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a0f7024},
	{"L4_TA_AGENT_STATUS_H", 0x4a0f702c},
};
void omap4_regdump_cfg_ta_spinlock(void) {
	pr_info("cfg_ta_spinlock:\n");
	regdump(regdata_cfg_ta_spinlock, ARRAY_SIZE(regdata_cfg_ta_spinlock));
}

const struct reginfo regdata_cfg_ta_sysctrl_padconf_core[] = {
	{"L4_TA_COMPONENT_H", 0x4a101000},
	{"L4_TA_COMPONENT_L", 0x4a101000},
	{"L4_TA_CORE_L", 0x4a101018},
	{"L4_TA_CORE_H", 0x4a10101c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a101020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a101024},
	{"L4_TA_AGENT_STATUS_H", 0x4a10102c},
};
void omap4_regdump_cfg_ta_sysctrl_padconf_core(void) {
	pr_info("cfg_ta_sysctrl_padconf_core:\n");
	regdump(regdata_cfg_ta_sysctrl_padconf_core, ARRAY_SIZE(regdata_cfg_ta_sysctrl_padconf_core));
}

const struct reginfo regdata_cfg_ta_facedetect[] = {
	{"L4_TA_COMPONENT_H", 0x4a10b000},
	{"L4_TA_COMPONENT_L", 0x4a10b000},
	{"L4_TA_CORE_L", 0x4a10b018},
	{"L4_TA_CORE_H", 0x4a10b01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a10b020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a10b024},
	{"L4_TA_AGENT_STATUS_H", 0x4a10b02c},
};
void omap4_regdump_cfg_ta_facedetect(void) {
	pr_info("cfg_ta_facedetect:\n");
	regdump(regdata_cfg_ta_facedetect, ARRAY_SIZE(regdata_cfg_ta_facedetect));
}

const struct reginfo regdata_cfg_ta_emiffw[] = {
	{"L4_TA_COMPONENT_H", 0x4a20d000},
	{"L4_TA_COMPONENT_L", 0x4a20d000},
	{"L4_TA_CORE_L", 0x4a20d018},
	{"L4_TA_CORE_H", 0x4a20d01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a20d020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a20d024},
	{"L4_TA_AGENT_STATUS_H", 0x4a20d02c},
};
void omap4_regdump_cfg_ta_emiffw(void) {
	pr_info("cfg_ta_emiffw:\n");
	regdump(regdata_cfg_ta_emiffw, ARRAY_SIZE(regdata_cfg_ta_emiffw));
}

const struct reginfo regdata_cfg_ta_gpmcfw[] = {
	{"L4_TA_COMPONENT_H", 0x4a211000},
	{"L4_TA_COMPONENT_L", 0x4a211000},
	{"L4_TA_CORE_L", 0x4a211018},
	{"L4_TA_CORE_H", 0x4a21101c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a211020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a211024},
	{"L4_TA_AGENT_STATUS_H", 0x4a21102c},
};
void omap4_regdump_cfg_ta_gpmcfw(void) {
	pr_info("cfg_ta_gpmcfw:\n");
	regdump(regdata_cfg_ta_gpmcfw, ARRAY_SIZE(regdata_cfg_ta_gpmcfw));
}

const struct reginfo regdata_cfg_ta_ocmcramfw[] = {
	{"L4_TA_COMPONENT_H", 0x4a213000},
	{"L4_TA_COMPONENT_L", 0x4a213000},
	{"L4_TA_CORE_L", 0x4a213018},
	{"L4_TA_CORE_H", 0x4a21301c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a213020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a213024},
	{"L4_TA_AGENT_STATUS_H", 0x4a21302c},
};
void omap4_regdump_cfg_ta_ocmcramfw(void) {
	pr_info("cfg_ta_ocmcramfw:\n");
	regdump(regdata_cfg_ta_ocmcramfw, ARRAY_SIZE(regdata_cfg_ta_ocmcramfw));
}

const struct reginfo regdata_cfg_ta_sgxfw[] = {
	{"L4_TA_COMPONENT_H", 0x4a215000},
	{"L4_TA_COMPONENT_L", 0x4a215000},
	{"L4_TA_CORE_L", 0x4a215018},
	{"L4_TA_CORE_H", 0x4a21501c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a215020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a215024},
	{"L4_TA_AGENT_STATUS_H", 0x4a21502c},
};
void omap4_regdump_cfg_ta_sgxfw(void) {
	pr_info("cfg_ta_sgxfw:\n");
	regdump(regdata_cfg_ta_sgxfw, ARRAY_SIZE(regdata_cfg_ta_sgxfw));
}

const struct reginfo regdata_cfg_ta_issfw[] = {
	{"L4_TA_COMPONENT_H", 0x4a217000},
	{"L4_TA_COMPONENT_L", 0x4a217000},
	{"L4_TA_CORE_L", 0x4a217018},
	{"L4_TA_CORE_H", 0x4a21701c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a217020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a217024},
	{"L4_TA_AGENT_STATUS_H", 0x4a21702c},
};
void omap4_regdump_cfg_ta_issfw(void) {
	pr_info("cfg_ta_issfw:\n");
	regdump(regdata_cfg_ta_issfw, ARRAY_SIZE(regdata_cfg_ta_issfw));
}

const struct reginfo regdata_cfg_ta_cortexm3fw[] = {
	{"L4_TA_COMPONENT_H", 0x4a219000},
	{"L4_TA_COMPONENT_L", 0x4a219000},
	{"L4_TA_CORE_L", 0x4a219018},
	{"L4_TA_CORE_H", 0x4a21901c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a219020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a219024},
	{"L4_TA_AGENT_STATUS_H", 0x4a21902c},
};
void omap4_regdump_cfg_ta_cortexm3fw(void) {
	pr_info("cfg_ta_cortexm3fw:\n");
	regdump(regdata_cfg_ta_cortexm3fw, ARRAY_SIZE(regdata_cfg_ta_cortexm3fw));
}

const struct reginfo regdata_cfg_ta_dssfw[] = {
	{"L4_TA_COMPONENT_H", 0x4a21d000},
	{"L4_TA_COMPONENT_L", 0x4a21d000},
	{"L4_TA_CORE_L", 0x4a21d018},
	{"L4_TA_CORE_H", 0x4a21d01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a21d020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a21d024},
	{"L4_TA_AGENT_STATUS_H", 0x4a21d02c},
};
void omap4_regdump_cfg_ta_dssfw(void) {
	pr_info("cfg_ta_dssfw:\n");
	regdump(regdata_cfg_ta_dssfw, ARRAY_SIZE(regdata_cfg_ta_dssfw));
}

const struct reginfo regdata_cfg_ta_sl2fw[] = {
	{"L4_TA_COMPONENT_H", 0x4a21f000},
	{"L4_TA_COMPONENT_L", 0x4a21f000},
	{"L4_TA_CORE_L", 0x4a21f018},
	{"L4_TA_CORE_H", 0x4a21f01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a21f020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a21f024},
	{"L4_TA_AGENT_STATUS_H", 0x4a21f02c},
};
void omap4_regdump_cfg_ta_sl2fw(void) {
	pr_info("cfg_ta_sl2fw:\n");
	regdump(regdata_cfg_ta_sl2fw, ARRAY_SIZE(regdata_cfg_ta_sl2fw));
}

const struct reginfo regdata_cfg_ta_ivahdfw[] = {
	{"L4_TA_COMPONENT_H", 0x4a221000},
	{"L4_TA_COMPONENT_L", 0x4a221000},
	{"L4_TA_CORE_L", 0x4a221018},
	{"L4_TA_CORE_H", 0x4a22101c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a221020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a221024},
	{"L4_TA_AGENT_STATUS_H", 0x4a22102c},
};
void omap4_regdump_cfg_ta_ivahdfw(void) {
	pr_info("cfg_ta_ivahdfw:\n");
	regdump(regdata_cfg_ta_ivahdfw, ARRAY_SIZE(regdata_cfg_ta_ivahdfw));
}

const struct reginfo regdata_cfg_ta_emussfw[] = {
	{"L4_TA_COMPONENT_H", 0x4a227000},
	{"L4_TA_COMPONENT_L", 0x4a227000},
	{"L4_TA_CORE_L", 0x4a227018},
	{"L4_TA_CORE_H", 0x4a22701c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a227020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a227024},
	{"L4_TA_AGENT_STATUS_H", 0x4a22702c},
};
void omap4_regdump_cfg_ta_emussfw(void) {
	pr_info("cfg_ta_emussfw:\n");
	regdump(regdata_cfg_ta_emussfw, ARRAY_SIZE(regdata_cfg_ta_emussfw));
}

const struct reginfo regdata_cfg_ta_abefw[] = {
	{"L4_TA_COMPONENT_H", 0x4a229000},
	{"L4_TA_COMPONENT_L", 0x4a229000},
	{"L4_TA_CORE_L", 0x4a229018},
	{"L4_TA_CORE_H", 0x4a22901c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a229020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a229024},
	{"L4_TA_AGENT_STATUS_H", 0x4a22902c},
};
void omap4_regdump_cfg_ta_abefw(void) {
	pr_info("cfg_ta_abefw:\n");
	regdump(regdata_cfg_ta_abefw, ARRAY_SIZE(regdata_cfg_ta_abefw));
}

const struct reginfo regdata_wkup_ta_32ktimer[] = {
	{"L4_TA_COMPONENT_H", 0x4a305000},
	{"L4_TA_COMPONENT_L", 0x4a305000},
	{"L4_TA_CORE_L", 0x4a305018},
	{"L4_TA_CORE_H", 0x4a30501c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a305020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a305024},
	{"L4_TA_AGENT_STATUS_H", 0x4a30502c},
};
void omap4_regdump_wkup_ta_32ktimer(void) {
	pr_info("wkup_ta_32ktimer:\n");
	regdump(regdata_wkup_ta_32ktimer, ARRAY_SIZE(regdata_wkup_ta_32ktimer));
}

const struct reginfo regdata_wkup_ta_prm[] = {
	{"L4_TA_COMPONENT_H", 0x4a308000},
	{"L4_TA_COMPONENT_L", 0x4a308000},
	{"L4_TA_CORE_L", 0x4a308018},
	{"L4_TA_CORE_H", 0x4a30801c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a308020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a308024},
	{"L4_TA_AGENT_STATUS_H", 0x4a30802c},
};
void omap4_regdump_wkup_ta_prm(void) {
	pr_info("wkup_ta_prm:\n");
	regdump(regdata_wkup_ta_prm, ARRAY_SIZE(regdata_wkup_ta_prm));
}

const struct reginfo regdata_wkup_ta_scrm[] = {
	{"L4_TA_COMPONENT_H", 0x4a30b000},
	{"L4_TA_COMPONENT_L", 0x4a30b000},
	{"L4_TA_CORE_L", 0x4a30b018},
	{"L4_TA_CORE_H", 0x4a30b01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a30b020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a30b024},
	{"L4_TA_AGENT_STATUS_H", 0x4a30b02c},
};
void omap4_regdump_wkup_ta_scrm(void) {
	pr_info("wkup_ta_scrm:\n");
	regdump(regdata_wkup_ta_scrm, ARRAY_SIZE(regdata_wkup_ta_scrm));
}

const struct reginfo regdata_wkup_ta_sysctrl_general_wkup[] = {
	{"L4_TA_COMPONENT_H", 0x4a30d000},
	{"L4_TA_COMPONENT_L", 0x4a30d000},
	{"L4_TA_CORE_L", 0x4a30d018},
	{"L4_TA_CORE_H", 0x4a30d01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a30d020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a30d024},
	{"L4_TA_AGENT_STATUS_H", 0x4a30d02c},
};
void omap4_regdump_wkup_ta_sysctrl_general_wkup(void) {
	pr_info("wkup_ta_sysctrl_general_wkup:\n");
	regdump(regdata_wkup_ta_sysctrl_general_wkup, ARRAY_SIZE(regdata_wkup_ta_sysctrl_general_wkup));
}

const struct reginfo regdata_wkup_ta_gpio1[] = {
	{"L4_TA_COMPONENT_H", 0x4a311000},
	{"L4_TA_COMPONENT_L", 0x4a311000},
	{"L4_TA_CORE_L", 0x4a311018},
	{"L4_TA_CORE_H", 0x4a31101c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a311020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a311024},
	{"L4_TA_AGENT_STATUS_H", 0x4a31102c},
};
void omap4_regdump_wkup_ta_gpio1(void) {
	pr_info("wkup_ta_gpio1:\n");
	regdump(regdata_wkup_ta_gpio1, ARRAY_SIZE(regdata_wkup_ta_gpio1));
}

const struct reginfo regdata_wkup_ta_wdtimer2[] = {
	{"L4_TA_COMPONENT_H", 0x4a315000},
	{"L4_TA_COMPONENT_L", 0x4a315000},
	{"L4_TA_CORE_L", 0x4a315018},
	{"L4_TA_CORE_H", 0x4a31501c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a315020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a315024},
	{"L4_TA_AGENT_STATUS_H", 0x4a31502c},
};
void omap4_regdump_wkup_ta_wdtimer2(void) {
	pr_info("wkup_ta_wdtimer2:\n");
	regdump(regdata_wkup_ta_wdtimer2, ARRAY_SIZE(regdata_wkup_ta_wdtimer2));
}

const struct reginfo regdata_wkup_ta_dm_timer1ms_1[] = {
	{"L4_TA_COMPONENT_H", 0x4a319000},
	{"L4_TA_COMPONENT_L", 0x4a319000},
	{"L4_TA_CORE_L", 0x4a319018},
	{"L4_TA_CORE_H", 0x4a31901c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a319020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a319024},
	{"L4_TA_AGENT_STATUS_H", 0x4a31902c},
};
void omap4_regdump_wkup_ta_dm_timer1ms_1(void) {
	pr_info("wkup_ta_dm_timer1ms_1:\n");
	regdump(regdata_wkup_ta_dm_timer1ms_1, ARRAY_SIZE(regdata_wkup_ta_dm_timer1ms_1));
}

const struct reginfo regdata_wkup_ta_keyboard[] = {
	{"L4_TA_COMPONENT_H", 0x4a31d000},
	{"L4_TA_COMPONENT_L", 0x4a31d000},
	{"L4_TA_CORE_L", 0x4a31d018},
	{"L4_TA_CORE_H", 0x4a31d01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a31d020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a31d024},
	{"L4_TA_AGENT_STATUS_H", 0x4a31d02c},
};
void omap4_regdump_wkup_ta_keyboard(void) {
	pr_info("wkup_ta_keyboard:\n");
	regdump(regdata_wkup_ta_keyboard, ARRAY_SIZE(regdata_wkup_ta_keyboard));
}

const struct reginfo regdata_wkup_ta_sysctrl_padconf_wkup[] = {
	{"L4_TA_COMPONENT_H", 0x4a31f000},
	{"L4_TA_COMPONENT_L", 0x4a31f000},
	{"L4_TA_CORE_L", 0x4a31f018},
	{"L4_TA_CORE_H", 0x4a31f01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a31f020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a31f024},
	{"L4_TA_AGENT_STATUS_H", 0x4a31f02c},
};
void omap4_regdump_wkup_ta_sysctrl_padconf_wkup(void) {
	pr_info("wkup_ta_sysctrl_padconf_wkup:\n");
	regdump(regdata_wkup_ta_sysctrl_padconf_wkup, ARRAY_SIZE(regdata_wkup_ta_sysctrl_padconf_wkup));
}

const struct reginfo regdata_wkup_ta_sar_ram[] = {
	{"L4_TA_COMPONENT_H", 0x4a32a000},
	{"L4_TA_COMPONENT_L", 0x4a32a000},
	{"L4_TA_CORE_L", 0x4a32a018},
	{"L4_TA_CORE_H", 0x4a32a01c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a32a020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a32a024},
	{"L4_TA_AGENT_STATUS_H", 0x4a32a02c},
};
void omap4_regdump_wkup_ta_sar_ram(void) {
	pr_info("wkup_ta_sar_ram:\n");
	regdump(regdata_wkup_ta_sar_ram, ARRAY_SIZE(regdata_wkup_ta_sar_ram));
}

const struct reginfo regdata_cfg_ta_l4wkup[] = {
	{"L4_TA_COMPONENT_H", 0x4a340000},
	{"L4_TA_COMPONENT_L", 0x4a340000},
	{"L4_TA_CORE_L", 0x4a340018},
	{"L4_TA_CORE_H", 0x4a34001c},
	{"L4_TA_AGENT_CONTROL_L", 0x4a340020},
	{"L4_TA_AGENT_CONTROL_H", 0x4a340024},
	{"L4_TA_AGENT_STATUS_H", 0x4a34002c},
};
void omap4_regdump_cfg_ta_l4wkup(void) {
	pr_info("cfg_ta_l4wkup:\n");
	regdump(regdata_cfg_ta_l4wkup, ARRAY_SIZE(regdata_cfg_ta_l4wkup));
}

const struct reginfo regdata_per_ia_0[] = {
	{"L4_IA_COMPONENT_L", 0x48000800},
	{"L4_IA_COMPONENT_H", 0x48000804},
	{"L4_IA_CORE_L", 0x48000818},
	{"L4_IA_CORE_H", 0x4800081c},
	{"L4_IA_AGENT_CONTROL_L", 0x48000820},
	{"L4_IA_AGENT_CONTROL_H", 0x48000824},
	{"L4_IA_AGENT_STATUS_L", 0x48000828},
	{"L4_IA_AGENT_STATUS_H", 0x4800082c},
	{"L4_IA_ERROR_LOG_L", 0x48000858},
	{"L4_IA_ERROR_LOG_H", 0x4800085c},
	{"L4_IA_ERROR_LOG_ADDR_L", 0x48000860},
	{"L4_IA_ERROR_LOG_ADDR_H", 0x48000864},
};
void omap4_regdump_per_ia_0(void) {
	pr_info("per_ia_0:\n");
	regdump(regdata_per_ia_0, ARRAY_SIZE(regdata_per_ia_0));
}

const struct reginfo regdata_cfg_ia_0[] = {
	{"L4_IA_COMPONENT_L", 0x4a000800},
	{"L4_IA_COMPONENT_H", 0x4a000804},
	{"L4_IA_CORE_L", 0x4a000818},
	{"L4_IA_CORE_H", 0x4a00081c},
	{"L4_IA_AGENT_CONTROL_L", 0x4a000820},
	{"L4_IA_AGENT_CONTROL_H", 0x4a000824},
	{"L4_IA_AGENT_STATUS_L", 0x4a000828},
	{"L4_IA_AGENT_STATUS_H", 0x4a00082c},
	{"L4_IA_ERROR_LOG_L", 0x4a000858},
	{"L4_IA_ERROR_LOG_H", 0x4a00085c},
	{"L4_IA_ERROR_LOG_ADDR_L", 0x4a000860},
	{"L4_IA_ERROR_LOG_ADDR_H", 0x4a000864},
};
void omap4_regdump_cfg_ia_0(void) {
	pr_info("cfg_ia_0:\n");
	regdump(regdata_cfg_ia_0, ARRAY_SIZE(regdata_cfg_ia_0));
}

const struct reginfo regdata_wkup_ia_0[] = {
	{"L4_IA_COMPONENT_L", 0x4a300800},
	{"L4_IA_COMPONENT_H", 0x4a300804},
	{"L4_IA_CORE_L", 0x4a300818},
	{"L4_IA_CORE_H", 0x4a30081c},
	{"L4_IA_AGENT_CONTROL_L", 0x4a300820},
	{"L4_IA_AGENT_CONTROL_H", 0x4a300824},
	{"L4_IA_AGENT_STATUS_L", 0x4a300828},
	{"L4_IA_AGENT_STATUS_H", 0x4a30082c},
	{"L4_IA_ERROR_LOG_L", 0x4a300858},
	{"L4_IA_ERROR_LOG_H", 0x4a30085c},
	{"L4_IA_ERROR_LOG_ADDR_L", 0x4a300860},
	{"L4_IA_ERROR_LOG_ADDR_H", 0x4a300864},
};
void omap4_regdump_wkup_ia_0(void) {
	pr_info("wkup_ia_0:\n");
	regdump(regdata_wkup_ia_0, ARRAY_SIZE(regdata_wkup_ia_0));
}

const struct reginfo regdata_per_ap[] = {
	{"L4_AP_COMPONENT_L", 0x48000000},
	{"L4_AP_COMPONENT_H", 0x48000004},
};
void omap4_regdump_per_ap(void) {
	pr_info("per_ap:\n");
	regdump(regdata_per_ap, ARRAY_SIZE(regdata_per_ap));
	omap4_regdump_per_ap_channel_0();
	omap4_regdump_per_ap_channel_1();
	omap4_regdump_per_ap_channel_2();
	omap4_regdump_per_ap_channel_3();
	omap4_regdump_per_ap_channel_4();
	omap4_regdump_per_ap_channel_5();
	omap4_regdump_per_ap_channel_6();
	omap4_regdump_per_ap_channel_7();
	omap4_regdump_per_ap_reg_bundle_8();
	omap4_regdump_per_ap_reg_bundle_9();
	omap4_regdump_per_ap_reg_bundle_10();
	omap4_regdump_per_ap_reg_bundle_11();
	omap4_regdump_per_ap_reg_bundle_12();
	omap4_regdump_per_ap_reg_bundle_13();
	omap4_regdump_per_ap_reg_bundle_14();
	omap4_regdump_per_ap_reg_bundle_15();
	omap4_regdump_per_ap_reg_bundle_16();
	omap4_regdump_per_ap_reg_bundle_17();
	omap4_regdump_per_ap_reg_bundle_18();
	omap4_regdump_per_ap_reg_bundle_19();
	omap4_regdump_per_ap_reg_bundle_20();
	omap4_regdump_per_ap_reg_bundle_21();
	omap4_regdump_per_ap_reg_bundle_22();
	omap4_regdump_per_ap_reg_bundle_23();
	omap4_regdump_per_ap_reg_bundle_24();
	omap4_regdump_per_ap_reg_bundle_25();
	omap4_regdump_per_ap_reg_bundle_26();
	omap4_regdump_per_ap_reg_bundle_27();
	omap4_regdump_per_ap_reg_bundle_28();
	omap4_regdump_per_ap_reg_bundle_29();
	omap4_regdump_per_ap_reg_bundle_30();
	omap4_regdump_per_ap_reg_bundle_31();
	omap4_regdump_per_ap_reg_bundle_32();
	omap4_regdump_per_ap_reg_bundle_33();
	omap4_regdump_per_ap_reg_bundle_34();
	omap4_regdump_per_ap_reg_bundle_35();
	omap4_regdump_per_ap_reg_bundle_36();
	omap4_regdump_per_ap_reg_bundle_37();
	omap4_regdump_per_ap_reg_bundle_38();
	omap4_regdump_per_ap_reg_bundle_39();
	omap4_regdump_per_ap_reg_bundle_40();
	omap4_regdump_per_ap_reg_bundle_41();
	omap4_regdump_per_ap_reg_bundle_42();
	omap4_regdump_per_ap_reg_bundle_43();
	omap4_regdump_per_ap_reg_bundle_44();
	omap4_regdump_per_ap_reg_bundle_45();
	omap4_regdump_per_ap_reg_bundle_46();
	omap4_regdump_per_ap_reg_bundle_47();
	omap4_regdump_per_ap_reg_bundle_48();
	omap4_regdump_per_ap_reg_bundle_49();
	omap4_regdump_per_ap_reg_bundle_50();
	omap4_regdump_per_ap_reg_bundle_51();
	omap4_regdump_per_ap_reg_bundle_52();
	omap4_regdump_per_ap_reg_bundle_53();
	omap4_regdump_per_ap_reg_bundle_54();
	omap4_regdump_per_ap_reg_bundle_55();
	omap4_regdump_per_ap_reg_bundle_56();
	omap4_regdump_per_ap_reg_bundle_57();
	omap4_regdump_per_ap_reg_bundle_58();
	omap4_regdump_per_ap_reg_bundle_59();
	omap4_regdump_per_ap_reg_bundle_60();
	omap4_regdump_per_ap_reg_bundle_61();
	omap4_regdump_per_ap_reg_bundle_62();
	omap4_regdump_per_ap_reg_bundle_63();
	omap4_regdump_per_ap_reg_bundle_64();
	omap4_regdump_per_ap_reg_bundle_65();
	omap4_regdump_per_ap_reg_bundle_66();
	omap4_regdump_per_ap_reg_bundle_67();
	omap4_regdump_per_ap_reg_bundle_68();
	omap4_regdump_per_ap_reg_bundle_69();
	omap4_regdump_per_ap_reg_bundle_70();
	omap4_regdump_per_ap_reg_bundle_71();
	omap4_regdump_per_ap_reg_bundle_72();
	omap4_regdump_per_ap_reg_bundle_73();
	omap4_regdump_per_ap_reg_bundle_74();
	omap4_regdump_per_ap_reg_bundle_75();
	omap4_regdump_per_ap_reg_bundle_76();
	omap4_regdump_per_ap_reg_bundle_77();
	omap4_regdump_per_ap_reg_bundle_78();
	omap4_regdump_per_ap_reg_bundle_79();
	omap4_regdump_per_ap_reg_bundle_80();
	omap4_regdump_per_ap_reg_bundle_81();
	omap4_regdump_per_ap_reg_bundle_82();
	omap4_regdump_per_ap_reg_bundle_83();
	omap4_regdump_per_ap_reg_bundle_84();
	omap4_regdump_per_ap_reg_bundle_85();
	omap4_regdump_per_ap_reg_bundle_86();
	omap4_regdump_per_ap_reg_bundle_87();
	omap4_regdump_per_ap_reg_bundle_88();
	omap4_regdump_per_ap_reg_bundle_89();
	omap4_regdump_per_ap_reg_bundle_90();
	omap4_regdump_per_ap_reg_bundle_91();
	omap4_regdump_per_ap_reg_bundle_92();
	omap4_regdump_per_ap_reg_bundle_93();
	omap4_regdump_per_ap_reg_bundle_94();
	omap4_regdump_per_ap_reg_bundle_95();
	omap4_regdump_per_ap_reg_bundle_96();
}

const struct reginfo regdata_per_ap_channel_0[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_0", 0x48000204},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_0", 0x48000200},
	{"L4_AP_PROT_GROUP_ROLES_k_H_0", 0x48000284},
	{"L4_AP_PROT_GROUP_ROLES_k_L_0", 0x48000280},
	{"L4_AP_REGION_l_H_0", 0x48000304},
	{"L4_AP_REGION_l_L_0", 0x48000300},
	{"L4_AP_SEGMENT_i_H_0", 0x48000104},
	{"L4_AP_SEGMENT_i_L_0", 0x48000100},
};
void omap4_regdump_per_ap_channel_0(void) {
	pr_info("per_ap_channel_0:\n");
	regdump(regdata_per_ap_channel_0, ARRAY_SIZE(regdata_per_ap_channel_0));
}

const struct reginfo regdata_per_ap_channel_1[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_1", 0x4800020c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_1", 0x48000208},
	{"L4_AP_PROT_GROUP_ROLES_k_H_1", 0x4800028c},
	{"L4_AP_PROT_GROUP_ROLES_k_L_1", 0x48000288},
	{"L4_AP_REGION_l_H_1", 0x4800030c},
	{"L4_AP_REGION_l_L_1", 0x48000308},
	{"L4_AP_SEGMENT_i_H_1", 0x4800010c},
	{"L4_AP_SEGMENT_i_L_1", 0x48000108},
};
void omap4_regdump_per_ap_channel_1(void) {
	pr_info("per_ap_channel_1:\n");
	regdump(regdata_per_ap_channel_1, ARRAY_SIZE(regdata_per_ap_channel_1));
}

const struct reginfo regdata_per_ap_channel_2[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_2", 0x48000214},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_2", 0x48000210},
	{"L4_AP_PROT_GROUP_ROLES_k_H_2", 0x48000294},
	{"L4_AP_PROT_GROUP_ROLES_k_L_2", 0x48000290},
	{"L4_AP_REGION_l_H_2", 0x48000314},
	{"L4_AP_REGION_l_L_2", 0x48000310},
};
void omap4_regdump_per_ap_channel_2(void) {
	pr_info("per_ap_channel_2:\n");
	regdump(regdata_per_ap_channel_2, ARRAY_SIZE(regdata_per_ap_channel_2));
}

const struct reginfo regdata_per_ap_channel_3[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_3", 0x4800021c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_3", 0x48000218},
	{"L4_AP_PROT_GROUP_ROLES_k_H_3", 0x4800029c},
	{"L4_AP_PROT_GROUP_ROLES_k_L_3", 0x48000298},
	{"L4_AP_REGION_l_H_3", 0x4800031c},
	{"L4_AP_REGION_l_L_3", 0x48000318},
};
void omap4_regdump_per_ap_channel_3(void) {
	pr_info("per_ap_channel_3:\n");
	regdump(regdata_per_ap_channel_3, ARRAY_SIZE(regdata_per_ap_channel_3));
}

const struct reginfo regdata_per_ap_channel_4[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_4", 0x48000224},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_4", 0x48000220},
	{"L4_AP_PROT_GROUP_ROLES_k_H_4", 0x480002a4},
	{"L4_AP_PROT_GROUP_ROLES_k_L_4", 0x480002a0},
	{"L4_AP_REGION_l_H_4", 0x48000324},
	{"L4_AP_REGION_l_L_4", 0x48000320},
};
void omap4_regdump_per_ap_channel_4(void) {
	pr_info("per_ap_channel_4:\n");
	regdump(regdata_per_ap_channel_4, ARRAY_SIZE(regdata_per_ap_channel_4));
}

const struct reginfo regdata_per_ap_channel_5[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_5", 0x4800022c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_5", 0x48000228},
	{"L4_AP_PROT_GROUP_ROLES_k_H_5", 0x480002ac},
	{"L4_AP_PROT_GROUP_ROLES_k_L_5", 0x480002a8},
	{"L4_AP_REGION_l_H_5", 0x4800032c},
	{"L4_AP_REGION_l_L_5", 0x48000328},
};
void omap4_regdump_per_ap_channel_5(void) {
	pr_info("per_ap_channel_5:\n");
	regdump(regdata_per_ap_channel_5, ARRAY_SIZE(regdata_per_ap_channel_5));
}

const struct reginfo regdata_per_ap_channel_6[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_6", 0x48000234},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_6", 0x48000230},
	{"L4_AP_PROT_GROUP_ROLES_k_H_6", 0x480002b4},
	{"L4_AP_PROT_GROUP_ROLES_k_L_6", 0x480002b0},
	{"L4_AP_REGION_l_H_6", 0x48000334},
	{"L4_AP_REGION_l_L_6", 0x48000330},
};
void omap4_regdump_per_ap_channel_6(void) {
	pr_info("per_ap_channel_6:\n");
	regdump(regdata_per_ap_channel_6, ARRAY_SIZE(regdata_per_ap_channel_6));
}

const struct reginfo regdata_per_ap_channel_7[] = {
	{"L4_AP_PROT_GROUP_MEMBERS_k_H_7", 0x4800023c},
	{"L4_AP_PROT_GROUP_MEMBERS_k_L_7", 0x48000238},
	{"L4_AP_PROT_GROUP_ROLES_k_H_7", 0x480002bc},
	{"L4_AP_PROT_GROUP_ROLES_k_L_7", 0x480002b8},
	{"L4_AP_REGION_l_H_7", 0x4800033c},
	{"L4_AP_REGION_l_L_7", 0x48000338},
};
void omap4_regdump_per_ap_channel_7(void) {
	pr_info("per_ap_channel_7:\n");
	regdump(regdata_per_ap_channel_7, ARRAY_SIZE(regdata_per_ap_channel_7));
}

const struct reginfo regdata_per_ap_reg_bundle_8[] = {
	{"L4_AP_REGION_l_H_8", 0x48000344},
	{"L4_AP_REGION_l_L_8", 0x48000340},
};
void omap4_regdump_per_ap_reg_bundle_8(void) {
	pr_info("per_ap_reg_bundle_8:\n");
	regdump(regdata_per_ap_reg_bundle_8, ARRAY_SIZE(regdata_per_ap_reg_bundle_8));
}

const struct reginfo regdata_per_ap_reg_bundle_9[] = {
	{"L4_AP_REGION_l_H_9", 0x4800034c},
	{"L4_AP_REGION_l_L_9", 0x48000348},
};
void omap4_regdump_per_ap_reg_bundle_9(void) {
	pr_info("per_ap_reg_bundle_9:\n");
	regdump(regdata_per_ap_reg_bundle_9, ARRAY_SIZE(regdata_per_ap_reg_bundle_9));
}

const struct reginfo regdata_per_ap_reg_bundle_10[] = {
	{"L4_AP_REGION_l_H_10", 0x48000354},
	{"L4_AP_REGION_l_L_10", 0x48000350},
};
void omap4_regdump_per_ap_reg_bundle_10(void) {
	pr_info("per_ap_reg_bundle_10:\n");
	regdump(regdata_per_ap_reg_bundle_10, ARRAY_SIZE(regdata_per_ap_reg_bundle_10));
}

const struct reginfo regdata_per_ap_reg_bundle_11[] = {
	{"L4_AP_REGION_l_H_11", 0x4800035c},
	{"L4_AP_REGION_l_L_11", 0x48000358},
};
void omap4_regdump_per_ap_reg_bundle_11(void) {
	pr_info("per_ap_reg_bundle_11:\n");
	regdump(regdata_per_ap_reg_bundle_11, ARRAY_SIZE(regdata_per_ap_reg_bundle_11));
}

const struct reginfo regdata_per_ap_reg_bundle_12[] = {
	{"L4_AP_REGION_l_H_12", 0x48000364},
	{"L4_AP_REGION_l_L_12", 0x48000360},
};
void omap4_regdump_per_ap_reg_bundle_12(void) {
	pr_info("per_ap_reg_bundle_12:\n");
	regdump(regdata_per_ap_reg_bundle_12, ARRAY_SIZE(regdata_per_ap_reg_bundle_12));
}

const struct reginfo regdata_per_ap_reg_bundle_13[] = {
	{"L4_AP_REGION_l_H_13", 0x4800036c},
	{"L4_AP_REGION_l_L_13", 0x48000368},
};
void omap4_regdump_per_ap_reg_bundle_13(void) {
	pr_info("per_ap_reg_bundle_13:\n");
	regdump(regdata_per_ap_reg_bundle_13, ARRAY_SIZE(regdata_per_ap_reg_bundle_13));
}

const struct reginfo regdata_per_ap_reg_bundle_14[] = {
	{"L4_AP_REGION_l_H_14", 0x48000374},
	{"L4_AP_REGION_l_L_14", 0x48000370},
};
void omap4_regdump_per_ap_reg_bundle_14(void) {
	pr_info("per_ap_reg_bundle_14:\n");
	regdump(regdata_per_ap_reg_bundle_14, ARRAY_SIZE(regdata_per_ap_reg_bundle_14));
}

const struct reginfo regdata_per_ap_reg_bundle_15[] = {
	{"L4_AP_REGION_l_H_15", 0x4800037c},
	{"L4_AP_REGION_l_L_15", 0x48000378},
};
void omap4_regdump_per_ap_reg_bundle_15(void) {
	pr_info("per_ap_reg_bundle_15:\n");
	regdump(regdata_per_ap_reg_bundle_15, ARRAY_SIZE(regdata_per_ap_reg_bundle_15));
}

const struct reginfo regdata_per_ap_reg_bundle_16[] = {
	{"L4_AP_REGION_l_H_16", 0x48000384},
	{"L4_AP_REGION_l_L_16", 0x48000380},
};
void omap4_regdump_per_ap_reg_bundle_16(void) {
	pr_info("per_ap_reg_bundle_16:\n");
	regdump(regdata_per_ap_reg_bundle_16, ARRAY_SIZE(regdata_per_ap_reg_bundle_16));
}

const struct reginfo regdata_per_ap_reg_bundle_17[] = {
	{"L4_AP_REGION_l_H_17", 0x4800038c},
	{"L4_AP_REGION_l_L_17", 0x48000388},
};
void omap4_regdump_per_ap_reg_bundle_17(void) {
	pr_info("per_ap_reg_bundle_17:\n");
	regdump(regdata_per_ap_reg_bundle_17, ARRAY_SIZE(regdata_per_ap_reg_bundle_17));
}

const struct reginfo regdata_per_ap_reg_bundle_18[] = {
	{"L4_AP_REGION_l_H_18", 0x48000394},
	{"L4_AP_REGION_l_L_18", 0x48000390},
};
void omap4_regdump_per_ap_reg_bundle_18(void) {
	pr_info("per_ap_reg_bundle_18:\n");
	regdump(regdata_per_ap_reg_bundle_18, ARRAY_SIZE(regdata_per_ap_reg_bundle_18));
}

const struct reginfo regdata_per_ap_reg_bundle_19[] = {
	{"L4_AP_REGION_l_H_19", 0x4800039c},
	{"L4_AP_REGION_l_L_19", 0x48000398},
};
void omap4_regdump_per_ap_reg_bundle_19(void) {
	pr_info("per_ap_reg_bundle_19:\n");
	regdump(regdata_per_ap_reg_bundle_19, ARRAY_SIZE(regdata_per_ap_reg_bundle_19));
}

const struct reginfo regdata_per_ap_reg_bundle_20[] = {
	{"L4_AP_REGION_l_H_20", 0x480003a4},
	{"L4_AP_REGION_l_L_20", 0x480003a0},
};
void omap4_regdump_per_ap_reg_bundle_20(void) {
	pr_info("per_ap_reg_bundle_20:\n");
	regdump(regdata_per_ap_reg_bundle_20, ARRAY_SIZE(regdata_per_ap_reg_bundle_20));
}

const struct reginfo regdata_per_ap_reg_bundle_21[] = {
	{"L4_AP_REGION_l_H_21", 0x480003ac},
	{"L4_AP_REGION_l_L_21", 0x480003a8},
};
void omap4_regdump_per_ap_reg_bundle_21(void) {
	pr_info("per_ap_reg_bundle_21:\n");
	regdump(regdata_per_ap_reg_bundle_21, ARRAY_SIZE(regdata_per_ap_reg_bundle_21));
}

const struct reginfo regdata_per_ap_reg_bundle_22[] = {
	{"L4_AP_REGION_l_H_22", 0x480003b4},
	{"L4_AP_REGION_l_L_22", 0x480003b0},
};
void omap4_regdump_per_ap_reg_bundle_22(void) {
	pr_info("per_ap_reg_bundle_22:\n");
	regdump(regdata_per_ap_reg_bundle_22, ARRAY_SIZE(regdata_per_ap_reg_bundle_22));
}

const struct reginfo regdata_per_ap_reg_bundle_23[] = {
	{"L4_AP_REGION_l_H_23", 0x480003bc},
	{"L4_AP_REGION_l_L_23", 0x480003b8},
};
void omap4_regdump_per_ap_reg_bundle_23(void) {
	pr_info("per_ap_reg_bundle_23:\n");
	regdump(regdata_per_ap_reg_bundle_23, ARRAY_SIZE(regdata_per_ap_reg_bundle_23));
}

const struct reginfo regdata_per_ap_reg_bundle_24[] = {
	{"L4_AP_REGION_l_H_24", 0x480003c4},
	{"L4_AP_REGION_l_L_24", 0x480003c0},
};
void omap4_regdump_per_ap_reg_bundle_24(void) {
	pr_info("per_ap_reg_bundle_24:\n");
	regdump(regdata_per_ap_reg_bundle_24, ARRAY_SIZE(regdata_per_ap_reg_bundle_24));
}

const struct reginfo regdata_per_ap_reg_bundle_25[] = {
	{"L4_AP_REGION_l_H_25", 0x480003cc},
	{"L4_AP_REGION_l_L_25", 0x480003c8},
};
void omap4_regdump_per_ap_reg_bundle_25(void) {
	pr_info("per_ap_reg_bundle_25:\n");
	regdump(regdata_per_ap_reg_bundle_25, ARRAY_SIZE(regdata_per_ap_reg_bundle_25));
}

const struct reginfo regdata_per_ap_reg_bundle_26[] = {
	{"L4_AP_REGION_l_H_26", 0x480003d4},
	{"L4_AP_REGION_l_L_26", 0x480003d0},
};
void omap4_regdump_per_ap_reg_bundle_26(void) {
	pr_info("per_ap_reg_bundle_26:\n");
	regdump(regdata_per_ap_reg_bundle_26, ARRAY_SIZE(regdata_per_ap_reg_bundle_26));
}

const struct reginfo regdata_per_ap_reg_bundle_27[] = {
	{"L4_AP_REGION_l_H_27", 0x480003dc},
	{"L4_AP_REGION_l_L_27", 0x480003d8},
};
void omap4_regdump_per_ap_reg_bundle_27(void) {
	pr_info("per_ap_reg_bundle_27:\n");
	regdump(regdata_per_ap_reg_bundle_27, ARRAY_SIZE(regdata_per_ap_reg_bundle_27));
}

const struct reginfo regdata_per_ap_reg_bundle_28[] = {
	{"L4_AP_REGION_l_H_28", 0x480003e4},
	{"L4_AP_REGION_l_L_28", 0x480003e0},
};
void omap4_regdump_per_ap_reg_bundle_28(void) {
	pr_info("per_ap_reg_bundle_28:\n");
	regdump(regdata_per_ap_reg_bundle_28, ARRAY_SIZE(regdata_per_ap_reg_bundle_28));
}

const struct reginfo regdata_per_ap_reg_bundle_29[] = {
	{"L4_AP_REGION_l_H_29", 0x480003ec},
	{"L4_AP_REGION_l_L_29", 0x480003e8},
};
void omap4_regdump_per_ap_reg_bundle_29(void) {
	pr_info("per_ap_reg_bundle_29:\n");
	regdump(regdata_per_ap_reg_bundle_29, ARRAY_SIZE(regdata_per_ap_reg_bundle_29));
}

const struct reginfo regdata_per_ap_reg_bundle_30[] = {
	{"L4_AP_REGION_l_H_30", 0x480003f4},
	{"L4_AP_REGION_l_L_30", 0x480003f0},
};
void omap4_regdump_per_ap_reg_bundle_30(void) {
	pr_info("per_ap_reg_bundle_30:\n");
	regdump(regdata_per_ap_reg_bundle_30, ARRAY_SIZE(regdata_per_ap_reg_bundle_30));
}

const struct reginfo regdata_per_ap_reg_bundle_31[] = {
	{"L4_AP_REGION_l_H_31", 0x480003fc},
	{"L4_AP_REGION_l_L_31", 0x480003f8},
};
void omap4_regdump_per_ap_reg_bundle_31(void) {
	pr_info("per_ap_reg_bundle_31:\n");
	regdump(regdata_per_ap_reg_bundle_31, ARRAY_SIZE(regdata_per_ap_reg_bundle_31));
}

const struct reginfo regdata_per_ap_reg_bundle_32[] = {
	{"L4_AP_REGION_l_H_32", 0x48000404},
	{"L4_AP_REGION_l_L_32", 0x48000400},
};
void omap4_regdump_per_ap_reg_bundle_32(void) {
	pr_info("per_ap_reg_bundle_32:\n");
	regdump(regdata_per_ap_reg_bundle_32, ARRAY_SIZE(regdata_per_ap_reg_bundle_32));
}

const struct reginfo regdata_per_ap_reg_bundle_33[] = {
	{"L4_AP_REGION_l_H_33", 0x4800040c},
	{"L4_AP_REGION_l_L_33", 0x48000408},
};
void omap4_regdump_per_ap_reg_bundle_33(void) {
	pr_info("per_ap_reg_bundle_33:\n");
	regdump(regdata_per_ap_reg_bundle_33, ARRAY_SIZE(regdata_per_ap_reg_bundle_33));
}

const struct reginfo regdata_per_ap_reg_bundle_34[] = {
	{"L4_AP_REGION_l_H_34", 0x48000414},
	{"L4_AP_REGION_l_L_34", 0x48000410},
};
void omap4_regdump_per_ap_reg_bundle_34(void) {
	pr_info("per_ap_reg_bundle_34:\n");
	regdump(regdata_per_ap_reg_bundle_34, ARRAY_SIZE(regdata_per_ap_reg_bundle_34));
}

const struct reginfo regdata_per_ap_reg_bundle_35[] = {
	{"L4_AP_REGION_l_H_35", 0x4800041c},
	{"L4_AP_REGION_l_L_35", 0x48000418},
};
void omap4_regdump_per_ap_reg_bundle_35(void) {
	pr_info("per_ap_reg_bundle_35:\n");
	regdump(regdata_per_ap_reg_bundle_35, ARRAY_SIZE(regdata_per_ap_reg_bundle_35));
}

const struct reginfo regdata_per_ap_reg_bundle_36[] = {
	{"L4_AP_REGION_l_H_36", 0x48000424},
	{"L4_AP_REGION_l_L_36", 0x48000420},
};
void omap4_regdump_per_ap_reg_bundle_36(void) {
	pr_info("per_ap_reg_bundle_36:\n");
	regdump(regdata_per_ap_reg_bundle_36, ARRAY_SIZE(regdata_per_ap_reg_bundle_36));
}

const struct reginfo regdata_per_ap_reg_bundle_37[] = {
	{"L4_AP_REGION_l_H_37", 0x4800042c},
	{"L4_AP_REGION_l_L_37", 0x48000428},
};
void omap4_regdump_per_ap_reg_bundle_37(void) {
	pr_info("per_ap_reg_bundle_37:\n");
	regdump(regdata_per_ap_reg_bundle_37, ARRAY_SIZE(regdata_per_ap_reg_bundle_37));
}

const struct reginfo regdata_per_ap_reg_bundle_38[] = {
	{"L4_AP_REGION_l_H_38", 0x48000434},
	{"L4_AP_REGION_l_L_38", 0x48000430},
};
void omap4_regdump_per_ap_reg_bundle_38(void) {
	pr_info("per_ap_reg_bundle_38:\n");
	regdump(regdata_per_ap_reg_bundle_38, ARRAY_SIZE(regdata_per_ap_reg_bundle_38));
}

const struct reginfo regdata_per_ap_reg_bundle_39[] = {
	{"L4_AP_REGION_l_H_39", 0x4800043c},
	{"L4_AP_REGION_l_L_39", 0x48000438},
};
void omap4_regdump_per_ap_reg_bundle_39(void) {
	pr_info("per_ap_reg_bundle_39:\n");
	regdump(regdata_per_ap_reg_bundle_39, ARRAY_SIZE(regdata_per_ap_reg_bundle_39));
}

const struct reginfo regdata_per_ap_reg_bundle_40[] = {
	{"L4_AP_REGION_l_H_40", 0x48000444},
	{"L4_AP_REGION_l_L_40", 0x48000440},
};
void omap4_regdump_per_ap_reg_bundle_40(void) {
	pr_info("per_ap_reg_bundle_40:\n");
	regdump(regdata_per_ap_reg_bundle_40, ARRAY_SIZE(regdata_per_ap_reg_bundle_40));
}

const struct reginfo regdata_per_ap_reg_bundle_41[] = {
	{"L4_AP_REGION_l_H_41", 0x4800044c},
	{"L4_AP_REGION_l_L_41", 0x48000448},
};
void omap4_regdump_per_ap_reg_bundle_41(void) {
	pr_info("per_ap_reg_bundle_41:\n");
	regdump(regdata_per_ap_reg_bundle_41, ARRAY_SIZE(regdata_per_ap_reg_bundle_41));
}

const struct reginfo regdata_per_ap_reg_bundle_42[] = {
	{"L4_AP_REGION_l_H_42", 0x48000454},
	{"L4_AP_REGION_l_L_42", 0x48000450},
};
void omap4_regdump_per_ap_reg_bundle_42(void) {
	pr_info("per_ap_reg_bundle_42:\n");
	regdump(regdata_per_ap_reg_bundle_42, ARRAY_SIZE(regdata_per_ap_reg_bundle_42));
}

const struct reginfo regdata_per_ap_reg_bundle_43[] = {
	{"L4_AP_REGION_l_H_43", 0x4800045c},
	{"L4_AP_REGION_l_L_43", 0x48000458},
};
void omap4_regdump_per_ap_reg_bundle_43(void) {
	pr_info("per_ap_reg_bundle_43:\n");
	regdump(regdata_per_ap_reg_bundle_43, ARRAY_SIZE(regdata_per_ap_reg_bundle_43));
}

const struct reginfo regdata_per_ap_reg_bundle_44[] = {
	{"L4_AP_REGION_l_H_44", 0x48000464},
	{"L4_AP_REGION_l_L_44", 0x48000460},
};
void omap4_regdump_per_ap_reg_bundle_44(void) {
	pr_info("per_ap_reg_bundle_44:\n");
	regdump(regdata_per_ap_reg_bundle_44, ARRAY_SIZE(regdata_per_ap_reg_bundle_44));
}

const struct reginfo regdata_per_ap_reg_bundle_45[] = {
	{"L4_AP_REGION_l_H_45", 0x4800046c},
	{"L4_AP_REGION_l_L_45", 0x48000468},
};
void omap4_regdump_per_ap_reg_bundle_45(void) {
	pr_info("per_ap_reg_bundle_45:\n");
	regdump(regdata_per_ap_reg_bundle_45, ARRAY_SIZE(regdata_per_ap_reg_bundle_45));
}

const struct reginfo regdata_per_ap_reg_bundle_46[] = {
	{"L4_AP_REGION_l_H_46", 0x48000474},
	{"L4_AP_REGION_l_L_46", 0x48000470},
};
void omap4_regdump_per_ap_reg_bundle_46(void) {
	pr_info("per_ap_reg_bundle_46:\n");
	regdump(regdata_per_ap_reg_bundle_46, ARRAY_SIZE(regdata_per_ap_reg_bundle_46));
}

const struct reginfo regdata_per_ap_reg_bundle_47[] = {
	{"L4_AP_REGION_l_H_47", 0x4800047c},
	{"L4_AP_REGION_l_L_47", 0x48000478},
};
void omap4_regdump_per_ap_reg_bundle_47(void) {
	pr_info("per_ap_reg_bundle_47:\n");
	regdump(regdata_per_ap_reg_bundle_47, ARRAY_SIZE(regdata_per_ap_reg_bundle_47));
}

const struct reginfo regdata_per_ap_reg_bundle_48[] = {
	{"L4_AP_REGION_l_H_48", 0x48000484},
	{"L4_AP_REGION_l_L_48", 0x48000480},
};
void omap4_regdump_per_ap_reg_bundle_48(void) {
	pr_info("per_ap_reg_bundle_48:\n");
	regdump(regdata_per_ap_reg_bundle_48, ARRAY_SIZE(regdata_per_ap_reg_bundle_48));
}

const struct reginfo regdata_per_ap_reg_bundle_49[] = {
	{"L4_AP_REGION_l_H_49", 0x4800048c},
	{"L4_AP_REGION_l_L_49", 0x48000488},
};
void omap4_regdump_per_ap_reg_bundle_49(void) {
	pr_info("per_ap_reg_bundle_49:\n");
	regdump(regdata_per_ap_reg_bundle_49, ARRAY_SIZE(regdata_per_ap_reg_bundle_49));
}

const struct reginfo regdata_per_ap_reg_bundle_50[] = {
	{"L4_AP_REGION_l_H_50", 0x48000494},
	{"L4_AP_REGION_l_L_50", 0x48000490},
};
void omap4_regdump_per_ap_reg_bundle_50(void) {
	pr_info("per_ap_reg_bundle_50:\n");
	regdump(regdata_per_ap_reg_bundle_50, ARRAY_SIZE(regdata_per_ap_reg_bundle_50));
}

const struct reginfo regdata_per_ap_reg_bundle_51[] = {
	{"L4_AP_REGION_l_H_51", 0x4800049c},
	{"L4_AP_REGION_l_L_51", 0x48000498},
};
void omap4_regdump_per_ap_reg_bundle_51(void) {
	pr_info("per_ap_reg_bundle_51:\n");
	regdump(regdata_per_ap_reg_bundle_51, ARRAY_SIZE(regdata_per_ap_reg_bundle_51));
}

const struct reginfo regdata_per_ap_reg_bundle_52[] = {
	{"L4_AP_REGION_l_H_52", 0x480004a4},
	{"L4_AP_REGION_l_L_52", 0x480004a0},
};
void omap4_regdump_per_ap_reg_bundle_52(void) {
	pr_info("per_ap_reg_bundle_52:\n");
	regdump(regdata_per_ap_reg_bundle_52, ARRAY_SIZE(regdata_per_ap_reg_bundle_52));
}

const struct reginfo regdata_per_ap_reg_bundle_53[] = {
	{"L4_AP_REGION_l_H_53", 0x480004ac},
	{"L4_AP_REGION_l_L_53", 0x480004a8},
};
void omap4_regdump_per_ap_reg_bundle_53(void) {
	pr_info("per_ap_reg_bundle_53:\n");
	regdump(regdata_per_ap_reg_bundle_53, ARRAY_SIZE(regdata_per_ap_reg_bundle_53));
}

const struct reginfo regdata_per_ap_reg_bundle_54[] = {
	{"L4_AP_REGION_l_H_54", 0x480004b4},
	{"L4_AP_REGION_l_L_54", 0x480004b0},
};
void omap4_regdump_per_ap_reg_bundle_54(void) {
	pr_info("per_ap_reg_bundle_54:\n");
	regdump(regdata_per_ap_reg_bundle_54, ARRAY_SIZE(regdata_per_ap_reg_bundle_54));
}

const struct reginfo regdata_per_ap_reg_bundle_55[] = {
	{"L4_AP_REGION_l_H_55", 0x480004bc},
	{"L4_AP_REGION_l_L_55", 0x480004b8},
};
void omap4_regdump_per_ap_reg_bundle_55(void) {
	pr_info("per_ap_reg_bundle_55:\n");
	regdump(regdata_per_ap_reg_bundle_55, ARRAY_SIZE(regdata_per_ap_reg_bundle_55));
}

const struct reginfo regdata_per_ap_reg_bundle_56[] = {
	{"L4_AP_REGION_l_H_56", 0x480004c4},
	{"L4_AP_REGION_l_L_56", 0x480004c0},
};
void omap4_regdump_per_ap_reg_bundle_56(void) {
	pr_info("per_ap_reg_bundle_56:\n");
	regdump(regdata_per_ap_reg_bundle_56, ARRAY_SIZE(regdata_per_ap_reg_bundle_56));
}

const struct reginfo regdata_per_ap_reg_bundle_57[] = {
	{"L4_AP_REGION_l_H_57", 0x480004cc},
	{"L4_AP_REGION_l_L_57", 0x480004c8},
};
void omap4_regdump_per_ap_reg_bundle_57(void) {
	pr_info("per_ap_reg_bundle_57:\n");
	regdump(regdata_per_ap_reg_bundle_57, ARRAY_SIZE(regdata_per_ap_reg_bundle_57));
}

const struct reginfo regdata_per_ap_reg_bundle_58[] = {
	{"L4_AP_REGION_l_H_58", 0x480004d4},
	{"L4_AP_REGION_l_L_58", 0x480004d0},
};
void omap4_regdump_per_ap_reg_bundle_58(void) {
	pr_info("per_ap_reg_bundle_58:\n");
	regdump(regdata_per_ap_reg_bundle_58, ARRAY_SIZE(regdata_per_ap_reg_bundle_58));
}

const struct reginfo regdata_per_ap_reg_bundle_59[] = {
	{"L4_AP_REGION_l_H_59", 0x480004dc},
	{"L4_AP_REGION_l_L_59", 0x480004d8},
};
void omap4_regdump_per_ap_reg_bundle_59(void) {
	pr_info("per_ap_reg_bundle_59:\n");
	regdump(regdata_per_ap_reg_bundle_59, ARRAY_SIZE(regdata_per_ap_reg_bundle_59));
}

const struct reginfo regdata_per_ap_reg_bundle_60[] = {
	{"L4_AP_REGION_l_H_60", 0x480004e4},
	{"L4_AP_REGION_l_L_60", 0x480004e0},
};
void omap4_regdump_per_ap_reg_bundle_60(void) {
	pr_info("per_ap_reg_bundle_60:\n");
	regdump(regdata_per_ap_reg_bundle_60, ARRAY_SIZE(regdata_per_ap_reg_bundle_60));
}

const struct reginfo regdata_per_ap_reg_bundle_61[] = {
	{"L4_AP_REGION_l_H_61", 0x480004ec},
	{"L4_AP_REGION_l_L_61", 0x480004e8},
};
void omap4_regdump_per_ap_reg_bundle_61(void) {
	pr_info("per_ap_reg_bundle_61:\n");
	regdump(regdata_per_ap_reg_bundle_61, ARRAY_SIZE(regdata_per_ap_reg_bundle_61));
}

const struct reginfo regdata_per_ap_reg_bundle_62[] = {
	{"L4_AP_REGION_l_H_62", 0x480004f4},
	{"L4_AP_REGION_l_L_62", 0x480004f0},
};
void omap4_regdump_per_ap_reg_bundle_62(void) {
	pr_info("per_ap_reg_bundle_62:\n");
	regdump(regdata_per_ap_reg_bundle_62, ARRAY_SIZE(regdata_per_ap_reg_bundle_62));
}

const struct reginfo regdata_per_ap_reg_bundle_63[] = {
	{"L4_AP_REGION_l_H_63", 0x480004fc},
	{"L4_AP_REGION_l_L_63", 0x480004f8},
};
void omap4_regdump_per_ap_reg_bundle_63(void) {
	pr_info("per_ap_reg_bundle_63:\n");
	regdump(regdata_per_ap_reg_bundle_63, ARRAY_SIZE(regdata_per_ap_reg_bundle_63));
}

const struct reginfo regdata_per_ap_reg_bundle_64[] = {
	{"L4_AP_REGION_l_H_64", 0x48000504},
	{"L4_AP_REGION_l_L_64", 0x48000500},
};
void omap4_regdump_per_ap_reg_bundle_64(void) {
	pr_info("per_ap_reg_bundle_64:\n");
	regdump(regdata_per_ap_reg_bundle_64, ARRAY_SIZE(regdata_per_ap_reg_bundle_64));
}

const struct reginfo regdata_per_ap_reg_bundle_65[] = {
	{"L4_AP_REGION_l_H_65", 0x4800050c},
	{"L4_AP_REGION_l_L_65", 0x48000508},
};
void omap4_regdump_per_ap_reg_bundle_65(void) {
	pr_info("per_ap_reg_bundle_65:\n");
	regdump(regdata_per_ap_reg_bundle_65, ARRAY_SIZE(regdata_per_ap_reg_bundle_65));
}

const struct reginfo regdata_per_ap_reg_bundle_66[] = {
	{"L4_AP_REGION_l_H_66", 0x48000514},
	{"L4_AP_REGION_l_L_66", 0x48000510},
};
void omap4_regdump_per_ap_reg_bundle_66(void) {
	pr_info("per_ap_reg_bundle_66:\n");
	regdump(regdata_per_ap_reg_bundle_66, ARRAY_SIZE(regdata_per_ap_reg_bundle_66));
}

const struct reginfo regdata_per_ap_reg_bundle_67[] = {
	{"L4_AP_REGION_l_H_67", 0x4800051c},
	{"L4_AP_REGION_l_L_67", 0x48000518},
};
void omap4_regdump_per_ap_reg_bundle_67(void) {
	pr_info("per_ap_reg_bundle_67:\n");
	regdump(regdata_per_ap_reg_bundle_67, ARRAY_SIZE(regdata_per_ap_reg_bundle_67));
}

const struct reginfo regdata_per_ap_reg_bundle_68[] = {
	{"L4_AP_REGION_l_H_68", 0x48000524},
	{"L4_AP_REGION_l_L_68", 0x48000520},
};
void omap4_regdump_per_ap_reg_bundle_68(void) {
	pr_info("per_ap_reg_bundle_68:\n");
	regdump(regdata_per_ap_reg_bundle_68, ARRAY_SIZE(regdata_per_ap_reg_bundle_68));
}

const struct reginfo regdata_per_ap_reg_bundle_69[] = {
	{"L4_AP_REGION_l_H_69", 0x4800052c},
	{"L4_AP_REGION_l_L_69", 0x48000528},
};
void omap4_regdump_per_ap_reg_bundle_69(void) {
	pr_info("per_ap_reg_bundle_69:\n");
	regdump(regdata_per_ap_reg_bundle_69, ARRAY_SIZE(regdata_per_ap_reg_bundle_69));
}

const struct reginfo regdata_per_ap_reg_bundle_70[] = {
	{"L4_AP_REGION_l_H_70", 0x48000534},
	{"L4_AP_REGION_l_L_70", 0x48000530},
};
void omap4_regdump_per_ap_reg_bundle_70(void) {
	pr_info("per_ap_reg_bundle_70:\n");
	regdump(regdata_per_ap_reg_bundle_70, ARRAY_SIZE(regdata_per_ap_reg_bundle_70));
}

const struct reginfo regdata_per_ap_reg_bundle_71[] = {
	{"L4_AP_REGION_l_H_71", 0x4800053c},
	{"L4_AP_REGION_l_L_71", 0x48000538},
};
void omap4_regdump_per_ap_reg_bundle_71(void) {
	pr_info("per_ap_reg_bundle_71:\n");
	regdump(regdata_per_ap_reg_bundle_71, ARRAY_SIZE(regdata_per_ap_reg_bundle_71));
}

const struct reginfo regdata_per_ap_reg_bundle_72[] = {
	{"L4_AP_REGION_l_H_72", 0x48000544},
	{"L4_AP_REGION_l_L_72", 0x48000540},
};
void omap4_regdump_per_ap_reg_bundle_72(void) {
	pr_info("per_ap_reg_bundle_72:\n");
	regdump(regdata_per_ap_reg_bundle_72, ARRAY_SIZE(regdata_per_ap_reg_bundle_72));
}

const struct reginfo regdata_per_ap_reg_bundle_73[] = {
	{"L4_AP_REGION_l_H_73", 0x4800054c},
	{"L4_AP_REGION_l_L_73", 0x48000548},
};
void omap4_regdump_per_ap_reg_bundle_73(void) {
	pr_info("per_ap_reg_bundle_73:\n");
	regdump(regdata_per_ap_reg_bundle_73, ARRAY_SIZE(regdata_per_ap_reg_bundle_73));
}

const struct reginfo regdata_per_ap_reg_bundle_74[] = {
	{"L4_AP_REGION_l_H_74", 0x48000554},
	{"L4_AP_REGION_l_L_74", 0x48000550},
};
void omap4_regdump_per_ap_reg_bundle_74(void) {
	pr_info("per_ap_reg_bundle_74:\n");
	regdump(regdata_per_ap_reg_bundle_74, ARRAY_SIZE(regdata_per_ap_reg_bundle_74));
}

const struct reginfo regdata_per_ap_reg_bundle_75[] = {
	{"L4_AP_REGION_l_H_75", 0x4800055c},
	{"L4_AP_REGION_l_L_75", 0x48000558},
};
void omap4_regdump_per_ap_reg_bundle_75(void) {
	pr_info("per_ap_reg_bundle_75:\n");
	regdump(regdata_per_ap_reg_bundle_75, ARRAY_SIZE(regdata_per_ap_reg_bundle_75));
}

const struct reginfo regdata_per_ap_reg_bundle_76[] = {
	{"L4_AP_REGION_l_H_76", 0x48000564},
	{"L4_AP_REGION_l_L_76", 0x48000560},
};
void omap4_regdump_per_ap_reg_bundle_76(void) {
	pr_info("per_ap_reg_bundle_76:\n");
	regdump(regdata_per_ap_reg_bundle_76, ARRAY_SIZE(regdata_per_ap_reg_bundle_76));
}

const struct reginfo regdata_per_ap_reg_bundle_77[] = {
	{"L4_AP_REGION_l_H_77", 0x4800056c},
	{"L4_AP_REGION_l_L_77", 0x48000568},
};
void omap4_regdump_per_ap_reg_bundle_77(void) {
	pr_info("per_ap_reg_bundle_77:\n");
	regdump(regdata_per_ap_reg_bundle_77, ARRAY_SIZE(regdata_per_ap_reg_bundle_77));
}

const struct reginfo regdata_per_ap_reg_bundle_78[] = {
	{"L4_AP_REGION_l_H_78", 0x48000574},
	{"L4_AP_REGION_l_L_78", 0x48000570},
};
void omap4_regdump_per_ap_reg_bundle_78(void) {
	pr_info("per_ap_reg_bundle_78:\n");
	regdump(regdata_per_ap_reg_bundle_78, ARRAY_SIZE(regdata_per_ap_reg_bundle_78));
}

const struct reginfo regdata_per_ap_reg_bundle_79[] = {
	{"L4_AP_REGION_l_H_79", 0x4800057c},
	{"L4_AP_REGION_l_L_79", 0x48000578},
};
void omap4_regdump_per_ap_reg_bundle_79(void) {
	pr_info("per_ap_reg_bundle_79:\n");
	regdump(regdata_per_ap_reg_bundle_79, ARRAY_SIZE(regdata_per_ap_reg_bundle_79));
}

const struct reginfo regdata_per_ap_reg_bundle_80[] = {
	{"L4_AP_REGION_l_H_80", 0x48000584},
	{"L4_AP_REGION_l_L_80", 0x48000580},
};
void omap4_regdump_per_ap_reg_bundle_80(void) {
	pr_info("per_ap_reg_bundle_80:\n");
	regdump(regdata_per_ap_reg_bundle_80, ARRAY_SIZE(regdata_per_ap_reg_bundle_80));
}

const struct reginfo regdata_per_ap_reg_bundle_81[] = {
	{"L4_AP_REGION_l_H_81", 0x4800058c},
	{"L4_AP_REGION_l_L_81", 0x48000588},
};
void omap4_regdump_per_ap_reg_bundle_81(void) {
	pr_info("per_ap_reg_bundle_81:\n");
	regdump(regdata_per_ap_reg_bundle_81, ARRAY_SIZE(regdata_per_ap_reg_bundle_81));
}

const struct reginfo regdata_per_ap_reg_bundle_82[] = {
	{"L4_AP_REGION_l_H_82", 0x48000594},
	{"L4_AP_REGION_l_L_82", 0x48000590},
};
void omap4_regdump_per_ap_reg_bundle_82(void) {
	pr_info("per_ap_reg_bundle_82:\n");
	regdump(regdata_per_ap_reg_bundle_82, ARRAY_SIZE(regdata_per_ap_reg_bundle_82));
}

const struct reginfo regdata_per_ap_reg_bundle_83[] = {
	{"L4_AP_REGION_l_H_83", 0x4800059c},
	{"L4_AP_REGION_l_L_83", 0x48000598},
};
void omap4_regdump_per_ap_reg_bundle_83(void) {
	pr_info("per_ap_reg_bundle_83:\n");
	regdump(regdata_per_ap_reg_bundle_83, ARRAY_SIZE(regdata_per_ap_reg_bundle_83));
}

const struct reginfo regdata_per_ap_reg_bundle_84[] = {
	{"L4_AP_REGION_l_H_84", 0x480005a4},
	{"L4_AP_REGION_l_L_84", 0x480005a0},
};
void omap4_regdump_per_ap_reg_bundle_84(void) {
	pr_info("per_ap_reg_bundle_84:\n");
	regdump(regdata_per_ap_reg_bundle_84, ARRAY_SIZE(regdata_per_ap_reg_bundle_84));
}

const struct reginfo regdata_per_ap_reg_bundle_85[] = {
	{"L4_AP_REGION_l_H_85", 0x480005ac},
	{"L4_AP_REGION_l_L_85", 0x480005a8},
};
void omap4_regdump_per_ap_reg_bundle_85(void) {
	pr_info("per_ap_reg_bundle_85:\n");
	regdump(regdata_per_ap_reg_bundle_85, ARRAY_SIZE(regdata_per_ap_reg_bundle_85));
}

const struct reginfo regdata_per_ap_reg_bundle_86[] = {
	{"L4_AP_REGION_l_H_86", 0x480005b4},
	{"L4_AP_REGION_l_L_86", 0x480005b0},
};
void omap4_regdump_per_ap_reg_bundle_86(void) {
	pr_info("per_ap_reg_bundle_86:\n");
	regdump(regdata_per_ap_reg_bundle_86, ARRAY_SIZE(regdata_per_ap_reg_bundle_86));
}

const struct reginfo regdata_per_ap_reg_bundle_87[] = {
	{"L4_AP_REGION_l_H_87", 0x480005bc},
	{"L4_AP_REGION_l_L_87", 0x480005b8},
};
void omap4_regdump_per_ap_reg_bundle_87(void) {
	pr_info("per_ap_reg_bundle_87:\n");
	regdump(regdata_per_ap_reg_bundle_87, ARRAY_SIZE(regdata_per_ap_reg_bundle_87));
}

const struct reginfo regdata_per_ap_reg_bundle_88[] = {
	{"L4_AP_REGION_l_H_88", 0x480005c4},
	{"L4_AP_REGION_l_L_88", 0x480005c0},
};
void omap4_regdump_per_ap_reg_bundle_88(void) {
	pr_info("per_ap_reg_bundle_88:\n");
	regdump(regdata_per_ap_reg_bundle_88, ARRAY_SIZE(regdata_per_ap_reg_bundle_88));
}

const struct reginfo regdata_per_ap_reg_bundle_89[] = {
	{"L4_AP_REGION_l_H_89", 0x480005cc},
	{"L4_AP_REGION_l_L_89", 0x480005c8},
};
void omap4_regdump_per_ap_reg_bundle_89(void) {
	pr_info("per_ap_reg_bundle_89:\n");
	regdump(regdata_per_ap_reg_bundle_89, ARRAY_SIZE(regdata_per_ap_reg_bundle_89));
}

const struct reginfo regdata_per_ap_reg_bundle_90[] = {
	{"L4_AP_REGION_l_H_90", 0x480005d4},
	{"L4_AP_REGION_l_L_90", 0x480005d0},
};
void omap4_regdump_per_ap_reg_bundle_90(void) {
	pr_info("per_ap_reg_bundle_90:\n");
	regdump(regdata_per_ap_reg_bundle_90, ARRAY_SIZE(regdata_per_ap_reg_bundle_90));
}

const struct reginfo regdata_per_ap_reg_bundle_91[] = {
	{"L4_AP_REGION_l_H_91", 0x480005dc},
	{"L4_AP_REGION_l_L_91", 0x480005d8},
};
void omap4_regdump_per_ap_reg_bundle_91(void) {
	pr_info("per_ap_reg_bundle_91:\n");
	regdump(regdata_per_ap_reg_bundle_91, ARRAY_SIZE(regdata_per_ap_reg_bundle_91));
}

const struct reginfo regdata_per_ap_reg_bundle_92[] = {
	{"L4_AP_REGION_l_H_92", 0x480005e4},
	{"L4_AP_REGION_l_L_92", 0x480005e0},
};
void omap4_regdump_per_ap_reg_bundle_92(void) {
	pr_info("per_ap_reg_bundle_92:\n");
	regdump(regdata_per_ap_reg_bundle_92, ARRAY_SIZE(regdata_per_ap_reg_bundle_92));
}

const struct reginfo regdata_per_ap_reg_bundle_93[] = {
	{"L4_AP_REGION_l_H_93", 0x480005ec},
	{"L4_AP_REGION_l_L_93", 0x480005e8},
};
void omap4_regdump_per_ap_reg_bundle_93(void) {
	pr_info("per_ap_reg_bundle_93:\n");
	regdump(regdata_per_ap_reg_bundle_93, ARRAY_SIZE(regdata_per_ap_reg_bundle_93));
}

const struct reginfo regdata_per_ap_reg_bundle_94[] = {
	{"L4_AP_REGION_l_H_94", 0x480005f4},
	{"L4_AP_REGION_l_L_94", 0x480005f0},
};
void omap4_regdump_per_ap_reg_bundle_94(void) {
	pr_info("per_ap_reg_bundle_94:\n");
	regdump(regdata_per_ap_reg_bundle_94, ARRAY_SIZE(regdata_per_ap_reg_bundle_94));
}

const struct reginfo regdata_per_ap_reg_bundle_95[] = {
	{"L4_AP_REGION_l_H_95", 0x480005fc},
	{"L4_AP_REGION_l_L_95", 0x480005f8},
};
void omap4_regdump_per_ap_reg_bundle_95(void) {
	pr_info("per_ap_reg_bundle_95:\n");
	regdump(regdata_per_ap_reg_bundle_95, ARRAY_SIZE(regdata_per_ap_reg_bundle_95));
}

const struct reginfo regdata_per_ap_reg_bundle_96[] = {
	{"L4_AP_REGION_l_H_96", 0x48000604},
	{"L4_AP_REGION_l_L_96", 0x48000600},
};
void omap4_regdump_per_ap_reg_bundle_96(void) {
	pr_info("per_ap_reg_bundle_96:\n");
	regdump(regdata_per_ap_reg_bundle_96, ARRAY_SIZE(regdata_per_ap_reg_bundle_96));
}

const struct reginfo regdata_per_la[] = {
	{"L4_LA_COMPONENT_L", 0x48001000},
	{"L4_LA_COMPONENT_H", 0x48001004},
	{"L4_LA_NETWORK_L", 0x48001010},
	{"L4_LA_NETWORK_H", 0x48001014},
	{"L4_LA_INITIATOR_INFO_L", 0x48001018},
	{"L4_LA_INITIATOR_INFO_H", 0x4800101c},
	{"L4_LA_NETWORK_CONTROL_L", 0x48001020},
	{"L4_LA_NETWORK_CONTROL_H", 0x48001024},
};
void omap4_regdump_per_la(void) {
	pr_info("per_la:\n");
	regdump(regdata_per_la, ARRAY_SIZE(regdata_per_la));
}

const struct reginfo regdata_cfg_la[] = {
	{"L4_LA_COMPONENT_L", 0x4a001000},
	{"L4_LA_COMPONENT_H", 0x4a001004},
	{"L4_LA_NETWORK_L", 0x4a001010},
	{"L4_LA_NETWORK_H", 0x4a001014},
	{"L4_LA_INITIATOR_INFO_L", 0x4a001018},
	{"L4_LA_INITIATOR_INFO_H", 0x4a00101c},
	{"L4_LA_NETWORK_CONTROL_L", 0x4a001020},
	{"L4_LA_NETWORK_CONTROL_H", 0x4a001024},
};
void omap4_regdump_cfg_la(void) {
	pr_info("cfg_la:\n");
	regdump(regdata_cfg_la, ARRAY_SIZE(regdata_cfg_la));
}

const struct reginfo regdata_wkup_la[] = {
	{"L4_LA_COMPONENT_L", 0x4a301000},
	{"L4_LA_COMPONENT_H", 0x4a301004},
	{"L4_LA_NETWORK_L", 0x4a301010},
	{"L4_LA_NETWORK_H", 0x4a301014},
	{"L4_LA_INITIATOR_INFO_L", 0x4a301018},
	{"L4_LA_INITIATOR_INFO_H", 0x4a30101c},
	{"L4_LA_NETWORK_CONTROL_L", 0x4a301020},
	{"L4_LA_NETWORK_CONTROL_H", 0x4a301024},
};
void omap4_regdump_wkup_la(void) {
	pr_info("wkup_la:\n");
	regdump(regdata_wkup_la, ARRAY_SIZE(regdata_wkup_la));
}

const struct reginfo regdata_c2c[] = {
	{"C2C_REVISION", 0x5c000000},
	{"C2C_SYSCONFIG", 0x5c000004},
	{"C2C_SYSSTATUS", 0x5c000008},
	{"C2C_PORTCONFIG", 0x5c00000c},
	{"C2C_MIRRORMODE", 0x5c000010},
	{"C2C_IRQ_RAW_STATUS_0", 0x5c000014},
	{"C2C_IRQ_RAW_STATUS_1", 0x5c000018},
	{"C2C_IRQ_ENABLE_STATUS_0", 0x5c00001c},
	{"C2C_IRQ_ENABLE_STATUS_1", 0x5c000020},
	{"C2C_IRQ_ENABLE_SET_0", 0x5c000024},
	{"C2C_IRQ_ENABLE_SET_1", 0x5c000028},
	{"C2C_IRQ_ENABLE_CLEAR_0", 0x5c00002c},
	{"C2C_IRQ_ENABLE_CLEAR_1", 0x5c000030},
	{"C2C_FCLK_FREQ", 0x5c000040},
	{"C2C_RX_MAX_FREQ", 0x5c000044},
	{"C2C_TX_MAX_FREQ", 0x5c000048},
	{"C2C_RX_MAX_FREQ_ACK", 0x5c00004c},
	{"C2C_WAKE_REQ", 0x5c000050},
	{"C2C_WAKE_ACK", 0x5c000054},
	{"C2C_STANDBY", 0x5c000060},
	{"C2C_STANDBY_IN", 0x5c000064},
	{"C2C_WAIT", 0x5c000068},
	{"C2C_GENI_CONTROL", 0x5c000070},
	{"C2C_GENI_MASK", 0x5c000074},
	{"C2C_GENO_STATUS", 0x5c000080},
	{"C2C_GENO_INTERRUPT", 0x5c000084},
	{"C2C_GENO_LEVEL", 0x5c000088},
};
void omap4_regdump_c2c(void) {
	pr_info("c2c:\n");
	regdump(regdata_c2c, ARRAY_SIZE(regdata_c2c));
}

const struct reginfo regdata_dmm[] = {
	{"DMM_REVISION", 0x4e000000},
	{"DMM_HWINFO", 0x4e000004},
	{"DMM_LISA_HWINFO", 0x4e000008},
	{"DMM_SYSCONFIG", 0x4e000010},
	{"DMM_LISA_LOCK", 0x4e00001c},
	{"DMM_TILER_HWINFO", 0x4e000208},
	{"DMM_TILER_OR0", 0x4e000220},
	{"DMM_TILER_OR1", 0x4e000224},
	{"DMM_PAT_HWINFO", 0x4e000408},
	{"DMM_PAT_GEOMETRY", 0x4e00040c},
	{"DMM_PAT_CONFIG", 0x4e000410},
	{"DMM_PAT_VIEW0", 0x4e000420},
	{"DMM_PAT_VIEW1", 0x4e000424},
	{"DMM_PAT_VIEW_MAP_BASE", 0x4e000460},
	{"DMM_PAT_IRQSTATUS_RAW", 0x4e000480},
	{"DMM_PAT_IRQSTATUS", 0x4e000490},
	{"DMM_PAT_IRQENABLE_SET", 0x4e0004a0},
	{"DMM_PAT_IRQENABLE_CLR", 0x4e0004b0},
	{"DMM_PEG_HWINFO", 0x4e000608},
	{"DMM_PEG_PRIO_PAT", 0x4e000640},
};
void omap4_regdump_dmm(void) {
	pr_info("dmm:\n");
	regdump(regdata_dmm, ARRAY_SIZE(regdata_dmm));
	omap4_regdump_dmm_channel_0();
	omap4_regdump_dmm_channel_1();
	omap4_regdump_dmm_channel_2();
	omap4_regdump_dmm_channel_3();
}

const struct reginfo regdata_dmm_channel_0[] = {
	{"DMM_LISA_MAP_i_0", 0x4e000040},
	{"DMM_PAT_AREA_i_0", 0x4e000504},
	{"DMM_PAT_CTRL_i_0", 0x4e000508},
	{"DMM_PAT_DATA_i_0", 0x4e00050c},
	{"DMM_PAT_DESCR_i_0", 0x4e000500},
	{"DMM_PAT_STATUS_i_0", 0x4e0004c0},
	{"DMM_PAT_VIEW_MAP_i_0", 0x4e000440},
	{"DMM_PEG_PRIO_k_0", 0x4e000620},
};
void omap4_regdump_dmm_channel_0(void) {
	pr_info("dmm_channel_0:\n");
	regdump(regdata_dmm_channel_0, ARRAY_SIZE(regdata_dmm_channel_0));
}

const struct reginfo regdata_dmm_channel_1[] = {
	{"DMM_LISA_MAP_i_1", 0x4e000044},
	{"DMM_PAT_AREA_i_1", 0x4e000514},
	{"DMM_PAT_CTRL_i_1", 0x4e000518},
	{"DMM_PAT_DATA_i_1", 0x4e00051c},
	{"DMM_PAT_DESCR_i_1", 0x4e000510},
	{"DMM_PAT_STATUS_i_1", 0x4e0004c4},
	{"DMM_PAT_VIEW_MAP_i_1", 0x4e000444},
	{"DMM_PEG_PRIO_k_1", 0x4e000624},
};
void omap4_regdump_dmm_channel_1(void) {
	pr_info("dmm_channel_1:\n");
	regdump(regdata_dmm_channel_1, ARRAY_SIZE(regdata_dmm_channel_1));
}

const struct reginfo regdata_dmm_channel_2[] = {
	{"DMM_LISA_MAP_i_2", 0x4e000048},
	{"DMM_PAT_AREA_i_2", 0x4e000524},
	{"DMM_PAT_CTRL_i_2", 0x4e000528},
	{"DMM_PAT_DATA_i_2", 0x4e00052c},
	{"DMM_PAT_DESCR_i_2", 0x4e000520},
	{"DMM_PAT_STATUS_i_2", 0x4e0004c8},
	{"DMM_PAT_VIEW_MAP_i_2", 0x4e000448},
	{"DMM_PEG_PRIO_k_2", 0x4e000628},
};
void omap4_regdump_dmm_channel_2(void) {
	pr_info("dmm_channel_2:\n");
	regdump(regdata_dmm_channel_2, ARRAY_SIZE(regdata_dmm_channel_2));
}

const struct reginfo regdata_dmm_channel_3[] = {
	{"DMM_LISA_MAP_i_3", 0x4e00004c},
	{"DMM_PAT_AREA_i_3", 0x4e000534},
	{"DMM_PAT_CTRL_i_3", 0x4e000538},
	{"DMM_PAT_DATA_i_3", 0x4e00053c},
	{"DMM_PAT_DESCR_i_3", 0x4e000530},
	{"DMM_PAT_STATUS_i_3", 0x4e0004cc},
	{"DMM_PAT_VIEW_MAP_i_3", 0x4e00044c},
	{"DMM_PEG_PRIO_k_3", 0x4e00062c},
	{"DMM_PEG_PRIO_k_4", 0x4e000630},
	{"DMM_PEG_PRIO_k_5", 0x4e000634},
	{"DMM_PEG_PRIO_k_6", 0x4e000638},
	{"DMM_PEG_PRIO_k_7", 0x4e00063c},
};
void omap4_regdump_dmm_channel_3(void) {
	pr_info("dmm_channel_3:\n");
	regdump(regdata_dmm_channel_3, ARRAY_SIZE(regdata_dmm_channel_3));
}

const struct reginfo regdata_emif1[] = {
	{"EMIF_MOD_ID_REV", 0x4c000000},
	{"EMIF_STATUS", 0x4c000004},
	{"EMIF_SDRAM_CONFIG", 0x4c000008},
	{"EMIF_SDRAM_CONFIG_2", 0x4c00000c},
	{"EMIF_SDRAM_REF_CTRL", 0x4c000010},
	{"EMIF_SDRAM_REF_CTRL_SHDW", 0x4c000014},
	{"EMIF_SDRAM_TIM_1", 0x4c000018},
	{"EMIF_SDRAM_TIM_1_SHDW", 0x4c00001c},
	{"EMIF_SDRAM_TIM_2", 0x4c000020},
	{"EMIF_SDRAM_TIM_2_SHDW", 0x4c000024},
	{"EMIF_SDRAM_TIM_3", 0x4c000028},
	{"EMIF_SDRAM_TIM_3_SHDW", 0x4c00002c},
	{"EMIF_LPDDR2_NVM_TIM", 0x4c000030},
	{"EMIF_LPDDR2_NVM_TIM_SHDW", 0x4c000034},
	{"EMIF_PWR_MGMT_CTRL", 0x4c000038},
	{"EMIF_PWR_MGMT_CTRL_SHDW", 0x4c00003c},
	{"EMIF_LPDDR2_MODE_REG_DATA", 0x4c000040},
	{"EMIF_LPDDR2_MODE_REG_CFG", 0x4c000050},
	{"EMIF_L3_CONFIG", 0x4c000054},
	{"EMIF_L3_CFG_VAL_1", 0x4c000058},
	{"EMIF_L3_CFG_VAL_2", 0x4c00005c},
	{"EMIF_PERF_CNT_1", 0x4c000080},
	{"EMIF_PERF_CNT_2", 0x4c000084},
	{"EMIF_PERF_CNT_CFG", 0x4c000088},
	{"EMIF_PERF_CNT_SEL", 0x4c00008c},
	{"EMIF_PERF_CNT_TIM", 0x4c000090},
	{"EMIF_READ_IDLE_CTRL", 0x4c000098},
	{"EMIF_READ_IDLE_CTRL_SHDW", 0x4c00009c},
	{"EMIF_IRQSTATUS_RAW_SYS", 0x4c0000a4},
	{"EMIF_IRQSTATUS_RAW_LL", 0x4c0000a8},
	{"EMIF_IRQSTATUS_SYS", 0x4c0000ac},
	{"EMIF_IRQSTATUS_LL", 0x4c0000b0},
	{"EMIF_IRQENABLE_SET_SYS", 0x4c0000b4},
	{"EMIF_IRQENABLE_SET_LL", 0x4c0000b8},
	{"EMIF_IRQENABLE_CLR_SYS", 0x4c0000bc},
	{"EMIF_IRQENABLE_CLR_LL", 0x4c0000c0},
	{"EMIF_ZQ_CONFIG", 0x4c0000c8},
	{"EMIF_TEMP_ALERT_CONFIG", 0x4c0000cc},
	{"EMIF_L3_ERR_LOG", 0x4c0000d0},
	{"EMIF_DDR_PHY_CTRL_1", 0x4c0000e4},
	{"EMIF_DDR_PHY_CTRL_1_SHDW", 0x4c0000e8},
	{"EMIF_DDR_PHY_CTRL_2", 0x4c0000ec},
};
void omap4_regdump_emif1(void) {
	pr_info("emif1:\n");
	regdump(regdata_emif1, ARRAY_SIZE(regdata_emif1));
}

const struct reginfo regdata_emif2[] = {
	{"EMIF_MOD_ID_REV", 0x4d000000},
	{"EMIF_STATUS", 0x4d000004},
	{"EMIF_SDRAM_CONFIG", 0x4d000008},
	{"EMIF_SDRAM_CONFIG_2", 0x4d00000c},
	{"EMIF_SDRAM_REF_CTRL", 0x4d000010},
	{"EMIF_SDRAM_REF_CTRL_SHDW", 0x4d000014},
	{"EMIF_SDRAM_TIM_1", 0x4d000018},
	{"EMIF_SDRAM_TIM_1_SHDW", 0x4d00001c},
	{"EMIF_SDRAM_TIM_2", 0x4d000020},
	{"EMIF_SDRAM_TIM_2_SHDW", 0x4d000024},
	{"EMIF_SDRAM_TIM_3", 0x4d000028},
	{"EMIF_SDRAM_TIM_3_SHDW", 0x4d00002c},
	{"EMIF_LPDDR2_NVM_TIM", 0x4d000030},
	{"EMIF_LPDDR2_NVM_TIM_SHDW", 0x4d000034},
	{"EMIF_PWR_MGMT_CTRL", 0x4d000038},
	{"EMIF_PWR_MGMT_CTRL_SHDW", 0x4d00003c},
	{"EMIF_LPDDR2_MODE_REG_DATA", 0x4d000040},
	{"EMIF_LPDDR2_MODE_REG_CFG", 0x4d000050},
	{"EMIF_L3_CONFIG", 0x4d000054},
	{"EMIF_L3_CFG_VAL_1", 0x4d000058},
	{"EMIF_L3_CFG_VAL_2", 0x4d00005c},
	{"EMIF_PERF_CNT_1", 0x4d000080},
	{"EMIF_PERF_CNT_2", 0x4d000084},
	{"EMIF_PERF_CNT_CFG", 0x4d000088},
	{"EMIF_PERF_CNT_SEL", 0x4d00008c},
	{"EMIF_PERF_CNT_TIM", 0x4d000090},
	{"EMIF_READ_IDLE_CTRL", 0x4d000098},
	{"EMIF_READ_IDLE_CTRL_SHDW", 0x4d00009c},
	{"EMIF_IRQSTATUS_RAW_SYS", 0x4d0000a4},
	{"EMIF_IRQSTATUS_RAW_LL", 0x4d0000a8},
	{"EMIF_IRQSTATUS_SYS", 0x4d0000ac},
	{"EMIF_IRQSTATUS_LL", 0x4d0000b0},
	{"EMIF_IRQENABLE_SET_SYS", 0x4d0000b4},
	{"EMIF_IRQENABLE_SET_LL", 0x4d0000b8},
	{"EMIF_IRQENABLE_CLR_SYS", 0x4d0000bc},
	{"EMIF_IRQENABLE_CLR_LL", 0x4d0000c0},
	{"EMIF_ZQ_CONFIG", 0x4d0000c8},
	{"EMIF_TEMP_ALERT_CONFIG", 0x4d0000cc},
	{"EMIF_L3_ERR_LOG", 0x4d0000d0},
	{"EMIF_DDR_PHY_CTRL_1", 0x4d0000e4},
	{"EMIF_DDR_PHY_CTRL_1_SHDW", 0x4d0000e8},
	{"EMIF_DDR_PHY_CTRL_2", 0x4d0000ec},
};
void omap4_regdump_emif2(void) {
	pr_info("emif2:\n");
	regdump(regdata_emif2, ARRAY_SIZE(regdata_emif2));
}

const struct reginfo regdata_gpmc[] = {
	{"GPMC_REVISION", 0x50000000},
	{"GPMC_SYSCONFIG", 0x50000010},
	{"GPMC_SYSSTATUS", 0x50000014},
	{"GPMC_IRQSTATUS", 0x50000018},
	{"GPMC_IRQENABLE", 0x5000001c},
	{"GPMC_TIMEOUT_CONTROL", 0x50000040},
	{"GPMC_ERR_ADDRESS", 0x50000044},
	{"GPMC_ERR_TYPE", 0x50000048},
	{"GPMC_CONFIG", 0x50000050},
	{"GPMC_STATUS", 0x50000054},
	{"GPMC_PREFETCH_CONFIG1", 0x500001e0},
	{"GPMC_PREFETCH_CONFIG2", 0x500001e4},
	{"GPMC_PREFETCH_CONTROL", 0x500001ec},
	{"GPMC_PREFETCH_STATUS", 0x500001f0},
	{"GPMC_ECC_CONFIG", 0x500001f4},
	{"GPMC_ECC_CONTROL", 0x500001f8},
	{"GPMC_ECC_SIZE_CONFIG", 0x500001fc},
	{"GPMC_BCH_SWDATA", 0x500002d0},
};
void omap4_regdump_gpmc(void) {
	pr_info("gpmc:\n");
	regdump(regdata_gpmc, ARRAY_SIZE(regdata_gpmc));
	omap4_regdump_gpmc_channel_0();
	omap4_regdump_gpmc_channel_1();
	omap4_regdump_gpmc_channel_2();
	omap4_regdump_gpmc_channel_3();
}

const struct reginfo regdata_gpmc_channel_0[] = {
	{"GPMC_BCH_RESULT0_i_0", 0x50000240},
	{"GPMC_BCH_RESULT1_i_0", 0x50000244},
	{"GPMC_BCH_RESULT2_i_0", 0x50000248},
	{"GPMC_BCH_RESULT3_i_0", 0x5000024c},
	{"GPMC_BCH_RESULT4_i_0", 0x50000300},
	{"GPMC_BCH_RESULT5_i_0", 0x50000304},
	{"GPMC_BCH_RESULT6_i_0", 0x50000308},
	{"GPMC_CONFIG1_i_0", 0x50000060},
	{"GPMC_CONFIG2_i_0", 0x50000064},
	{"GPMC_CONFIG3_i_0", 0x50000068},
	{"GPMC_CONFIG4_i_0", 0x5000006c},
	{"GPMC_CONFIG5_i_0", 0x50000070},
	{"GPMC_CONFIG6_i_0", 0x50000074},
	{"GPMC_CONFIG7_i_0", 0x50000078},
	{"GPMC_ECCj_RESULT_0", 0x50000200},
	{"GPMC_NAND_ADDRESS_i_0", 0x50000080},
	{"GPMC_NAND_COMMAND_i_0", 0x5000007c},
	{"GPMC_NAND_DATA_i_0", 0x50000084},
};
void omap4_regdump_gpmc_channel_0(void) {
	pr_info("gpmc_channel_0:\n");
	regdump(regdata_gpmc_channel_0, ARRAY_SIZE(regdata_gpmc_channel_0));
}

const struct reginfo regdata_gpmc_channel_1[] = {
	{"GPMC_BCH_RESULT0_i_1", 0x50000250},
	{"GPMC_BCH_RESULT1_i_1", 0x50000254},
	{"GPMC_BCH_RESULT2_i_1", 0x50000258},
	{"GPMC_BCH_RESULT3_i_1", 0x5000025c},
	{"GPMC_BCH_RESULT4_i_1", 0x50000310},
	{"GPMC_BCH_RESULT5_i_1", 0x50000314},
	{"GPMC_BCH_RESULT6_i_1", 0x50000318},
	{"GPMC_CONFIG1_i_1", 0x50000090},
	{"GPMC_CONFIG2_i_1", 0x50000094},
	{"GPMC_CONFIG3_i_1", 0x50000098},
	{"GPMC_CONFIG4_i_1", 0x5000009c},
	{"GPMC_CONFIG5_i_1", 0x500000a0},
	{"GPMC_CONFIG6_i_1", 0x500000a4},
	{"GPMC_CONFIG7_i_1", 0x500000a8},
	{"GPMC_ECCj_RESULT_1", 0x50000204},
	{"GPMC_NAND_ADDRESS_i_1", 0x500000b0},
	{"GPMC_NAND_COMMAND_i_1", 0x500000ac},
	{"GPMC_NAND_DATA_i_1", 0x500000b4},
};
void omap4_regdump_gpmc_channel_1(void) {
	pr_info("gpmc_channel_1:\n");
	regdump(regdata_gpmc_channel_1, ARRAY_SIZE(regdata_gpmc_channel_1));
}

const struct reginfo regdata_gpmc_channel_2[] = {
	{"GPMC_BCH_RESULT0_i_2", 0x50000260},
	{"GPMC_BCH_RESULT1_i_2", 0x50000264},
	{"GPMC_BCH_RESULT2_i_2", 0x50000268},
	{"GPMC_BCH_RESULT3_i_2", 0x5000026c},
	{"GPMC_BCH_RESULT4_i_2", 0x50000320},
	{"GPMC_BCH_RESULT5_i_2", 0x50000324},
	{"GPMC_BCH_RESULT6_i_2", 0x50000328},
	{"GPMC_CONFIG1_i_2", 0x500000c0},
	{"GPMC_CONFIG2_i_2", 0x500000c4},
	{"GPMC_CONFIG3_i_2", 0x500000c8},
	{"GPMC_CONFIG4_i_2", 0x500000cc},
	{"GPMC_CONFIG5_i_2", 0x500000d0},
	{"GPMC_CONFIG6_i_2", 0x500000d4},
	{"GPMC_CONFIG7_i_2", 0x500000d8},
	{"GPMC_ECCj_RESULT_2", 0x50000208},
	{"GPMC_NAND_ADDRESS_i_2", 0x500000e0},
	{"GPMC_NAND_COMMAND_i_2", 0x500000dc},
	{"GPMC_NAND_DATA_i_2", 0x500000e4},
};
void omap4_regdump_gpmc_channel_2(void) {
	pr_info("gpmc_channel_2:\n");
	regdump(regdata_gpmc_channel_2, ARRAY_SIZE(regdata_gpmc_channel_2));
}

const struct reginfo regdata_gpmc_channel_3[] = {
	{"GPMC_BCH_RESULT0_i_3", 0x50000270},
	{"GPMC_BCH_RESULT1_i_3", 0x50000274},
	{"GPMC_BCH_RESULT2_i_3", 0x50000278},
	{"GPMC_BCH_RESULT3_i_3", 0x5000027c},
	{"GPMC_BCH_RESULT4_i_3", 0x50000330},
	{"GPMC_BCH_RESULT5_i_3", 0x50000334},
	{"GPMC_BCH_RESULT6_i_3", 0x50000338},
	{"GPMC_CONFIG1_i_3", 0x500000f0},
	{"GPMC_CONFIG2_i_3", 0x500000f4},
	{"GPMC_CONFIG3_i_3", 0x500000f8},
	{"GPMC_CONFIG4_i_3", 0x500000fc},
	{"GPMC_CONFIG5_i_3", 0x50000100},
	{"GPMC_CONFIG6_i_3", 0x50000104},
	{"GPMC_CONFIG7_i_3", 0x50000108},
	{"GPMC_ECCj_RESULT_3", 0x5000020c},
	{"GPMC_NAND_ADDRESS_i_3", 0x50000110},
	{"GPMC_NAND_COMMAND_i_3", 0x5000010c},
	{"GPMC_NAND_DATA_i_3", 0x50000114},
	{"GPMC_ECCj_RESULT_4", 0x50000210},
	{"GPMC_ECCj_RESULT_5", 0x50000214},
	{"GPMC_ECCj_RESULT_6", 0x50000218},
	{"GPMC_ECCj_RESULT_7", 0x5000021c},
	{"GPMC_ECCj_RESULT_8", 0x50000220},
};
void omap4_regdump_gpmc_channel_3(void) {
	pr_info("gpmc_channel_3:\n");
	regdump(regdata_gpmc_channel_3, ARRAY_SIZE(regdata_gpmc_channel_3));
}

const struct reginfo regdata_elm[] = {
	{"ELM_REVISION", 0x48078000},
	{"ELM_SYSCONFIG", 0x48078010},
	{"ELM_SYSSTATUS", 0x48078014},
	{"ELM_IRQSTATUS", 0x48078018},
	{"ELM_IRQENABLE", 0x4807801c},
	{"ELM_LOCATION_CONFIG", 0x48078020},
	{"ELM_PAGE_CTRL", 0x48078080},
};
void omap4_regdump_elm(void) {
	pr_info("elm:\n");
	regdump(regdata_elm, ARRAY_SIZE(regdata_elm));
	omap4_regdump_elm_channel_0();
	omap4_regdump_elm_channel_1();
	omap4_regdump_elm_channel_2();
	omap4_regdump_elm_channel_3();
	omap4_regdump_elm_channel_4();
	omap4_regdump_elm_channel_5();
	omap4_regdump_elm_channel_6();
	omap4_regdump_elm_channel_7();
}

const struct reginfo regdata_elm_channel_0[] = {
	{"ELM_ERROR_LOCATION_0_i_0", 0x48078880},
	{"ELM_ERROR_LOCATION_10_i_0", 0x480788a8},
	{"ELM_ERROR_LOCATION_11_i_0", 0x480788ac},
	{"ELM_ERROR_LOCATION_12_i_0", 0x480788b0},
	{"ELM_ERROR_LOCATION_13_i_0", 0x480788b4},
	{"ELM_ERROR_LOCATION_14_i_0", 0x480788b8},
	{"ELM_ERROR_LOCATION_15_i_0", 0x480788bc},
	{"ELM_ERROR_LOCATION_1_i_0", 0x48078884},
	{"ELM_ERROR_LOCATION_2_i_0", 0x48078888},
	{"ELM_ERROR_LOCATION_3_i_0", 0x4807888c},
	{"ELM_ERROR_LOCATION_4_i_0", 0x48078890},
	{"ELM_ERROR_LOCATION_5_i_0", 0x48078894},
	{"ELM_ERROR_LOCATION_6_i_0", 0x48078898},
	{"ELM_ERROR_LOCATION_7_i_0", 0x4807889c},
	{"ELM_ERROR_LOCATION_8_i_0", 0x480788a0},
	{"ELM_ERROR_LOCATION_9_i_0", 0x480788a4},
	{"ELM_LOCATION_STATUS_i_0", 0x48078800},
	{"ELM_SYNDROME_FRAGMENT_0_i_0", 0x48078400},
	{"ELM_SYNDROME_FRAGMENT_1_i_0", 0x48078404},
	{"ELM_SYNDROME_FRAGMENT_2_i_0", 0x48078408},
	{"ELM_SYNDROME_FRAGMENT_3_i_0", 0x4807840c},
	{"ELM_SYNDROME_FRAGMENT_4_i_0", 0x48078410},
	{"ELM_SYNDROME_FRAGMENT_5_i_0", 0x48078414},
	{"ELM_SYNDROME_FRAGMENT_6_i_0", 0x48078418},
};
void omap4_regdump_elm_channel_0(void) {
	pr_info("elm_channel_0:\n");
	regdump(regdata_elm_channel_0, ARRAY_SIZE(regdata_elm_channel_0));
}

const struct reginfo regdata_elm_channel_1[] = {
	{"ELM_ERROR_LOCATION_0_i_1", 0x48078980},
	{"ELM_ERROR_LOCATION_10_i_1", 0x480789a8},
	{"ELM_ERROR_LOCATION_11_i_1", 0x480789ac},
	{"ELM_ERROR_LOCATION_12_i_1", 0x480789b0},
	{"ELM_ERROR_LOCATION_13_i_1", 0x480789b4},
	{"ELM_ERROR_LOCATION_14_i_1", 0x480789b8},
	{"ELM_ERROR_LOCATION_15_i_1", 0x480789bc},
	{"ELM_ERROR_LOCATION_1_i_1", 0x48078984},
	{"ELM_ERROR_LOCATION_2_i_1", 0x48078988},
	{"ELM_ERROR_LOCATION_3_i_1", 0x4807898c},
	{"ELM_ERROR_LOCATION_4_i_1", 0x48078990},
	{"ELM_ERROR_LOCATION_5_i_1", 0x48078994},
	{"ELM_ERROR_LOCATION_6_i_1", 0x48078998},
	{"ELM_ERROR_LOCATION_7_i_1", 0x4807899c},
	{"ELM_ERROR_LOCATION_8_i_1", 0x480789a0},
	{"ELM_ERROR_LOCATION_9_i_1", 0x480789a4},
	{"ELM_LOCATION_STATUS_i_1", 0x48078900},
	{"ELM_SYNDROME_FRAGMENT_0_i_1", 0x48078440},
	{"ELM_SYNDROME_FRAGMENT_1_i_1", 0x48078444},
	{"ELM_SYNDROME_FRAGMENT_2_i_1", 0x48078448},
	{"ELM_SYNDROME_FRAGMENT_3_i_1", 0x4807844c},
	{"ELM_SYNDROME_FRAGMENT_4_i_1", 0x48078450},
	{"ELM_SYNDROME_FRAGMENT_5_i_1", 0x48078454},
	{"ELM_SYNDROME_FRAGMENT_6_i_1", 0x48078458},
};
void omap4_regdump_elm_channel_1(void) {
	pr_info("elm_channel_1:\n");
	regdump(regdata_elm_channel_1, ARRAY_SIZE(regdata_elm_channel_1));
}

const struct reginfo regdata_elm_channel_2[] = {
	{"ELM_ERROR_LOCATION_0_i_2", 0x48078a80},
	{"ELM_ERROR_LOCATION_10_i_2", 0x48078aa8},
	{"ELM_ERROR_LOCATION_11_i_2", 0x48078aac},
	{"ELM_ERROR_LOCATION_12_i_2", 0x48078ab0},
	{"ELM_ERROR_LOCATION_13_i_2", 0x48078ab4},
	{"ELM_ERROR_LOCATION_14_i_2", 0x48078ab8},
	{"ELM_ERROR_LOCATION_15_i_2", 0x48078abc},
	{"ELM_ERROR_LOCATION_1_i_2", 0x48078a84},
	{"ELM_ERROR_LOCATION_2_i_2", 0x48078a88},
	{"ELM_ERROR_LOCATION_3_i_2", 0x48078a8c},
	{"ELM_ERROR_LOCATION_4_i_2", 0x48078a90},
	{"ELM_ERROR_LOCATION_5_i_2", 0x48078a94},
	{"ELM_ERROR_LOCATION_6_i_2", 0x48078a98},
	{"ELM_ERROR_LOCATION_7_i_2", 0x48078a9c},
	{"ELM_ERROR_LOCATION_8_i_2", 0x48078aa0},
	{"ELM_ERROR_LOCATION_9_i_2", 0x48078aa4},
	{"ELM_LOCATION_STATUS_i_2", 0x48078a00},
	{"ELM_SYNDROME_FRAGMENT_0_i_2", 0x48078480},
	{"ELM_SYNDROME_FRAGMENT_1_i_2", 0x48078484},
	{"ELM_SYNDROME_FRAGMENT_2_i_2", 0x48078488},
	{"ELM_SYNDROME_FRAGMENT_3_i_2", 0x4807848c},
	{"ELM_SYNDROME_FRAGMENT_4_i_2", 0x48078490},
	{"ELM_SYNDROME_FRAGMENT_5_i_2", 0x48078494},
	{"ELM_SYNDROME_FRAGMENT_6_i_2", 0x48078498},
};
void omap4_regdump_elm_channel_2(void) {
	pr_info("elm_channel_2:\n");
	regdump(regdata_elm_channel_2, ARRAY_SIZE(regdata_elm_channel_2));
}

const struct reginfo regdata_elm_channel_3[] = {
	{"ELM_ERROR_LOCATION_0_i_3", 0x48078b80},
	{"ELM_ERROR_LOCATION_10_i_3", 0x48078ba8},
	{"ELM_ERROR_LOCATION_11_i_3", 0x48078bac},
	{"ELM_ERROR_LOCATION_12_i_3", 0x48078bb0},
	{"ELM_ERROR_LOCATION_13_i_3", 0x48078bb4},
	{"ELM_ERROR_LOCATION_14_i_3", 0x48078bb8},
	{"ELM_ERROR_LOCATION_15_i_3", 0x48078bbc},
	{"ELM_ERROR_LOCATION_1_i_3", 0x48078b84},
	{"ELM_ERROR_LOCATION_2_i_3", 0x48078b88},
	{"ELM_ERROR_LOCATION_3_i_3", 0x48078b8c},
	{"ELM_ERROR_LOCATION_4_i_3", 0x48078b90},
	{"ELM_ERROR_LOCATION_5_i_3", 0x48078b94},
	{"ELM_ERROR_LOCATION_6_i_3", 0x48078b98},
	{"ELM_ERROR_LOCATION_7_i_3", 0x48078b9c},
	{"ELM_ERROR_LOCATION_8_i_3", 0x48078ba0},
	{"ELM_ERROR_LOCATION_9_i_3", 0x48078ba4},
	{"ELM_LOCATION_STATUS_i_3", 0x48078b00},
	{"ELM_SYNDROME_FRAGMENT_0_i_3", 0x480784c0},
	{"ELM_SYNDROME_FRAGMENT_1_i_3", 0x480784c4},
	{"ELM_SYNDROME_FRAGMENT_2_i_3", 0x480784c8},
	{"ELM_SYNDROME_FRAGMENT_3_i_3", 0x480784cc},
	{"ELM_SYNDROME_FRAGMENT_4_i_3", 0x480784d0},
	{"ELM_SYNDROME_FRAGMENT_5_i_3", 0x480784d4},
	{"ELM_SYNDROME_FRAGMENT_6_i_3", 0x480784d8},
};
void omap4_regdump_elm_channel_3(void) {
	pr_info("elm_channel_3:\n");
	regdump(regdata_elm_channel_3, ARRAY_SIZE(regdata_elm_channel_3));
}

const struct reginfo regdata_elm_channel_4[] = {
	{"ELM_ERROR_LOCATION_0_i_4", 0x48078c80},
	{"ELM_ERROR_LOCATION_10_i_4", 0x48078ca8},
	{"ELM_ERROR_LOCATION_11_i_4", 0x48078cac},
	{"ELM_ERROR_LOCATION_12_i_4", 0x48078cb0},
	{"ELM_ERROR_LOCATION_13_i_4", 0x48078cb4},
	{"ELM_ERROR_LOCATION_14_i_4", 0x48078cb8},
	{"ELM_ERROR_LOCATION_15_i_4", 0x48078cbc},
	{"ELM_ERROR_LOCATION_1_i_4", 0x48078c84},
	{"ELM_ERROR_LOCATION_2_i_4", 0x48078c88},
	{"ELM_ERROR_LOCATION_3_i_4", 0x48078c8c},
	{"ELM_ERROR_LOCATION_4_i_4", 0x48078c90},
	{"ELM_ERROR_LOCATION_5_i_4", 0x48078c94},
	{"ELM_ERROR_LOCATION_6_i_4", 0x48078c98},
	{"ELM_ERROR_LOCATION_7_i_4", 0x48078c9c},
	{"ELM_ERROR_LOCATION_8_i_4", 0x48078ca0},
	{"ELM_ERROR_LOCATION_9_i_4", 0x48078ca4},
	{"ELM_LOCATION_STATUS_i_4", 0x48078c00},
	{"ELM_SYNDROME_FRAGMENT_0_i_4", 0x48078500},
	{"ELM_SYNDROME_FRAGMENT_1_i_4", 0x48078504},
	{"ELM_SYNDROME_FRAGMENT_2_i_4", 0x48078508},
	{"ELM_SYNDROME_FRAGMENT_3_i_4", 0x4807850c},
	{"ELM_SYNDROME_FRAGMENT_4_i_4", 0x48078510},
	{"ELM_SYNDROME_FRAGMENT_5_i_4", 0x48078514},
	{"ELM_SYNDROME_FRAGMENT_6_i_4", 0x48078518},
};
void omap4_regdump_elm_channel_4(void) {
	pr_info("elm_channel_4:\n");
	regdump(regdata_elm_channel_4, ARRAY_SIZE(regdata_elm_channel_4));
}

const struct reginfo regdata_elm_channel_5[] = {
	{"ELM_ERROR_LOCATION_0_i_5", 0x48078d80},
	{"ELM_ERROR_LOCATION_10_i_5", 0x48078da8},
	{"ELM_ERROR_LOCATION_11_i_5", 0x48078dac},
	{"ELM_ERROR_LOCATION_12_i_5", 0x48078db0},
	{"ELM_ERROR_LOCATION_13_i_5", 0x48078db4},
	{"ELM_ERROR_LOCATION_14_i_5", 0x48078db8},
	{"ELM_ERROR_LOCATION_15_i_5", 0x48078dbc},
	{"ELM_ERROR_LOCATION_1_i_5", 0x48078d84},
	{"ELM_ERROR_LOCATION_2_i_5", 0x48078d88},
	{"ELM_ERROR_LOCATION_3_i_5", 0x48078d8c},
	{"ELM_ERROR_LOCATION_4_i_5", 0x48078d90},
	{"ELM_ERROR_LOCATION_5_i_5", 0x48078d94},
	{"ELM_ERROR_LOCATION_6_i_5", 0x48078d98},
	{"ELM_ERROR_LOCATION_7_i_5", 0x48078d9c},
	{"ELM_ERROR_LOCATION_8_i_5", 0x48078da0},
	{"ELM_ERROR_LOCATION_9_i_5", 0x48078da4},
	{"ELM_LOCATION_STATUS_i_5", 0x48078d00},
	{"ELM_SYNDROME_FRAGMENT_0_i_5", 0x48078540},
	{"ELM_SYNDROME_FRAGMENT_1_i_5", 0x48078544},
	{"ELM_SYNDROME_FRAGMENT_2_i_5", 0x48078548},
	{"ELM_SYNDROME_FRAGMENT_3_i_5", 0x4807854c},
	{"ELM_SYNDROME_FRAGMENT_4_i_5", 0x48078550},
	{"ELM_SYNDROME_FRAGMENT_5_i_5", 0x48078554},
	{"ELM_SYNDROME_FRAGMENT_6_i_5", 0x48078558},
};
void omap4_regdump_elm_channel_5(void) {
	pr_info("elm_channel_5:\n");
	regdump(regdata_elm_channel_5, ARRAY_SIZE(regdata_elm_channel_5));
}

const struct reginfo regdata_elm_channel_6[] = {
	{"ELM_ERROR_LOCATION_0_i_6", 0x48078e80},
	{"ELM_ERROR_LOCATION_10_i_6", 0x48078ea8},
	{"ELM_ERROR_LOCATION_11_i_6", 0x48078eac},
	{"ELM_ERROR_LOCATION_12_i_6", 0x48078eb0},
	{"ELM_ERROR_LOCATION_13_i_6", 0x48078eb4},
	{"ELM_ERROR_LOCATION_14_i_6", 0x48078eb8},
	{"ELM_ERROR_LOCATION_15_i_6", 0x48078ebc},
	{"ELM_ERROR_LOCATION_1_i_6", 0x48078e84},
	{"ELM_ERROR_LOCATION_2_i_6", 0x48078e88},
	{"ELM_ERROR_LOCATION_3_i_6", 0x48078e8c},
	{"ELM_ERROR_LOCATION_4_i_6", 0x48078e90},
	{"ELM_ERROR_LOCATION_5_i_6", 0x48078e94},
	{"ELM_ERROR_LOCATION_6_i_6", 0x48078e98},
	{"ELM_ERROR_LOCATION_7_i_6", 0x48078e9c},
	{"ELM_ERROR_LOCATION_8_i_6", 0x48078ea0},
	{"ELM_ERROR_LOCATION_9_i_6", 0x48078ea4},
	{"ELM_LOCATION_STATUS_i_6", 0x48078e00},
	{"ELM_SYNDROME_FRAGMENT_0_i_6", 0x48078580},
	{"ELM_SYNDROME_FRAGMENT_1_i_6", 0x48078584},
	{"ELM_SYNDROME_FRAGMENT_2_i_6", 0x48078588},
	{"ELM_SYNDROME_FRAGMENT_3_i_6", 0x4807858c},
	{"ELM_SYNDROME_FRAGMENT_4_i_6", 0x48078590},
	{"ELM_SYNDROME_FRAGMENT_5_i_6", 0x48078594},
	{"ELM_SYNDROME_FRAGMENT_6_i_6", 0x48078598},
};
void omap4_regdump_elm_channel_6(void) {
	pr_info("elm_channel_6:\n");
	regdump(regdata_elm_channel_6, ARRAY_SIZE(regdata_elm_channel_6));
}

const struct reginfo regdata_elm_channel_7[] = {
	{"ELM_ERROR_LOCATION_0_i_7", 0x48078f80},
	{"ELM_ERROR_LOCATION_10_i_7", 0x48078fa8},
	{"ELM_ERROR_LOCATION_11_i_7", 0x48078fac},
	{"ELM_ERROR_LOCATION_12_i_7", 0x48078fb0},
	{"ELM_ERROR_LOCATION_13_i_7", 0x48078fb4},
	{"ELM_ERROR_LOCATION_14_i_7", 0x48078fb8},
	{"ELM_ERROR_LOCATION_15_i_7", 0x48078fbc},
	{"ELM_ERROR_LOCATION_1_i_7", 0x48078f84},
	{"ELM_ERROR_LOCATION_2_i_7", 0x48078f88},
	{"ELM_ERROR_LOCATION_3_i_7", 0x48078f8c},
	{"ELM_ERROR_LOCATION_4_i_7", 0x48078f90},
	{"ELM_ERROR_LOCATION_5_i_7", 0x48078f94},
	{"ELM_ERROR_LOCATION_6_i_7", 0x48078f98},
	{"ELM_ERROR_LOCATION_7_i_7", 0x48078f9c},
	{"ELM_ERROR_LOCATION_8_i_7", 0x48078fa0},
	{"ELM_ERROR_LOCATION_9_i_7", 0x48078fa4},
	{"ELM_LOCATION_STATUS_i_7", 0x48078f00},
	{"ELM_SYNDROME_FRAGMENT_0_i_7", 0x480785c0},
	{"ELM_SYNDROME_FRAGMENT_1_i_7", 0x480785c4},
	{"ELM_SYNDROME_FRAGMENT_2_i_7", 0x480785c8},
	{"ELM_SYNDROME_FRAGMENT_3_i_7", 0x480785cc},
	{"ELM_SYNDROME_FRAGMENT_4_i_7", 0x480785d0},
	{"ELM_SYNDROME_FRAGMENT_5_i_7", 0x480785d4},
	{"ELM_SYNDROME_FRAGMENT_6_i_7", 0x480785d8},
};
void omap4_regdump_elm_channel_7(void) {
	pr_info("elm_channel_7:\n");
	regdump(regdata_elm_channel_7, ARRAY_SIZE(regdata_elm_channel_7));
}

const struct reginfo regdata_sdma[] = {
	{"DMA4_REVISION", 0x4a056000},
	{"DMA4_SYSSTATUS", 0x4a056028},
	{"DMA4_OCP_SYSCONFIG", 0x4a05602c},
	{"DMA4_CAPS_0", 0x4a056064},
	{"DMA4_CAPS_2", 0x4a05606c},
	{"DMA4_CAPS_3", 0x4a056070},
	{"DMA4_CAPS_4", 0x4a056074},
	{"DMA4_GCR", 0x4a056078},
};
void omap4_regdump_sdma(void) {
	pr_info("sdma:\n");
	regdump(regdata_sdma, ARRAY_SIZE(regdata_sdma));
	omap4_regdump_sdma_dma_channel_0();
	omap4_regdump_sdma_dma_channel_1();
	omap4_regdump_sdma_dma_channel_2();
	omap4_regdump_sdma_dma_channel_3();
	omap4_regdump_sdma_dma_channel_4();
	omap4_regdump_sdma_dma_channel_5();
	omap4_regdump_sdma_dma_channel_6();
	omap4_regdump_sdma_dma_channel_7();
	omap4_regdump_sdma_dma_channel_8();
	omap4_regdump_sdma_dma_channel_9();
	omap4_regdump_sdma_dma_channel_10();
	omap4_regdump_sdma_dma_channel_11();
	omap4_regdump_sdma_dma_channel_12();
	omap4_regdump_sdma_dma_channel_13();
	omap4_regdump_sdma_dma_channel_14();
	omap4_regdump_sdma_dma_channel_15();
	omap4_regdump_sdma_dma_channel_16();
	omap4_regdump_sdma_dma_channel_17();
	omap4_regdump_sdma_dma_channel_18();
	omap4_regdump_sdma_dma_channel_19();
	omap4_regdump_sdma_dma_channel_20();
	omap4_regdump_sdma_dma_channel_21();
	omap4_regdump_sdma_dma_channel_22();
	omap4_regdump_sdma_dma_channel_23();
	omap4_regdump_sdma_dma_channel_24();
	omap4_regdump_sdma_dma_channel_25();
	omap4_regdump_sdma_dma_channel_26();
	omap4_regdump_sdma_dma_channel_27();
	omap4_regdump_sdma_dma_channel_28();
	omap4_regdump_sdma_dma_channel_29();
	omap4_regdump_sdma_dma_channel_30();
	omap4_regdump_sdma_dma_channel_31();
}

const struct reginfo regdata_sdma_dma_channel_0[] = {
	{"DMA4_CCDNi_0", 0x4a0560d8},
	{"DMA4_CCENi_0", 0x4a0560bc},
	{"DMA4_CCFNi_0", 0x4a0560c0},
	{"DMA4_CCRi_0", 0x4a056080},
	{"DMA4_CDACi_0", 0x4a0560b8},
	{"DMA4_CDEIi_0", 0x4a0560ac},
	{"DMA4_CDFIi_0", 0x4a0560b0},
	{"DMA4_CDPi_0", 0x4a0560d0},
	{"DMA4_CDSAi_0", 0x4a0560a0},
	{"DMA4_CENi_0", 0x4a056094},
	{"DMA4_CFNi_0", 0x4a056098},
	{"DMA4_CICRi_0", 0x4a056088},
	{"DMA4_CLNK_CTRLi_0", 0x4a056084},
	{"DMA4_CNDPi_0", 0x4a0560d4},
	{"DMA4_COLORi_0", 0x4a0560c4},
	{"DMA4_CSACi_0", 0x4a0560b4},
	{"DMA4_CSDPi_0", 0x4a056090},
	{"DMA4_CSEIi_0", 0x4a0560a4},
	{"DMA4_CSFIi_0", 0x4a0560a8},
	{"DMA4_CSRi_0", 0x4a05608c},
	{"DMA4_CSSAi_0", 0x4a05609c},
	{"DMA4_IRQENABLE_Lj_0", 0x4a056018},
	{"DMA4_IRQSTATUS_Lj_0", 0x4a056008},
};
void omap4_regdump_sdma_dma_channel_0(void) {
	pr_info("sdma_dma_channel_0:\n");
	regdump(regdata_sdma_dma_channel_0, ARRAY_SIZE(regdata_sdma_dma_channel_0));
}

const struct reginfo regdata_sdma_dma_channel_1[] = {
	{"DMA4_CCDNi_1", 0x4a056138},
	{"DMA4_CCENi_1", 0x4a05611c},
	{"DMA4_CCFNi_1", 0x4a056120},
	{"DMA4_CCRi_1", 0x4a0560e0},
	{"DMA4_CDACi_1", 0x4a056118},
	{"DMA4_CDEIi_1", 0x4a05610c},
	{"DMA4_CDFIi_1", 0x4a056110},
	{"DMA4_CDPi_1", 0x4a056130},
	{"DMA4_CDSAi_1", 0x4a056100},
	{"DMA4_CENi_1", 0x4a0560f4},
	{"DMA4_CFNi_1", 0x4a0560f8},
	{"DMA4_CICRi_1", 0x4a0560e8},
	{"DMA4_CLNK_CTRLi_1", 0x4a0560e4},
	{"DMA4_CNDPi_1", 0x4a056134},
	{"DMA4_COLORi_1", 0x4a056124},
	{"DMA4_CSACi_1", 0x4a056114},
	{"DMA4_CSDPi_1", 0x4a0560f0},
	{"DMA4_CSEIi_1", 0x4a056104},
	{"DMA4_CSFIi_1", 0x4a056108},
	{"DMA4_CSRi_1", 0x4a0560ec},
	{"DMA4_CSSAi_1", 0x4a0560fc},
	{"DMA4_IRQENABLE_Lj_1", 0x4a05601c},
	{"DMA4_IRQSTATUS_Lj_1", 0x4a05600c},
};
void omap4_regdump_sdma_dma_channel_1(void) {
	pr_info("sdma_dma_channel_1:\n");
	regdump(regdata_sdma_dma_channel_1, ARRAY_SIZE(regdata_sdma_dma_channel_1));
}

const struct reginfo regdata_sdma_dma_channel_2[] = {
	{"DMA4_CCDNi_2", 0x4a056198},
	{"DMA4_CCENi_2", 0x4a05617c},
	{"DMA4_CCFNi_2", 0x4a056180},
	{"DMA4_CCRi_2", 0x4a056140},
	{"DMA4_CDACi_2", 0x4a056178},
	{"DMA4_CDEIi_2", 0x4a05616c},
	{"DMA4_CDFIi_2", 0x4a056170},
	{"DMA4_CDPi_2", 0x4a056190},
	{"DMA4_CDSAi_2", 0x4a056160},
	{"DMA4_CENi_2", 0x4a056154},
	{"DMA4_CFNi_2", 0x4a056158},
	{"DMA4_CICRi_2", 0x4a056148},
	{"DMA4_CLNK_CTRLi_2", 0x4a056144},
	{"DMA4_CNDPi_2", 0x4a056194},
	{"DMA4_COLORi_2", 0x4a056184},
	{"DMA4_CSACi_2", 0x4a056174},
	{"DMA4_CSDPi_2", 0x4a056150},
	{"DMA4_CSEIi_2", 0x4a056164},
	{"DMA4_CSFIi_2", 0x4a056168},
	{"DMA4_CSRi_2", 0x4a05614c},
	{"DMA4_CSSAi_2", 0x4a05615c},
	{"DMA4_IRQENABLE_Lj_2", 0x4a056020},
	{"DMA4_IRQSTATUS_Lj_2", 0x4a056010},
};
void omap4_regdump_sdma_dma_channel_2(void) {
	pr_info("sdma_dma_channel_2:\n");
	regdump(regdata_sdma_dma_channel_2, ARRAY_SIZE(regdata_sdma_dma_channel_2));
}

const struct reginfo regdata_sdma_dma_channel_3[] = {
	{"DMA4_CCDNi_3", 0x4a0561f8},
	{"DMA4_CCENi_3", 0x4a0561dc},
	{"DMA4_CCFNi_3", 0x4a0561e0},
	{"DMA4_CCRi_3", 0x4a0561a0},
	{"DMA4_CDACi_3", 0x4a0561d8},
	{"DMA4_CDEIi_3", 0x4a0561cc},
	{"DMA4_CDFIi_3", 0x4a0561d0},
	{"DMA4_CDPi_3", 0x4a0561f0},
	{"DMA4_CDSAi_3", 0x4a0561c0},
	{"DMA4_CENi_3", 0x4a0561b4},
	{"DMA4_CFNi_3", 0x4a0561b8},
	{"DMA4_CICRi_3", 0x4a0561a8},
	{"DMA4_CLNK_CTRLi_3", 0x4a0561a4},
	{"DMA4_CNDPi_3", 0x4a0561f4},
	{"DMA4_COLORi_3", 0x4a0561e4},
	{"DMA4_CSACi_3", 0x4a0561d4},
	{"DMA4_CSDPi_3", 0x4a0561b0},
	{"DMA4_CSEIi_3", 0x4a0561c4},
	{"DMA4_CSFIi_3", 0x4a0561c8},
	{"DMA4_CSRi_3", 0x4a0561ac},
	{"DMA4_CSSAi_3", 0x4a0561bc},
	{"DMA4_IRQENABLE_Lj_3", 0x4a056024},
	{"DMA4_IRQSTATUS_Lj_3", 0x4a056014},
};
void omap4_regdump_sdma_dma_channel_3(void) {
	pr_info("sdma_dma_channel_3:\n");
	regdump(regdata_sdma_dma_channel_3, ARRAY_SIZE(regdata_sdma_dma_channel_3));
}

const struct reginfo regdata_sdma_dma_channel_4[] = {
	{"DMA4_CCDNi_4", 0x4a056258},
	{"DMA4_CCENi_4", 0x4a05623c},
	{"DMA4_CCFNi_4", 0x4a056240},
	{"DMA4_CCRi_4", 0x4a056200},
	{"DMA4_CDACi_4", 0x4a056238},
	{"DMA4_CDEIi_4", 0x4a05622c},
	{"DMA4_CDFIi_4", 0x4a056230},
	{"DMA4_CDPi_4", 0x4a056250},
	{"DMA4_CDSAi_4", 0x4a056220},
	{"DMA4_CENi_4", 0x4a056214},
	{"DMA4_CFNi_4", 0x4a056218},
	{"DMA4_CICRi_4", 0x4a056208},
	{"DMA4_CLNK_CTRLi_4", 0x4a056204},
	{"DMA4_CNDPi_4", 0x4a056254},
	{"DMA4_COLORi_4", 0x4a056244},
	{"DMA4_CSACi_4", 0x4a056234},
	{"DMA4_CSDPi_4", 0x4a056210},
	{"DMA4_CSEIi_4", 0x4a056224},
	{"DMA4_CSFIi_4", 0x4a056228},
	{"DMA4_CSRi_4", 0x4a05620c},
	{"DMA4_CSSAi_4", 0x4a05621c},
};
void omap4_regdump_sdma_dma_channel_4(void) {
	pr_info("sdma_dma_channel_4:\n");
	regdump(regdata_sdma_dma_channel_4, ARRAY_SIZE(regdata_sdma_dma_channel_4));
}

const struct reginfo regdata_sdma_dma_channel_5[] = {
	{"DMA4_CCDNi_5", 0x4a0562b8},
	{"DMA4_CCENi_5", 0x4a05629c},
	{"DMA4_CCFNi_5", 0x4a0562a0},
	{"DMA4_CCRi_5", 0x4a056260},
	{"DMA4_CDACi_5", 0x4a056298},
	{"DMA4_CDEIi_5", 0x4a05628c},
	{"DMA4_CDFIi_5", 0x4a056290},
	{"DMA4_CDPi_5", 0x4a0562b0},
	{"DMA4_CDSAi_5", 0x4a056280},
	{"DMA4_CENi_5", 0x4a056274},
	{"DMA4_CFNi_5", 0x4a056278},
	{"DMA4_CICRi_5", 0x4a056268},
	{"DMA4_CLNK_CTRLi_5", 0x4a056264},
	{"DMA4_CNDPi_5", 0x4a0562b4},
	{"DMA4_COLORi_5", 0x4a0562a4},
	{"DMA4_CSACi_5", 0x4a056294},
	{"DMA4_CSDPi_5", 0x4a056270},
	{"DMA4_CSEIi_5", 0x4a056284},
	{"DMA4_CSFIi_5", 0x4a056288},
	{"DMA4_CSRi_5", 0x4a05626c},
	{"DMA4_CSSAi_5", 0x4a05627c},
};
void omap4_regdump_sdma_dma_channel_5(void) {
	pr_info("sdma_dma_channel_5:\n");
	regdump(regdata_sdma_dma_channel_5, ARRAY_SIZE(regdata_sdma_dma_channel_5));
}

const struct reginfo regdata_sdma_dma_channel_6[] = {
	{"DMA4_CCDNi_6", 0x4a056318},
	{"DMA4_CCENi_6", 0x4a0562fc},
	{"DMA4_CCFNi_6", 0x4a056300},
	{"DMA4_CCRi_6", 0x4a0562c0},
	{"DMA4_CDACi_6", 0x4a0562f8},
	{"DMA4_CDEIi_6", 0x4a0562ec},
	{"DMA4_CDFIi_6", 0x4a0562f0},
	{"DMA4_CDPi_6", 0x4a056310},
	{"DMA4_CDSAi_6", 0x4a0562e0},
	{"DMA4_CENi_6", 0x4a0562d4},
	{"DMA4_CFNi_6", 0x4a0562d8},
	{"DMA4_CICRi_6", 0x4a0562c8},
	{"DMA4_CLNK_CTRLi_6", 0x4a0562c4},
	{"DMA4_CNDPi_6", 0x4a056314},
	{"DMA4_COLORi_6", 0x4a056304},
	{"DMA4_CSACi_6", 0x4a0562f4},
	{"DMA4_CSDPi_6", 0x4a0562d0},
	{"DMA4_CSEIi_6", 0x4a0562e4},
	{"DMA4_CSFIi_6", 0x4a0562e8},
	{"DMA4_CSRi_6", 0x4a0562cc},
	{"DMA4_CSSAi_6", 0x4a0562dc},
};
void omap4_regdump_sdma_dma_channel_6(void) {
	pr_info("sdma_dma_channel_6:\n");
	regdump(regdata_sdma_dma_channel_6, ARRAY_SIZE(regdata_sdma_dma_channel_6));
}

const struct reginfo regdata_sdma_dma_channel_7[] = {
	{"DMA4_CCDNi_7", 0x4a056378},
	{"DMA4_CCENi_7", 0x4a05635c},
	{"DMA4_CCFNi_7", 0x4a056360},
	{"DMA4_CCRi_7", 0x4a056320},
	{"DMA4_CDACi_7", 0x4a056358},
	{"DMA4_CDEIi_7", 0x4a05634c},
	{"DMA4_CDFIi_7", 0x4a056350},
	{"DMA4_CDPi_7", 0x4a056370},
	{"DMA4_CDSAi_7", 0x4a056340},
	{"DMA4_CENi_7", 0x4a056334},
	{"DMA4_CFNi_7", 0x4a056338},
	{"DMA4_CICRi_7", 0x4a056328},
	{"DMA4_CLNK_CTRLi_7", 0x4a056324},
	{"DMA4_CNDPi_7", 0x4a056374},
	{"DMA4_COLORi_7", 0x4a056364},
	{"DMA4_CSACi_7", 0x4a056354},
	{"DMA4_CSDPi_7", 0x4a056330},
	{"DMA4_CSEIi_7", 0x4a056344},
	{"DMA4_CSFIi_7", 0x4a056348},
	{"DMA4_CSRi_7", 0x4a05632c},
	{"DMA4_CSSAi_7", 0x4a05633c},
};
void omap4_regdump_sdma_dma_channel_7(void) {
	pr_info("sdma_dma_channel_7:\n");
	regdump(regdata_sdma_dma_channel_7, ARRAY_SIZE(regdata_sdma_dma_channel_7));
}

const struct reginfo regdata_sdma_dma_channel_8[] = {
	{"DMA4_CCDNi_8", 0x4a0563d8},
	{"DMA4_CCENi_8", 0x4a0563bc},
	{"DMA4_CCFNi_8", 0x4a0563c0},
	{"DMA4_CCRi_8", 0x4a056380},
	{"DMA4_CDACi_8", 0x4a0563b8},
	{"DMA4_CDEIi_8", 0x4a0563ac},
	{"DMA4_CDFIi_8", 0x4a0563b0},
	{"DMA4_CDPi_8", 0x4a0563d0},
	{"DMA4_CDSAi_8", 0x4a0563a0},
	{"DMA4_CENi_8", 0x4a056394},
	{"DMA4_CFNi_8", 0x4a056398},
	{"DMA4_CICRi_8", 0x4a056388},
	{"DMA4_CLNK_CTRLi_8", 0x4a056384},
	{"DMA4_CNDPi_8", 0x4a0563d4},
	{"DMA4_COLORi_8", 0x4a0563c4},
	{"DMA4_CSACi_8", 0x4a0563b4},
	{"DMA4_CSDPi_8", 0x4a056390},
	{"DMA4_CSEIi_8", 0x4a0563a4},
	{"DMA4_CSFIi_8", 0x4a0563a8},
	{"DMA4_CSRi_8", 0x4a05638c},
	{"DMA4_CSSAi_8", 0x4a05639c},
};
void omap4_regdump_sdma_dma_channel_8(void) {
	pr_info("sdma_dma_channel_8:\n");
	regdump(regdata_sdma_dma_channel_8, ARRAY_SIZE(regdata_sdma_dma_channel_8));
}

const struct reginfo regdata_sdma_dma_channel_9[] = {
	{"DMA4_CCDNi_9", 0x4a056438},
	{"DMA4_CCENi_9", 0x4a05641c},
	{"DMA4_CCFNi_9", 0x4a056420},
	{"DMA4_CCRi_9", 0x4a0563e0},
	{"DMA4_CDACi_9", 0x4a056418},
	{"DMA4_CDEIi_9", 0x4a05640c},
	{"DMA4_CDFIi_9", 0x4a056410},
	{"DMA4_CDPi_9", 0x4a056430},
	{"DMA4_CDSAi_9", 0x4a056400},
	{"DMA4_CENi_9", 0x4a0563f4},
	{"DMA4_CFNi_9", 0x4a0563f8},
	{"DMA4_CICRi_9", 0x4a0563e8},
	{"DMA4_CLNK_CTRLi_9", 0x4a0563e4},
	{"DMA4_CNDPi_9", 0x4a056434},
	{"DMA4_COLORi_9", 0x4a056424},
	{"DMA4_CSACi_9", 0x4a056414},
	{"DMA4_CSDPi_9", 0x4a0563f0},
	{"DMA4_CSEIi_9", 0x4a056404},
	{"DMA4_CSFIi_9", 0x4a056408},
	{"DMA4_CSRi_9", 0x4a0563ec},
	{"DMA4_CSSAi_9", 0x4a0563fc},
};
void omap4_regdump_sdma_dma_channel_9(void) {
	pr_info("sdma_dma_channel_9:\n");
	regdump(regdata_sdma_dma_channel_9, ARRAY_SIZE(regdata_sdma_dma_channel_9));
}

const struct reginfo regdata_sdma_dma_channel_10[] = {
	{"DMA4_CCDNi_10", 0x4a056498},
	{"DMA4_CCENi_10", 0x4a05647c},
	{"DMA4_CCFNi_10", 0x4a056480},
	{"DMA4_CCRi_10", 0x4a056440},
	{"DMA4_CDACi_10", 0x4a056478},
	{"DMA4_CDEIi_10", 0x4a05646c},
	{"DMA4_CDFIi_10", 0x4a056470},
	{"DMA4_CDPi_10", 0x4a056490},
	{"DMA4_CDSAi_10", 0x4a056460},
	{"DMA4_CENi_10", 0x4a056454},
	{"DMA4_CFNi_10", 0x4a056458},
	{"DMA4_CICRi_10", 0x4a056448},
	{"DMA4_CLNK_CTRLi_10", 0x4a056444},
	{"DMA4_CNDPi_10", 0x4a056494},
	{"DMA4_COLORi_10", 0x4a056484},
	{"DMA4_CSACi_10", 0x4a056474},
	{"DMA4_CSDPi_10", 0x4a056450},
	{"DMA4_CSEIi_10", 0x4a056464},
	{"DMA4_CSFIi_10", 0x4a056468},
	{"DMA4_CSRi_10", 0x4a05644c},
	{"DMA4_CSSAi_10", 0x4a05645c},
};
void omap4_regdump_sdma_dma_channel_10(void) {
	pr_info("sdma_dma_channel_10:\n");
	regdump(regdata_sdma_dma_channel_10, ARRAY_SIZE(regdata_sdma_dma_channel_10));
}

const struct reginfo regdata_sdma_dma_channel_11[] = {
	{"DMA4_CCDNi_11", 0x4a0564f8},
	{"DMA4_CCENi_11", 0x4a0564dc},
	{"DMA4_CCFNi_11", 0x4a0564e0},
	{"DMA4_CCRi_11", 0x4a0564a0},
	{"DMA4_CDACi_11", 0x4a0564d8},
	{"DMA4_CDEIi_11", 0x4a0564cc},
	{"DMA4_CDFIi_11", 0x4a0564d0},
	{"DMA4_CDPi_11", 0x4a0564f0},
	{"DMA4_CDSAi_11", 0x4a0564c0},
	{"DMA4_CENi_11", 0x4a0564b4},
	{"DMA4_CFNi_11", 0x4a0564b8},
	{"DMA4_CICRi_11", 0x4a0564a8},
	{"DMA4_CLNK_CTRLi_11", 0x4a0564a4},
	{"DMA4_CNDPi_11", 0x4a0564f4},
	{"DMA4_COLORi_11", 0x4a0564e4},
	{"DMA4_CSACi_11", 0x4a0564d4},
	{"DMA4_CSDPi_11", 0x4a0564b0},
	{"DMA4_CSEIi_11", 0x4a0564c4},
	{"DMA4_CSFIi_11", 0x4a0564c8},
	{"DMA4_CSRi_11", 0x4a0564ac},
	{"DMA4_CSSAi_11", 0x4a0564bc},
};
void omap4_regdump_sdma_dma_channel_11(void) {
	pr_info("sdma_dma_channel_11:\n");
	regdump(regdata_sdma_dma_channel_11, ARRAY_SIZE(regdata_sdma_dma_channel_11));
}

const struct reginfo regdata_sdma_dma_channel_12[] = {
	{"DMA4_CCDNi_12", 0x4a056558},
	{"DMA4_CCENi_12", 0x4a05653c},
	{"DMA4_CCFNi_12", 0x4a056540},
	{"DMA4_CCRi_12", 0x4a056500},
	{"DMA4_CDACi_12", 0x4a056538},
	{"DMA4_CDEIi_12", 0x4a05652c},
	{"DMA4_CDFIi_12", 0x4a056530},
	{"DMA4_CDPi_12", 0x4a056550},
	{"DMA4_CDSAi_12", 0x4a056520},
	{"DMA4_CENi_12", 0x4a056514},
	{"DMA4_CFNi_12", 0x4a056518},
	{"DMA4_CICRi_12", 0x4a056508},
	{"DMA4_CLNK_CTRLi_12", 0x4a056504},
	{"DMA4_CNDPi_12", 0x4a056554},
	{"DMA4_COLORi_12", 0x4a056544},
	{"DMA4_CSACi_12", 0x4a056534},
	{"DMA4_CSDPi_12", 0x4a056510},
	{"DMA4_CSEIi_12", 0x4a056524},
	{"DMA4_CSFIi_12", 0x4a056528},
	{"DMA4_CSRi_12", 0x4a05650c},
	{"DMA4_CSSAi_12", 0x4a05651c},
};
void omap4_regdump_sdma_dma_channel_12(void) {
	pr_info("sdma_dma_channel_12:\n");
	regdump(regdata_sdma_dma_channel_12, ARRAY_SIZE(regdata_sdma_dma_channel_12));
}

const struct reginfo regdata_sdma_dma_channel_13[] = {
	{"DMA4_CCDNi_13", 0x4a0565b8},
	{"DMA4_CCENi_13", 0x4a05659c},
	{"DMA4_CCFNi_13", 0x4a0565a0},
	{"DMA4_CCRi_13", 0x4a056560},
	{"DMA4_CDACi_13", 0x4a056598},
	{"DMA4_CDEIi_13", 0x4a05658c},
	{"DMA4_CDFIi_13", 0x4a056590},
	{"DMA4_CDPi_13", 0x4a0565b0},
	{"DMA4_CDSAi_13", 0x4a056580},
	{"DMA4_CENi_13", 0x4a056574},
	{"DMA4_CFNi_13", 0x4a056578},
	{"DMA4_CICRi_13", 0x4a056568},
	{"DMA4_CLNK_CTRLi_13", 0x4a056564},
	{"DMA4_CNDPi_13", 0x4a0565b4},
	{"DMA4_COLORi_13", 0x4a0565a4},
	{"DMA4_CSACi_13", 0x4a056594},
	{"DMA4_CSDPi_13", 0x4a056570},
	{"DMA4_CSEIi_13", 0x4a056584},
	{"DMA4_CSFIi_13", 0x4a056588},
	{"DMA4_CSRi_13", 0x4a05656c},
	{"DMA4_CSSAi_13", 0x4a05657c},
};
void omap4_regdump_sdma_dma_channel_13(void) {
	pr_info("sdma_dma_channel_13:\n");
	regdump(regdata_sdma_dma_channel_13, ARRAY_SIZE(regdata_sdma_dma_channel_13));
}

const struct reginfo regdata_sdma_dma_channel_14[] = {
	{"DMA4_CCDNi_14", 0x4a056618},
	{"DMA4_CCENi_14", 0x4a0565fc},
	{"DMA4_CCFNi_14", 0x4a056600},
	{"DMA4_CCRi_14", 0x4a0565c0},
	{"DMA4_CDACi_14", 0x4a0565f8},
	{"DMA4_CDEIi_14", 0x4a0565ec},
	{"DMA4_CDFIi_14", 0x4a0565f0},
	{"DMA4_CDPi_14", 0x4a056610},
	{"DMA4_CDSAi_14", 0x4a0565e0},
	{"DMA4_CENi_14", 0x4a0565d4},
	{"DMA4_CFNi_14", 0x4a0565d8},
	{"DMA4_CICRi_14", 0x4a0565c8},
	{"DMA4_CLNK_CTRLi_14", 0x4a0565c4},
	{"DMA4_CNDPi_14", 0x4a056614},
	{"DMA4_COLORi_14", 0x4a056604},
	{"DMA4_CSACi_14", 0x4a0565f4},
	{"DMA4_CSDPi_14", 0x4a0565d0},
	{"DMA4_CSEIi_14", 0x4a0565e4},
	{"DMA4_CSFIi_14", 0x4a0565e8},
	{"DMA4_CSRi_14", 0x4a0565cc},
	{"DMA4_CSSAi_14", 0x4a0565dc},
};
void omap4_regdump_sdma_dma_channel_14(void) {
	pr_info("sdma_dma_channel_14:\n");
	regdump(regdata_sdma_dma_channel_14, ARRAY_SIZE(regdata_sdma_dma_channel_14));
}

const struct reginfo regdata_sdma_dma_channel_15[] = {
	{"DMA4_CCDNi_15", 0x4a056678},
	{"DMA4_CCENi_15", 0x4a05665c},
	{"DMA4_CCFNi_15", 0x4a056660},
	{"DMA4_CCRi_15", 0x4a056620},
	{"DMA4_CDACi_15", 0x4a056658},
	{"DMA4_CDEIi_15", 0x4a05664c},
	{"DMA4_CDFIi_15", 0x4a056650},
	{"DMA4_CDPi_15", 0x4a056670},
	{"DMA4_CDSAi_15", 0x4a056640},
	{"DMA4_CENi_15", 0x4a056634},
	{"DMA4_CFNi_15", 0x4a056638},
	{"DMA4_CICRi_15", 0x4a056628},
	{"DMA4_CLNK_CTRLi_15", 0x4a056624},
	{"DMA4_CNDPi_15", 0x4a056674},
	{"DMA4_COLORi_15", 0x4a056664},
	{"DMA4_CSACi_15", 0x4a056654},
	{"DMA4_CSDPi_15", 0x4a056630},
	{"DMA4_CSEIi_15", 0x4a056644},
	{"DMA4_CSFIi_15", 0x4a056648},
	{"DMA4_CSRi_15", 0x4a05662c},
	{"DMA4_CSSAi_15", 0x4a05663c},
};
void omap4_regdump_sdma_dma_channel_15(void) {
	pr_info("sdma_dma_channel_15:\n");
	regdump(regdata_sdma_dma_channel_15, ARRAY_SIZE(regdata_sdma_dma_channel_15));
}

const struct reginfo regdata_sdma_dma_channel_16[] = {
	{"DMA4_CCDNi_16", 0x4a0566d8},
	{"DMA4_CCENi_16", 0x4a0566bc},
	{"DMA4_CCFNi_16", 0x4a0566c0},
	{"DMA4_CCRi_16", 0x4a056680},
	{"DMA4_CDACi_16", 0x4a0566b8},
	{"DMA4_CDEIi_16", 0x4a0566ac},
	{"DMA4_CDFIi_16", 0x4a0566b0},
	{"DMA4_CDPi_16", 0x4a0566d0},
	{"DMA4_CDSAi_16", 0x4a0566a0},
	{"DMA4_CENi_16", 0x4a056694},
	{"DMA4_CFNi_16", 0x4a056698},
	{"DMA4_CICRi_16", 0x4a056688},
	{"DMA4_CLNK_CTRLi_16", 0x4a056684},
	{"DMA4_CNDPi_16", 0x4a0566d4},
	{"DMA4_COLORi_16", 0x4a0566c4},
	{"DMA4_CSACi_16", 0x4a0566b4},
	{"DMA4_CSDPi_16", 0x4a056690},
	{"DMA4_CSEIi_16", 0x4a0566a4},
	{"DMA4_CSFIi_16", 0x4a0566a8},
	{"DMA4_CSRi_16", 0x4a05668c},
	{"DMA4_CSSAi_16", 0x4a05669c},
};
void omap4_regdump_sdma_dma_channel_16(void) {
	pr_info("sdma_dma_channel_16:\n");
	regdump(regdata_sdma_dma_channel_16, ARRAY_SIZE(regdata_sdma_dma_channel_16));
}

const struct reginfo regdata_sdma_dma_channel_17[] = {
	{"DMA4_CCDNi_17", 0x4a056738},
	{"DMA4_CCENi_17", 0x4a05671c},
	{"DMA4_CCFNi_17", 0x4a056720},
	{"DMA4_CCRi_17", 0x4a0566e0},
	{"DMA4_CDACi_17", 0x4a056718},
	{"DMA4_CDEIi_17", 0x4a05670c},
	{"DMA4_CDFIi_17", 0x4a056710},
	{"DMA4_CDPi_17", 0x4a056730},
	{"DMA4_CDSAi_17", 0x4a056700},
	{"DMA4_CENi_17", 0x4a0566f4},
	{"DMA4_CFNi_17", 0x4a0566f8},
	{"DMA4_CICRi_17", 0x4a0566e8},
	{"DMA4_CLNK_CTRLi_17", 0x4a0566e4},
	{"DMA4_CNDPi_17", 0x4a056734},
	{"DMA4_COLORi_17", 0x4a056724},
	{"DMA4_CSACi_17", 0x4a056714},
	{"DMA4_CSDPi_17", 0x4a0566f0},
	{"DMA4_CSEIi_17", 0x4a056704},
	{"DMA4_CSFIi_17", 0x4a056708},
	{"DMA4_CSRi_17", 0x4a0566ec},
	{"DMA4_CSSAi_17", 0x4a0566fc},
};
void omap4_regdump_sdma_dma_channel_17(void) {
	pr_info("sdma_dma_channel_17:\n");
	regdump(regdata_sdma_dma_channel_17, ARRAY_SIZE(regdata_sdma_dma_channel_17));
}

const struct reginfo regdata_sdma_dma_channel_18[] = {
	{"DMA4_CCDNi_18", 0x4a056798},
	{"DMA4_CCENi_18", 0x4a05677c},
	{"DMA4_CCFNi_18", 0x4a056780},
	{"DMA4_CCRi_18", 0x4a056740},
	{"DMA4_CDACi_18", 0x4a056778},
	{"DMA4_CDEIi_18", 0x4a05676c},
	{"DMA4_CDFIi_18", 0x4a056770},
	{"DMA4_CDPi_18", 0x4a056790},
	{"DMA4_CDSAi_18", 0x4a056760},
	{"DMA4_CENi_18", 0x4a056754},
	{"DMA4_CFNi_18", 0x4a056758},
	{"DMA4_CICRi_18", 0x4a056748},
	{"DMA4_CLNK_CTRLi_18", 0x4a056744},
	{"DMA4_CNDPi_18", 0x4a056794},
	{"DMA4_COLORi_18", 0x4a056784},
	{"DMA4_CSACi_18", 0x4a056774},
	{"DMA4_CSDPi_18", 0x4a056750},
	{"DMA4_CSEIi_18", 0x4a056764},
	{"DMA4_CSFIi_18", 0x4a056768},
	{"DMA4_CSRi_18", 0x4a05674c},
	{"DMA4_CSSAi_18", 0x4a05675c},
};
void omap4_regdump_sdma_dma_channel_18(void) {
	pr_info("sdma_dma_channel_18:\n");
	regdump(regdata_sdma_dma_channel_18, ARRAY_SIZE(regdata_sdma_dma_channel_18));
}

const struct reginfo regdata_sdma_dma_channel_19[] = {
	{"DMA4_CCDNi_19", 0x4a0567f8},
	{"DMA4_CCENi_19", 0x4a0567dc},
	{"DMA4_CCFNi_19", 0x4a0567e0},
	{"DMA4_CCRi_19", 0x4a0567a0},
	{"DMA4_CDACi_19", 0x4a0567d8},
	{"DMA4_CDEIi_19", 0x4a0567cc},
	{"DMA4_CDFIi_19", 0x4a0567d0},
	{"DMA4_CDPi_19", 0x4a0567f0},
	{"DMA4_CDSAi_19", 0x4a0567c0},
	{"DMA4_CENi_19", 0x4a0567b4},
	{"DMA4_CFNi_19", 0x4a0567b8},
	{"DMA4_CICRi_19", 0x4a0567a8},
	{"DMA4_CLNK_CTRLi_19", 0x4a0567a4},
	{"DMA4_CNDPi_19", 0x4a0567f4},
	{"DMA4_COLORi_19", 0x4a0567e4},
	{"DMA4_CSACi_19", 0x4a0567d4},
	{"DMA4_CSDPi_19", 0x4a0567b0},
	{"DMA4_CSEIi_19", 0x4a0567c4},
	{"DMA4_CSFIi_19", 0x4a0567c8},
	{"DMA4_CSRi_19", 0x4a0567ac},
	{"DMA4_CSSAi_19", 0x4a0567bc},
};
void omap4_regdump_sdma_dma_channel_19(void) {
	pr_info("sdma_dma_channel_19:\n");
	regdump(regdata_sdma_dma_channel_19, ARRAY_SIZE(regdata_sdma_dma_channel_19));
}

const struct reginfo regdata_sdma_dma_channel_20[] = {
	{"DMA4_CCDNi_20", 0x4a056858},
	{"DMA4_CCENi_20", 0x4a05683c},
	{"DMA4_CCFNi_20", 0x4a056840},
	{"DMA4_CCRi_20", 0x4a056800},
	{"DMA4_CDACi_20", 0x4a056838},
	{"DMA4_CDEIi_20", 0x4a05682c},
	{"DMA4_CDFIi_20", 0x4a056830},
	{"DMA4_CDPi_20", 0x4a056850},
	{"DMA4_CDSAi_20", 0x4a056820},
	{"DMA4_CENi_20", 0x4a056814},
	{"DMA4_CFNi_20", 0x4a056818},
	{"DMA4_CICRi_20", 0x4a056808},
	{"DMA4_CLNK_CTRLi_20", 0x4a056804},
	{"DMA4_CNDPi_20", 0x4a056854},
	{"DMA4_COLORi_20", 0x4a056844},
	{"DMA4_CSACi_20", 0x4a056834},
	{"DMA4_CSDPi_20", 0x4a056810},
	{"DMA4_CSEIi_20", 0x4a056824},
	{"DMA4_CSFIi_20", 0x4a056828},
	{"DMA4_CSRi_20", 0x4a05680c},
	{"DMA4_CSSAi_20", 0x4a05681c},
};
void omap4_regdump_sdma_dma_channel_20(void) {
	pr_info("sdma_dma_channel_20:\n");
	regdump(regdata_sdma_dma_channel_20, ARRAY_SIZE(regdata_sdma_dma_channel_20));
}

const struct reginfo regdata_sdma_dma_channel_21[] = {
	{"DMA4_CCDNi_21", 0x4a0568b8},
	{"DMA4_CCENi_21", 0x4a05689c},
	{"DMA4_CCFNi_21", 0x4a0568a0},
	{"DMA4_CCRi_21", 0x4a056860},
	{"DMA4_CDACi_21", 0x4a056898},
	{"DMA4_CDEIi_21", 0x4a05688c},
	{"DMA4_CDFIi_21", 0x4a056890},
	{"DMA4_CDPi_21", 0x4a0568b0},
	{"DMA4_CDSAi_21", 0x4a056880},
	{"DMA4_CENi_21", 0x4a056874},
	{"DMA4_CFNi_21", 0x4a056878},
	{"DMA4_CICRi_21", 0x4a056868},
	{"DMA4_CLNK_CTRLi_21", 0x4a056864},
	{"DMA4_CNDPi_21", 0x4a0568b4},
	{"DMA4_COLORi_21", 0x4a0568a4},
	{"DMA4_CSACi_21", 0x4a056894},
	{"DMA4_CSDPi_21", 0x4a056870},
	{"DMA4_CSEIi_21", 0x4a056884},
	{"DMA4_CSFIi_21", 0x4a056888},
	{"DMA4_CSRi_21", 0x4a05686c},
	{"DMA4_CSSAi_21", 0x4a05687c},
};
void omap4_regdump_sdma_dma_channel_21(void) {
	pr_info("sdma_dma_channel_21:\n");
	regdump(regdata_sdma_dma_channel_21, ARRAY_SIZE(regdata_sdma_dma_channel_21));
}

const struct reginfo regdata_sdma_dma_channel_22[] = {
	{"DMA4_CCDNi_22", 0x4a056918},
	{"DMA4_CCENi_22", 0x4a0568fc},
	{"DMA4_CCFNi_22", 0x4a056900},
	{"DMA4_CCRi_22", 0x4a0568c0},
	{"DMA4_CDACi_22", 0x4a0568f8},
	{"DMA4_CDEIi_22", 0x4a0568ec},
	{"DMA4_CDFIi_22", 0x4a0568f0},
	{"DMA4_CDPi_22", 0x4a056910},
	{"DMA4_CDSAi_22", 0x4a0568e0},
	{"DMA4_CENi_22", 0x4a0568d4},
	{"DMA4_CFNi_22", 0x4a0568d8},
	{"DMA4_CICRi_22", 0x4a0568c8},
	{"DMA4_CLNK_CTRLi_22", 0x4a0568c4},
	{"DMA4_CNDPi_22", 0x4a056914},
	{"DMA4_COLORi_22", 0x4a056904},
	{"DMA4_CSACi_22", 0x4a0568f4},
	{"DMA4_CSDPi_22", 0x4a0568d0},
	{"DMA4_CSEIi_22", 0x4a0568e4},
	{"DMA4_CSFIi_22", 0x4a0568e8},
	{"DMA4_CSRi_22", 0x4a0568cc},
	{"DMA4_CSSAi_22", 0x4a0568dc},
};
void omap4_regdump_sdma_dma_channel_22(void) {
	pr_info("sdma_dma_channel_22:\n");
	regdump(regdata_sdma_dma_channel_22, ARRAY_SIZE(regdata_sdma_dma_channel_22));
}

const struct reginfo regdata_sdma_dma_channel_23[] = {
	{"DMA4_CCDNi_23", 0x4a056978},
	{"DMA4_CCENi_23", 0x4a05695c},
	{"DMA4_CCFNi_23", 0x4a056960},
	{"DMA4_CCRi_23", 0x4a056920},
	{"DMA4_CDACi_23", 0x4a056958},
	{"DMA4_CDEIi_23", 0x4a05694c},
	{"DMA4_CDFIi_23", 0x4a056950},
	{"DMA4_CDPi_23", 0x4a056970},
	{"DMA4_CDSAi_23", 0x4a056940},
	{"DMA4_CENi_23", 0x4a056934},
	{"DMA4_CFNi_23", 0x4a056938},
	{"DMA4_CICRi_23", 0x4a056928},
	{"DMA4_CLNK_CTRLi_23", 0x4a056924},
	{"DMA4_CNDPi_23", 0x4a056974},
	{"DMA4_COLORi_23", 0x4a056964},
	{"DMA4_CSACi_23", 0x4a056954},
	{"DMA4_CSDPi_23", 0x4a056930},
	{"DMA4_CSEIi_23", 0x4a056944},
	{"DMA4_CSFIi_23", 0x4a056948},
	{"DMA4_CSRi_23", 0x4a05692c},
	{"DMA4_CSSAi_23", 0x4a05693c},
};
void omap4_regdump_sdma_dma_channel_23(void) {
	pr_info("sdma_dma_channel_23:\n");
	regdump(regdata_sdma_dma_channel_23, ARRAY_SIZE(regdata_sdma_dma_channel_23));
}

const struct reginfo regdata_sdma_dma_channel_24[] = {
	{"DMA4_CCDNi_24", 0x4a0569d8},
	{"DMA4_CCENi_24", 0x4a0569bc},
	{"DMA4_CCFNi_24", 0x4a0569c0},
	{"DMA4_CCRi_24", 0x4a056980},
	{"DMA4_CDACi_24", 0x4a0569b8},
	{"DMA4_CDEIi_24", 0x4a0569ac},
	{"DMA4_CDFIi_24", 0x4a0569b0},
	{"DMA4_CDPi_24", 0x4a0569d0},
	{"DMA4_CDSAi_24", 0x4a0569a0},
	{"DMA4_CENi_24", 0x4a056994},
	{"DMA4_CFNi_24", 0x4a056998},
	{"DMA4_CICRi_24", 0x4a056988},
	{"DMA4_CLNK_CTRLi_24", 0x4a056984},
	{"DMA4_CNDPi_24", 0x4a0569d4},
	{"DMA4_COLORi_24", 0x4a0569c4},
	{"DMA4_CSACi_24", 0x4a0569b4},
	{"DMA4_CSDPi_24", 0x4a056990},
	{"DMA4_CSEIi_24", 0x4a0569a4},
	{"DMA4_CSFIi_24", 0x4a0569a8},
	{"DMA4_CSRi_24", 0x4a05698c},
	{"DMA4_CSSAi_24", 0x4a05699c},
};
void omap4_regdump_sdma_dma_channel_24(void) {
	pr_info("sdma_dma_channel_24:\n");
	regdump(regdata_sdma_dma_channel_24, ARRAY_SIZE(regdata_sdma_dma_channel_24));
}

const struct reginfo regdata_sdma_dma_channel_25[] = {
	{"DMA4_CCDNi_25", 0x4a056a38},
	{"DMA4_CCENi_25", 0x4a056a1c},
	{"DMA4_CCFNi_25", 0x4a056a20},
	{"DMA4_CCRi_25", 0x4a0569e0},
	{"DMA4_CDACi_25", 0x4a056a18},
	{"DMA4_CDEIi_25", 0x4a056a0c},
	{"DMA4_CDFIi_25", 0x4a056a10},
	{"DMA4_CDPi_25", 0x4a056a30},
	{"DMA4_CDSAi_25", 0x4a056a00},
	{"DMA4_CENi_25", 0x4a0569f4},
	{"DMA4_CFNi_25", 0x4a0569f8},
	{"DMA4_CICRi_25", 0x4a0569e8},
	{"DMA4_CLNK_CTRLi_25", 0x4a0569e4},
	{"DMA4_CNDPi_25", 0x4a056a34},
	{"DMA4_COLORi_25", 0x4a056a24},
	{"DMA4_CSACi_25", 0x4a056a14},
	{"DMA4_CSDPi_25", 0x4a0569f0},
	{"DMA4_CSEIi_25", 0x4a056a04},
	{"DMA4_CSFIi_25", 0x4a056a08},
	{"DMA4_CSRi_25", 0x4a0569ec},
	{"DMA4_CSSAi_25", 0x4a0569fc},
};
void omap4_regdump_sdma_dma_channel_25(void) {
	pr_info("sdma_dma_channel_25:\n");
	regdump(regdata_sdma_dma_channel_25, ARRAY_SIZE(regdata_sdma_dma_channel_25));
}

const struct reginfo regdata_sdma_dma_channel_26[] = {
	{"DMA4_CCDNi_26", 0x4a056a98},
	{"DMA4_CCENi_26", 0x4a056a7c},
	{"DMA4_CCFNi_26", 0x4a056a80},
	{"DMA4_CCRi_26", 0x4a056a40},
	{"DMA4_CDACi_26", 0x4a056a78},
	{"DMA4_CDEIi_26", 0x4a056a6c},
	{"DMA4_CDFIi_26", 0x4a056a70},
	{"DMA4_CDPi_26", 0x4a056a90},
	{"DMA4_CDSAi_26", 0x4a056a60},
	{"DMA4_CENi_26", 0x4a056a54},
	{"DMA4_CFNi_26", 0x4a056a58},
	{"DMA4_CICRi_26", 0x4a056a48},
	{"DMA4_CLNK_CTRLi_26", 0x4a056a44},
	{"DMA4_CNDPi_26", 0x4a056a94},
	{"DMA4_COLORi_26", 0x4a056a84},
	{"DMA4_CSACi_26", 0x4a056a74},
	{"DMA4_CSDPi_26", 0x4a056a50},
	{"DMA4_CSEIi_26", 0x4a056a64},
	{"DMA4_CSFIi_26", 0x4a056a68},
	{"DMA4_CSRi_26", 0x4a056a4c},
	{"DMA4_CSSAi_26", 0x4a056a5c},
};
void omap4_regdump_sdma_dma_channel_26(void) {
	pr_info("sdma_dma_channel_26:\n");
	regdump(regdata_sdma_dma_channel_26, ARRAY_SIZE(regdata_sdma_dma_channel_26));
}

const struct reginfo regdata_sdma_dma_channel_27[] = {
	{"DMA4_CCDNi_27", 0x4a056af8},
	{"DMA4_CCENi_27", 0x4a056adc},
	{"DMA4_CCFNi_27", 0x4a056ae0},
	{"DMA4_CCRi_27", 0x4a056aa0},
	{"DMA4_CDACi_27", 0x4a056ad8},
	{"DMA4_CDEIi_27", 0x4a056acc},
	{"DMA4_CDFIi_27", 0x4a056ad0},
	{"DMA4_CDPi_27", 0x4a056af0},
	{"DMA4_CDSAi_27", 0x4a056ac0},
	{"DMA4_CENi_27", 0x4a056ab4},
	{"DMA4_CFNi_27", 0x4a056ab8},
	{"DMA4_CICRi_27", 0x4a056aa8},
	{"DMA4_CLNK_CTRLi_27", 0x4a056aa4},
	{"DMA4_CNDPi_27", 0x4a056af4},
	{"DMA4_COLORi_27", 0x4a056ae4},
	{"DMA4_CSACi_27", 0x4a056ad4},
	{"DMA4_CSDPi_27", 0x4a056ab0},
	{"DMA4_CSEIi_27", 0x4a056ac4},
	{"DMA4_CSFIi_27", 0x4a056ac8},
	{"DMA4_CSRi_27", 0x4a056aac},
	{"DMA4_CSSAi_27", 0x4a056abc},
};
void omap4_regdump_sdma_dma_channel_27(void) {
	pr_info("sdma_dma_channel_27:\n");
	regdump(regdata_sdma_dma_channel_27, ARRAY_SIZE(regdata_sdma_dma_channel_27));
}

const struct reginfo regdata_sdma_dma_channel_28[] = {
	{"DMA4_CCDNi_28", 0x4a056b58},
	{"DMA4_CCENi_28", 0x4a056b3c},
	{"DMA4_CCFNi_28", 0x4a056b40},
	{"DMA4_CCRi_28", 0x4a056b00},
	{"DMA4_CDACi_28", 0x4a056b38},
	{"DMA4_CDEIi_28", 0x4a056b2c},
	{"DMA4_CDFIi_28", 0x4a056b30},
	{"DMA4_CDPi_28", 0x4a056b50},
	{"DMA4_CDSAi_28", 0x4a056b20},
	{"DMA4_CENi_28", 0x4a056b14},
	{"DMA4_CFNi_28", 0x4a056b18},
	{"DMA4_CICRi_28", 0x4a056b08},
	{"DMA4_CLNK_CTRLi_28", 0x4a056b04},
	{"DMA4_CNDPi_28", 0x4a056b54},
	{"DMA4_COLORi_28", 0x4a056b44},
	{"DMA4_CSACi_28", 0x4a056b34},
	{"DMA4_CSDPi_28", 0x4a056b10},
	{"DMA4_CSEIi_28", 0x4a056b24},
	{"DMA4_CSFIi_28", 0x4a056b28},
	{"DMA4_CSRi_28", 0x4a056b0c},
	{"DMA4_CSSAi_28", 0x4a056b1c},
};
void omap4_regdump_sdma_dma_channel_28(void) {
	pr_info("sdma_dma_channel_28:\n");
	regdump(regdata_sdma_dma_channel_28, ARRAY_SIZE(regdata_sdma_dma_channel_28));
}

const struct reginfo regdata_sdma_dma_channel_29[] = {
	{"DMA4_CCDNi_29", 0x4a056bb8},
	{"DMA4_CCENi_29", 0x4a056b9c},
	{"DMA4_CCFNi_29", 0x4a056ba0},
	{"DMA4_CCRi_29", 0x4a056b60},
	{"DMA4_CDACi_29", 0x4a056b98},
	{"DMA4_CDEIi_29", 0x4a056b8c},
	{"DMA4_CDFIi_29", 0x4a056b90},
	{"DMA4_CDPi_29", 0x4a056bb0},
	{"DMA4_CDSAi_29", 0x4a056b80},
	{"DMA4_CENi_29", 0x4a056b74},
	{"DMA4_CFNi_29", 0x4a056b78},
	{"DMA4_CICRi_29", 0x4a056b68},
	{"DMA4_CLNK_CTRLi_29", 0x4a056b64},
	{"DMA4_CNDPi_29", 0x4a056bb4},
	{"DMA4_COLORi_29", 0x4a056ba4},
	{"DMA4_CSACi_29", 0x4a056b94},
	{"DMA4_CSDPi_29", 0x4a056b70},
	{"DMA4_CSEIi_29", 0x4a056b84},
	{"DMA4_CSFIi_29", 0x4a056b88},
	{"DMA4_CSRi_29", 0x4a056b6c},
	{"DMA4_CSSAi_29", 0x4a056b7c},
};
void omap4_regdump_sdma_dma_channel_29(void) {
	pr_info("sdma_dma_channel_29:\n");
	regdump(regdata_sdma_dma_channel_29, ARRAY_SIZE(regdata_sdma_dma_channel_29));
}

const struct reginfo regdata_sdma_dma_channel_30[] = {
	{"DMA4_CCDNi_30", 0x4a056c18},
	{"DMA4_CCENi_30", 0x4a056bfc},
	{"DMA4_CCFNi_30", 0x4a056c00},
	{"DMA4_CCRi_30", 0x4a056bc0},
	{"DMA4_CDACi_30", 0x4a056bf8},
	{"DMA4_CDEIi_30", 0x4a056bec},
	{"DMA4_CDFIi_30", 0x4a056bf0},
	{"DMA4_CDPi_30", 0x4a056c10},
	{"DMA4_CDSAi_30", 0x4a056be0},
	{"DMA4_CENi_30", 0x4a056bd4},
	{"DMA4_CFNi_30", 0x4a056bd8},
	{"DMA4_CICRi_30", 0x4a056bc8},
	{"DMA4_CLNK_CTRLi_30", 0x4a056bc4},
	{"DMA4_CNDPi_30", 0x4a056c14},
	{"DMA4_COLORi_30", 0x4a056c04},
	{"DMA4_CSACi_30", 0x4a056bf4},
	{"DMA4_CSDPi_30", 0x4a056bd0},
	{"DMA4_CSEIi_30", 0x4a056be4},
	{"DMA4_CSFIi_30", 0x4a056be8},
	{"DMA4_CSRi_30", 0x4a056bcc},
	{"DMA4_CSSAi_30", 0x4a056bdc},
};
void omap4_regdump_sdma_dma_channel_30(void) {
	pr_info("sdma_dma_channel_30:\n");
	regdump(regdata_sdma_dma_channel_30, ARRAY_SIZE(regdata_sdma_dma_channel_30));
}

const struct reginfo regdata_sdma_dma_channel_31[] = {
	{"DMA4_CCDNi_31", 0x4a056c78},
	{"DMA4_CCENi_31", 0x4a056c5c},
	{"DMA4_CCFNi_31", 0x4a056c60},
	{"DMA4_CCRi_31", 0x4a056c20},
	{"DMA4_CDACi_31", 0x4a056c58},
	{"DMA4_CDEIi_31", 0x4a056c4c},
	{"DMA4_CDFIi_31", 0x4a056c50},
	{"DMA4_CDPi_31", 0x4a056c70},
	{"DMA4_CDSAi_31", 0x4a056c40},
	{"DMA4_CENi_31", 0x4a056c34},
	{"DMA4_CFNi_31", 0x4a056c38},
	{"DMA4_CICRi_31", 0x4a056c28},
	{"DMA4_CLNK_CTRLi_31", 0x4a056c24},
	{"DMA4_CNDPi_31", 0x4a056c74},
	{"DMA4_COLORi_31", 0x4a056c64},
	{"DMA4_CSACi_31", 0x4a056c54},
	{"DMA4_CSDPi_31", 0x4a056c30},
	{"DMA4_CSEIi_31", 0x4a056c44},
	{"DMA4_CSFIi_31", 0x4a056c48},
	{"DMA4_CSRi_31", 0x4a056c2c},
	{"DMA4_CSSAi_31", 0x4a056c3c},
};
void omap4_regdump_sdma_dma_channel_31(void) {
	pr_info("sdma_dma_channel_31:\n");
	regdump(regdata_sdma_dma_channel_31, ARRAY_SIZE(regdata_sdma_dma_channel_31));
}

const struct reginfo regdata_sysctrl_padconf_wkup[] = {
	{"CONTROL_PADCONF_WKUP_REVISION", 0x4a31e000},
	{"CONTROL_PADCONF_WKUP_HWINFO", 0x4a31e004},
	{"CONTROL_PADCONF_WKUP_SYSCONFIG", 0x4a31e010},
	{"CONTROL_WKUP_PAD0_GPIO_WK0_PAD1_GPIO_WK1", 0x4a31e040},
	{"CONTROL_WKUP_PAD0_GPIO_WK2_PAD1_GPIO_WK3", 0x4a31e044},
	{"CONTROL_WKUP_PAD0_GPIO_WK4_PAD1_SR_SCL", 0x4a31e048},
	{"CONTROL_WKUP_PAD0_SR_SDA_PAD1_FREF_XTAL_IN", 0x4a31e04c},
	{"CONTROL_WKUP_PAD0_FREF_SLICER_IN_PAD1_FREF_CLK_IOREQ", 0x4a31e050},
	{"CONTROL_WKUP_PAD0_FREF_CLK0_OUT_PAD1_FREF_CLK3_REQ", 0x4a31e054},
	{"CONTROL_WKUP_PAD0_FREF_CLK3_OUT_PAD1_FREF_CLK4_REQ", 0x4a31e058},
	{"CONTROL_WKUP_PAD0_FREF_CLK4_OUT_PAD1_SYS_32K", 0x4a31e05c},
	{"CONTROL_WKUP_PAD0_SYS_NRESPWRON_PAD1_SYS_NRESWARM", 0x4a31e060},
	{"CONTROL_WKUP_PAD0_SYS_PWR_REQ_PAD1_SYS_PWRON_RESET_OUT", 0x4a31e064},
	{"CONTROL_WKUP_PAD0_SYS_BOOT6_PAD1_SYS_BOOT7", 0x4a31e068},
	{"CONTROL_WKUP_PAD0_JTAG_NTRST_PAD1_JTAG_TCK", 0x4a31e06c},
	{"CONTROL_WKUP_PAD0_JTAG_RTCK_PAD1_JTAG_TMS_TMSC", 0x4a31e070},
	{"CONTROL_WKUP_PAD0_JTAG_TDI_PAD1_JTAG_TDO", 0x4a31e074},
	{"CONTROL_WKUP_PADCONF_WAKEUPEVENT_0", 0x4a31e07c},
	{"CONTROL_SMART1NOPMIO_PADCONF_0", 0x4a31e5a0},
	{"CONTROL_SMART1NOPMIO_PADCONF_1", 0x4a31e5a4},
	{"CONTROL_WKUP_PADCONF_MODE", 0x4a31e5a8},
	{"CONTROL_XTAL_OSCILLATOR", 0x4a31e5ac},
	{"CONTROL_SMART3NOPMIO_PADCONF_0", 0x4a31e5b0},
	{"CONTROL_SMART3NOPMIO_PADCONF_1", 0x4a31e5b4},
	{"CONTROL_GPIOWK", 0x4a31e600},
	{"CONTROL_I2C_2", 0x4a31e604},
	{"CONTROL_JTAG", 0x4a31e608},
	{"CONTROL_SYS", 0x4a31e60c},
	{"CONTROL_WKUP_CONTROL_SPARE_RW", 0x4a31e614},
	{"CONTROL_WKUP_CONTROL_SPARE_R", 0x4a31e618},
	{"CONTROL_WKUP_CONTROL_SPARE_R_C0", 0x4a31e61c},
	{"CONTROL_WKUP_CONTROL_SPARE_RW1", 0x4a31e620},
	{"CONTROL_WKUP_CONTROL_SPARE_RW2", 0x4a31e624},
	{"CONTROL_WKUP_CONTROL_SPARE_RW3", 0x4a31e628},
	{"CONTROL_WKUP_CONTROL_SPARE_RW4", 0x4a31e62c},
	{"CONTROL_WKUP_CONTROL_SPARE_RW5", 0x4a31e630},
	{"CONTROL_WKUP_CONTROL_SPARE_RW6", 0x4a31e634},
	{"CONTROL_WKUP_CONTROL_SPARE_RW7", 0x4a31e638},
	{"CONTROL_WKUP_CONTROL_SPARE_RW8", 0x4a31e63c},
	{"CONTROL_WKUP_CONTROL_SPARE_RW9", 0x4a31e640},
	{"CONTROL_WKUP_CONTROL_SPARE_R1", 0x4a31e64c},
};
void omap4_regdump_sysctrl_padconf_wkup(void) {
	pr_info("sysctrl_padconf_wkup:\n");
	regdump(regdata_sysctrl_padconf_wkup, ARRAY_SIZE(regdata_sysctrl_padconf_wkup));
}

const struct reginfo regdata_sysctrl_general_core[] = {
	{"CONTROL_GEN_CORE_REVISION", 0x4a002000},
	{"CONTROL_GEN_CORE_HWINFO", 0x4a002004},
	{"CONTROL_GEN_CORE_SYSCONFIG", 0x4a002010},
	{"CONTROL_STD_FUSE_DIE_ID_0", 0x4a002200},
	{"CONTROL_ID_CODE", 0x4a002204},
	{"CONTROL_STD_FUSE_DIE_ID_1", 0x4a002208},
	{"CONTROL_STD_FUSE_DIE_ID_2", 0x4a00220c},
	{"CONTROL_STD_FUSE_DIE_ID_3", 0x4a002210},
	{"CONTROL_STD_FUSE_PROD_ID_0", 0x4a002214},
	{"CONTROL_STD_FUSE_PROD_ID_1", 0x4a002218},
	{"CONTROL_STD_FUSE_USB_CONF", 0x4a00221c},
	{"CONTROL_STD_FUSE_OPP_VDD_WKUP", 0x4a002228},
	{"CONTROL_STD_FUSE_OPP_VDD_IVA_0", 0x4a00222c},
	{"CONTROL_STD_FUSE_OPP_VDD_IVA_1", 0x4a002230},
	{"CONTROL_STD_FUSE_OPP_VDD_IVA_2", 0x4a002234},
	{"CONTROL_STD_FUSE_OPP_VDD_IVA_3", 0x4a002238},
	{"CONTROL_STD_FUSE_OPP_VDD_IVA_4", 0x4a00223c},
	{"CONTROL_STD_FUSE_OPP_VDD_MPU_0", 0x4a002240},
	{"CONTROL_STD_FUSE_OPP_VDD_MPU_1", 0x4a002244},
	{"CONTROL_STD_FUSE_OPP_VDD_MPU_2", 0x4a002248},
	{"CONTROL_STD_FUSE_OPP_VDD_MPU_3", 0x4a00224c},
	{"CONTROL_STD_FUSE_OPP_VDD_MPU_4", 0x4a002250},
	{"CONTROL_STD_FUSE_OPP_VDD_CORE_0", 0x4a002254},
	{"CONTROL_STD_FUSE_OPP_VDD_CORE_1", 0x4a002258},
	{"CONTROL_STD_FUSE_OPP_VDD_CORE_2", 0x4a00225c},
	{"CONTROL_STD_FUSE_OPP_BGAP", 0x4a002260},
	{"CONTROL_STD_FUSE_OPP_DPLL_0", 0x4a002264},
	{"CONTROL_STD_FUSE_OPP_DPLL_1", 0x4a002268},
	{"CONTROL_STATUS", 0x4a0022c4},
	{"CONTROL_SEC_ERR_STATUS_FUNC", 0x4a0022d0},
	{"CONTROL_SEC_ERR_STATUS_DEBUG", 0x4a0022d4},
	{"CONTROL_STD_FUSE_OPP_VDD_MPU_5", 0x4a0022d8},
	{"CONTROL_STD_FUSE_OPP_VDD_IVA_5", 0x4a0022dc},
	{"CONTROL_DEV_CONF", 0x4a002300},
	{"CONTROL_DSP_BOOTADDR", 0x4a002304},
	{"CONTROL_LDOVBB_IVA_VOLTAGE_CTRL", 0x4a002314},
	{"CONTROL_LDOVBB_MPU_VOLTAGE_CTRL", 0x4a002318},
	{"CONTROL_LDOSRAM_IVA_VOLTAGE_CTRL", 0x4a002320},
	{"CONTROL_LDOSRAM_MPU_VOLTAGE_CTRL", 0x4a002324},
	{"CONTROL_LDOSRAM_CORE_VOLTAGE_CTRL", 0x4a002328},
	{"CONTROL_TEMP_SENSOR", 0x4a00232c},
	{"CONTROL_DPLL_NWELL_TRIM_0", 0x4a002330},
	{"CONTROL_DPLL_NWELL_TRIM_1", 0x4a002334},
	{"CONTROL_USBOTGHS_CONTROL", 0x4a00233c},
	{"CONTROL_DSS_CONTROL", 0x4a002340},
	{"CONTROL_CORTEX_M3_MMUADDRTRANSLTR", 0x4a002348},
	{"CONTROL_CORTEX_M3_MMUADDRLOGICTR", 0x4a00234c},
	{"CONTROL_HWOBS_CONTROL", 0x4a002350},
	{"CONTROL_DEBOBS_FINAL_MUX_SEL", 0x4a002400},
	{"CONTROL_DEBOBS_MMR_MPU", 0x4a002408},
	{"CONTROL_CONF_SDMA_REQ_SEL0", 0x4a00242c},
	{"CONTROL_CONF_SDMA_REQ_SEL1", 0x4a002430},
	{"CONTROL_CONF_SDMA_REQ_SEL2", 0x4a002434},
	{"CONTROL_CONF_SDMA_REQ_SEL3", 0x4a002438},
	{"CONTROL_CONF_CLK_SEL0", 0x4a002440},
	{"CONTROL_CONF_CLK_SEL1", 0x4a002444},
	{"CONTROL_CONF_CLK_SEL2", 0x4a002448},
	{"CONTROL_CONF_DPLL_FREQLOCK_SEL", 0x4a00244c},
	{"CONTROL_CONF_DPLL_TINITZ_SEL", 0x4a002450},
	{"CONTROL_CONF_DPLL_PHASELOCK_SEL", 0x4a002454},
	{"CONTROL_CONF_DPLL_TENABLE_SEL", 0x4a00245c},
	{"CONTROL_CONF_DPLL_BYPASSACK_SEL", 0x4a002464},
	{"CONTROL_CONF_DPLL_IDLE_SEL", 0x4a002468},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_0", 0x4a002480},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_1", 0x4a002484},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_2", 0x4a002488},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_3", 0x4a00248c},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_4", 0x4a002490},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_5", 0x4a002494},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_6", 0x4a002498},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_7", 0x4a00249c},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_8", 0x4a0024a0},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_9", 0x4a0024a4},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_10", 0x4a0024a8},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_11", 0x4a0024ac},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_12", 0x4a0024b0},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_13", 0x4a0024b4},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_14", 0x4a0024b8},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_15", 0x4a0024bc},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_16", 0x4a0024c0},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_17", 0x4a0024c4},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_18", 0x4a0024c8},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_19", 0x4a0024cc},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_20", 0x4a0024d0},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_21", 0x4a0024d4},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_22", 0x4a0024d8},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_23", 0x4a0024dc},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_24", 0x4a0024e0},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_25", 0x4a0024e4},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_26", 0x4a0024e8},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_27", 0x4a0024ec},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_28", 0x4a0024f0},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_29", 0x4a0024f4},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_30", 0x4a0024f8},
	{"CONTROL_CORE_CONF_DEBUG_SEL_TST_31", 0x4a0024fc},
};
void omap4_regdump_sysctrl_general_core(void) {
	pr_info("sysctrl_general_core:\n");
	regdump(regdata_sysctrl_general_core, ARRAY_SIZE(regdata_sysctrl_general_core));
}

const struct reginfo regdata_sysctrl_padconf_core[] = {
	{"CONTROL_PADCONF_CORE_REVISION", 0x4a100000},
	{"CONTROL_PADCONF_CORE_HWINFO", 0x4a100004},
	{"CONTROL_PADCONF_CORE_SYSCONFIG", 0x4a100010},
	{"CONTROL_CORE_PAD0_GPMC_AD0_PAD1_GPMC_AD1", 0x4a100040},
	{"CONTROL_CORE_PAD0_GPMC_AD2_PAD1_GPMC_AD3", 0x4a100044},
	{"CONTROL_CORE_PAD0_GPMC_AD4_PAD1_GPMC_AD5", 0x4a100048},
	{"CONTROL_CORE_PAD0_GPMC_AD6_PAD1_GPMC_AD7", 0x4a10004c},
	{"CONTROL_CORE_PAD0_GPMC_AD8_PAD1_GPMC_AD9", 0x4a100050},
	{"CONTROL_CORE_PAD0_GPMC_AD10_PAD1_GPMC_AD11", 0x4a100054},
	{"CONTROL_CORE_PAD0_GPMC_AD12_PAD1_GPMC_AD13", 0x4a100058},
	{"CONTROL_CORE_PAD0_GPMC_AD14_PAD1_GPMC_AD15", 0x4a10005c},
	{"CONTROL_CORE_PAD0_GPMC_A16_PAD1_GPMC_A17", 0x4a100060},
	{"CONTROL_CORE_PAD0_GPMC_A18_PAD1_GPMC_A19", 0x4a100064},
	{"CONTROL_CORE_PAD0_GPMC_A20_PAD1_GPMC_A21", 0x4a100068},
	{"CONTROL_CORE_PAD0_GPMC_A22_PAD1_GPMC_A23", 0x4a10006c},
	{"CONTROL_CORE_PAD0_GPMC_A24_PAD1_GPMC_A25", 0x4a100070},
	{"CONTROL_CORE_PAD0_GPMC_NCS0_PAD1_GPMC_NCS1", 0x4a100074},
	{"CONTROL_CORE_PAD0_GPMC_NCS2_PAD1_GPMC_NCS3", 0x4a100078},
	{"CONTROL_CORE_PAD0_GPMC_NWP_PAD1_GPMC_CLK", 0x4a10007c},
	{"CONTROL_CORE_PAD0_GPMC_NADV_ALE_PAD1_GPMC_NOE", 0x4a100080},
	{"CONTROL_CORE_PAD0_GPMC_NWE_PAD1_GPMC_NBE0_CLE", 0x4a100084},
	{"CONTROL_CORE_PAD0_GPMC_NBE1_PAD1_GPMC_WAIT0", 0x4a100088},
	{"CONTROL_CORE_PAD0_GPMC_WAIT1_PAD1_GPMC_WAIT2", 0x4a10008c},
	{"CONTROL_CORE_PAD0_GPMC_NCS4_PAD1_GPMC_NCS5", 0x4a100090},
	{"CONTROL_CORE_PAD0_GPMC_NCS6_PAD1_GPMC_NCS7", 0x4a100094},
	{"CONTROL_CORE_PAD0_GPIO63_PAD1_GPIO64", 0x4a100098},
	{"CONTROL_CORE_PAD0_GPIO65_PAD1_GPIO66", 0x4a10009c},
	{"CONTROL_CORE_PAD0_CSI21_DX0_PAD1_CSI21_DY0", 0x4a1000a0},
	{"CONTROL_CORE_PAD0_CSI21_DX1_PAD1_CSI21_DY1", 0x4a1000a4},
	{"CONTROL_CORE_PAD0_CSI21_DX2_PAD1_CSI21_DY2", 0x4a1000a8},
	{"CONTROL_CORE_PAD0_CSI21_DX3_PAD1_CSI21_DY3", 0x4a1000ac},
	{"CONTROL_CORE_PAD0_CSI21_DX4_PAD1_CSI21_DY4", 0x4a1000b0},
	{"CONTROL_CORE_PAD0_CSI22_DX0_PAD1_CSI22_DY0", 0x4a1000b4},
	{"CONTROL_CORE_PAD0_CSI22_DX1_PAD1_CSI22_DY1", 0x4a1000b8},
	{"CONTROL_CORE_PAD0_CAM_SHUTTER_PAD1_CAM_STROBE", 0x4a1000bc},
	{"CONTROL_CORE_PAD0_CAM_GLOBALRESET_PAD1_USBB1_ULPITLL_CLK", 0x4a1000c0},
	{"CONTROL_CORE_PAD0_USBB1_ULPITLL_STP_PAD1_USBB1_ULPITLL_DIR", 0x4a1000c4},
	{"CONTROL_CORE_PAD0_USBB1_ULPITLL_NXT_PAD1_USBB1_ULPITLL_DAT0", 0x4a1000c8},
	{"CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT1_PAD1_USBB1_ULPITLL_DAT2", 0x4a1000cc},
	{"CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT3_PAD1_USBB1_ULPITLL_DAT4", 0x4a1000d0},
	{"CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT5_PAD1_USBB1_ULPITLL_DAT6", 0x4a1000d4},
	{"CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT7_PAD1_USBB1_HSIC_DATA", 0x4a1000d8},
	{"CONTROL_CORE_PAD0_USBB1_HSIC_STROBE_PAD1_USBC1_ICUSB_DP", 0x4a1000dc},
	{"CONTROL_CORE_PAD0_USBC1_ICUSB_DM_PAD1_SDMMC1_CLK", 0x4a1000e0},
	{"CONTROL_CORE_PAD0_SDMMC1_CMD_PAD1_SDMMC1_DAT0", 0x4a1000e4},
	{"CONTROL_CORE_PAD0_SDMMC1_DAT1_PAD1_SDMMC1_DAT2", 0x4a1000e8},
	{"CONTROL_CORE_PAD0_SDMMC1_DAT3_PAD1_SDMMC1_DAT4", 0x4a1000ec},
	{"CONTROL_CORE_PAD0_SDMMC1_DAT5_PAD1_SDMMC1_DAT6", 0x4a1000f0},
	{"CONTROL_CORE_PAD0_SDMMC1_DAT7_PAD1_ABE_MCBSP2_CLKX", 0x4a1000f4},
	{"CONTROL_CORE_PAD0_ABE_MCBSP2_DR_PAD1_ABE_MCBSP2_DX", 0x4a1000f8},
	{"CONTROL_CORE_PAD0_ABE_MCBSP2_FSX_PAD1_ABE_MCBSP1_CLKX", 0x4a1000fc},
	{"CONTROL_CORE_PAD0_ABE_MCBSP1_DR_PAD1_ABE_MCBSP1_DX", 0x4a100100},
	{"CONTROL_CORE_PAD0_ABE_MCBSP1_FSX_PAD1_ABE_PDM_UL_DATA", 0x4a100104},
	{"CONTROL_CORE_PAD0_ABE_PDM_DL_DATA_PAD1_ABE_PDM_FRAME", 0x4a100108},
	{"CONTROL_CORE_PAD0_ABE_PDM_LB_CLK_PAD1_ABE_CLKS", 0x4a10010c},
	{"CONTROL_CORE_PAD0_ABE_DMIC_CLK1_PAD1_ABE_DMIC_DIN1", 0x4a100110},
	{"CONTROL_CORE_PAD0_ABE_DMIC_DIN2_PAD1_ABE_DMIC_DIN3", 0x4a100114},
	{"CONTROL_CORE_PAD0_UART2_CTS_PAD1_UART2_RTS", 0x4a100118},
	{"CONTROL_CORE_PAD0_UART2_RX_PAD1_UART2_TX", 0x4a10011c},
	{"CONTROL_CORE_PAD0_HDQ_SIO_PAD1_I2C1_SCL", 0x4a100120},
	{"CONTROL_CORE_PAD0_I2C1_SDA_PAD1_I2C2_SCL", 0x4a100124},
	{"CONTROL_CORE_PAD0_I2C2_SDA_PAD1_I2C3_SCL", 0x4a100128},
	{"CONTROL_CORE_PAD0_I2C3_SDA_PAD1_I2C4_SCL", 0x4a10012c},
	{"CONTROL_CORE_PAD0_I2C4_SDA_PAD1_MCSPI1_CLK", 0x4a100130},
	{"CONTROL_CORE_PAD0_MCSPI1_SOMI_PAD1_MCSPI1_SIMO", 0x4a100134},
	{"CONTROL_CORE_PAD0_MCSPI1_CS0_PAD1_MCSPI1_CS1", 0x4a100138},
	{"CONTROL_CORE_PAD0_MCSPI1_CS2_PAD1_MCSPI1_CS3", 0x4a10013c},
	{"CONTROL_CORE_PAD0_UART3_CTS_RCTX_PAD1_UART3_RTS_SD", 0x4a100140},
	{"CONTROL_CORE_PAD0_UART3_RX_IRRX_PAD1_UART3_TX_IRTX", 0x4a100144},
	{"CONTROL_CORE_PAD0_SDMMC5_CLK_PAD1_SDMMC5_CMD", 0x4a100148},
	{"CONTROL_CORE_PAD0_SDMMC5_DAT0_PAD1_SDMMC5_DAT1", 0x4a10014c},
	{"CONTROL_CORE_PAD0_SDMMC5_DAT2_PAD1_SDMMC5_DAT3", 0x4a100150},
	{"CONTROL_CORE_PAD0_MCSPI4_CLK_PAD1_MCSPI4_SIMO", 0x4a100154},
	{"CONTROL_CORE_PAD0_MCSPI4_SOMI_PAD1_MCSPI4_CS0", 0x4a100158},
	{"CONTROL_CORE_PAD0_UART4_RX_PAD1_UART4_TX", 0x4a10015c},
	{"CONTROL_CORE_PAD0_USBB2_ULPITLL_CLK_PAD1_USBB2_ULPITLL_STP", 0x4a100160},
	{"CONTROL_CORE_PAD0_USBB2_ULPITLL_DIR_PAD1_USBB2_ULPITLL_NXT", 0x4a100164},
	{"CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT0_PAD1_USBB2_ULPITLL_DAT1", 0x4a100168},
	{"CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT2_PAD1_USBB2_ULPITLL_DAT3", 0x4a10016c},
	{"CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT4_PAD1_USBB2_ULPITLL_DAT5", 0x4a100170},
	{"CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT6_PAD1_USBB2_ULPITLL_DAT7", 0x4a100174},
	{"CONTROL_CORE_PAD0_USBB2_HSIC_DATA_PAD1_USBB2_HSIC_STROBE", 0x4a100178},
	{"CONTROL_CORE_PAD0_KPD_COL3_PAD1_KPD_COL4", 0x4a10017c},
	{"CONTROL_CORE_PAD0_KPD_COL5_PAD1_KPD_COL0", 0x4a100180},
	{"CONTROL_CORE_PAD0_KPD_COL1_PAD1_KPD_COL2", 0x4a100184},
	{"CONTROL_CORE_PAD0_KPD_ROW3_PAD1_KPD_ROW4", 0x4a100188},
	{"CONTROL_CORE_PAD0_KPD_ROW5_PAD1_KPD_ROW0", 0x4a10018c},
	{"CONTROL_CORE_PAD0_KPD_ROW1_PAD1_KPD_ROW2", 0x4a100190},
	{"CONTROL_CORE_PAD0_USBA0_OTG_CE_PAD1_USBA0_OTG_DP", 0x4a100194},
	{"CONTROL_CORE_PAD0_USBA0_OTG_DM_PAD1_FREF_CLK1_OUT", 0x4a100198},
	{"CONTROL_CORE_PAD0_FREF_CLK2_OUT_PAD1_SYS_NIRQ1", 0x4a10019c},
	{"CONTROL_CORE_PAD0_SYS_NIRQ2_PAD1_SYS_BOOT0", 0x4a1001a0},
	{"CONTROL_CORE_PAD0_SYS_BOOT1_PAD1_SYS_BOOT2", 0x4a1001a4},
	{"CONTROL_CORE_PAD0_SYS_BOOT3_PAD1_SYS_BOOT4", 0x4a1001a8},
	{"CONTROL_CORE_PAD0_SYS_BOOT5_PAD1_DPM_EMU0", 0x4a1001ac},
	{"CONTROL_CORE_PAD0_DPM_EMU1_PAD1_DPM_EMU2", 0x4a1001b0},
	{"CONTROL_CORE_PAD0_DPM_EMU3_PAD1_DPM_EMU4", 0x4a1001b4},
	{"CONTROL_CORE_PAD0_DPM_EMU5_PAD1_DPM_EMU6", 0x4a1001b8},
	{"CONTROL_CORE_PAD0_DPM_EMU7_PAD1_DPM_EMU8", 0x4a1001bc},
	{"CONTROL_CORE_PAD0_DPM_EMU9_PAD1_DPM_EMU10", 0x4a1001c0},
	{"CONTROL_CORE_PAD0_DPM_EMU11_PAD1_DPM_EMU12", 0x4a1001c4},
	{"CONTROL_CORE_PAD0_DPM_EMU13_PAD1_DPM_EMU14", 0x4a1001c8},
	{"CONTROL_CORE_PAD0_DPM_EMU15_PAD1_DPM_EMU16", 0x4a1001cc},
	{"CONTROL_CORE_PAD0_DPM_EMU17_PAD1_DPM_EMU18", 0x4a1001d0},
	{"CONTROL_CORE_PAD0_DPM_EMU19", 0x4a1001d4},
	{"CONTROL_PADCONF_WAKEUPEVENT_0", 0x4a1001d8},
	{"CONTROL_PADCONF_WAKEUPEVENT_1", 0x4a1001dc},
	{"CONTROL_PADCONF_WAKEUPEVENT_2", 0x4a1001e0},
	{"CONTROL_PADCONF_WAKEUPEVENT_3", 0x4a1001e4},
	{"CONTROL_PADCONF_WAKEUPEVENT_4", 0x4a1001e8},
	{"CONTROL_PADCONF_WAKEUPEVENT_5", 0x4a1001ec},
	{"CONTROL_PADCONF_WAKEUPEVENT_6", 0x4a1001f0},
	{"CONTROL_PADCONF_GLOBAL", 0x4a1005a0},
	{"CONTROL_CORE_PADCONF_MODE", 0x4a1005a4},
	{"CONTROL_SMART1IO_PADCONF_0", 0x4a1005a8},
	{"CONTROL_SMART1IO_PADCONF_1", 0x4a1005ac},
	{"CONTROL_SMART2IO_PADCONF_0", 0x4a1005b0},
	{"CONTROL_SMART2IO_PADCONF_1", 0x4a1005b4},
	{"CONTROL_SMART3IO_PADCONF_0", 0x4a1005b8},
	{"CONTROL_SMART3IO_PADCONF_1", 0x4a1005bc},
	{"CONTROL_SMART3IO_PADCONF_2", 0x4a1005c0},
	{"CONTROL_USBB_HSIC", 0x4a1005c4},
	{"CONTROL_SMART3IO_PADCONF_3", 0x4a1005c8},
	{"CONTROL_SMART2IO_PADCONF_2", 0x4a1005cc},
	{"CONTROL_SMART1IO_PADCONF_2", 0x4a1005d0},
	{"CONTROL_SMART1IO_PADCONF_3", 0x4a1005d4},
	{"CONTROL_C2CIO_PADCONF_0", 0x4a1005d8},
	{"CONTROL_PBIASLITE", 0x4a100600},
	{"CONTROL_I2C_0", 0x4a100604},
	{"CONTROL_CAMERA_RX", 0x4a100608},
	{"CONTROL_AVDAC", 0x4a10060c},
	{"CONTROL_MMC2", 0x4a100614},
	{"CONTROL_DSIPHY", 0x4a100618},
	{"CONTROL_MCBSPLP", 0x4a10061c},
	{"CONTROL_USB2PHYCORE", 0x4a100620},
	{"CONTROL_MMC1", 0x4a100628},
	{"CONTROL_HSI", 0x4a10062c},
	{"CONTROL_USB", 0x4a100630},
	{"CONTROL_HDQ", 0x4a100634},
	{"CONTROL_LPDDR2IO1_0", 0x4a100638},
	{"CONTROL_LPDDR2IO1_1", 0x4a10063c},
	{"CONTROL_LPDDR2IO1_2", 0x4a100640},
	{"CONTROL_LPDDR2IO1_3", 0x4a100644},
	{"CONTROL_LPDDR2IO2_0", 0x4a100648},
	{"CONTROL_LPDDR2IO2_1", 0x4a10064c},
	{"CONTROL_LPDDR2IO2_2", 0x4a100650},
	{"CONTROL_LPDDR2IO2_3", 0x4a100654},
	{"CONTROL_BUS_HOLD", 0x4a100658},
	{"CONTROL_C2C", 0x4a10065c},
	{"CONTROL_CORE_CONTROL_SPARE_RW", 0x4a100660},
	{"CONTROL_CORE_CONTROL_SPARE_R", 0x4a100664},
	{"CONTROL_CORE_CONTROL_SPARE_R_C0", 0x4a100668},
	{"CONTROL_CORE_CONTROL_SPARE_RW1", 0x4a10066c},
	{"CONTROL_CORE_CONTROL_SPARE_RW2", 0x4a100670},
	{"CONTROL_CORE_CONTROL_SPARE_RW3", 0x4a100674},
	{"CONTROL_CORE_CONTROL_SPARE_RW4", 0x4a100678},
	{"CONTROL_CORE_CONTROL_SPARE_RW5", 0x4a10067c},
	{"CONTROL_CORE_CONTROL_SPARE_RW6", 0x4a100680},
	{"CONTROL_CORE_CONTROL_SPARE_RW7", 0x4a100684},
	{"CONTROL_CORE_CONTROL_SPARE_RW8", 0x4a100688},
	{"CONTROL_CORE_CONTROL_SPARE_RW9", 0x4a10068c},
	{"CONTROL_CORE_CONTROL_SPARE_R1", 0x4a100690},
	{"CONTROL_EFUSE_1", 0x4a100700},
	{"CONTROL_EFUSE_2", 0x4a100704},
	{"CONTROL_EFUSE_3", 0x4a100708},
	{"CONTROL_EFUSE_4", 0x4a10070c},
};
void omap4_regdump_sysctrl_padconf_core(void) {
	pr_info("sysctrl_padconf_core:\n");
	regdump(regdata_sysctrl_padconf_core, ARRAY_SIZE(regdata_sysctrl_padconf_core));
}

const struct reginfo regdata_sysctrl_general_wkup[] = {
	{"CONTROL_GEN_WKUP_REVISION", 0x4a30c000},
	{"CONTROL_GEN_WKUP_HWINFO", 0x4a30c004},
	{"CONTROL_GEN_WKUP_SYSCONFIG", 0x4a30c010},
	{"CONTROL_OCPREG_SPARE", 0x4a30c10c},
};
void omap4_regdump_sysctrl_general_wkup(void) {
	pr_info("sysctrl_general_wkup:\n");
	regdump(regdata_sysctrl_general_wkup, ARRAY_SIZE(regdata_sysctrl_general_wkup));
	omap4_regdump_sysctrl_general_wkup_channel_0();
}

const struct reginfo regdata_sysctrl_general_wkup_channel_0[] = {
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_0", 0x4a30c460},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_1", 0x4a30c464},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_2", 0x4a30c468},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_3", 0x4a30c46c},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_4", 0x4a30c470},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_5", 0x4a30c474},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_6", 0x4a30c478},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_7", 0x4a30c47c},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_8", 0x4a30c480},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_9", 0x4a30c484},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_10", 0x4a30c488},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_11", 0x4a30c48c},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_12", 0x4a30c490},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_13", 0x4a30c494},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_14", 0x4a30c498},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_15", 0x4a30c49c},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_16", 0x4a30c4a0},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_17", 0x4a30c4a4},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_18", 0x4a30c4a8},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_19", 0x4a30c4ac},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_20", 0x4a30c4b0},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_21", 0x4a30c4b4},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_22", 0x4a30c4b8},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_23", 0x4a30c4bc},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_24", 0x4a30c4c0},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_25", 0x4a30c4c4},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_26", 0x4a30c4c8},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_27", 0x4a30c4cc},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_28", 0x4a30c4d0},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_29", 0x4a30c4d4},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_30", 0x4a30c4d8},
	{"CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_31", 0x4a30c4dc},
};
void omap4_regdump_sysctrl_general_wkup_channel_0(void) {
	pr_info("sysctrl_general_wkup_channel_0:\n");
	regdump(regdata_sysctrl_general_wkup_channel_0, ARRAY_SIZE(regdata_sysctrl_general_wkup_channel_0));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect[] = {
	{"MAILBOX_REVISION", 0x4a0f4000},
	{"MAILBOX_SYSCONFIG", 0x4a0f4010},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect(void) {
	pr_info("system_mailbox_l4_cfginterconnect:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect));
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_0();
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_1();
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_2();
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_3();
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_4();
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_5();
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_6();
	omap4_regdump_system_mailbox_l4_cfginterconnect_channel_7();
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_0[] = {
	{"MAILBOX_FIFOSTATUS_m_0", 0x4a0f4080},
	{"MAILBOX_IRQENABLE_CLR_u_0", 0x4a0f410c},
	{"MAILBOX_IRQENABLE_SET_u_0", 0x4a0f4108},
	{"MAILBOX_IRQSTATUS_CLR_u_0", 0x4a0f4104},
	{"MAILBOX_IRQSTATUS_RAW_u_0", 0x4a0f4100},
	{"MAILBOX_MESSAGE_m_0", 0x4a0f4040},
	{"MAILBOX_MSGSTATUS_m_0", 0x4a0f40c0},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_0(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_0:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_0, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_0));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_1[] = {
	{"MAILBOX_FIFOSTATUS_m_1", 0x4a0f4084},
	{"MAILBOX_IRQENABLE_CLR_u_1", 0x4a0f411c},
	{"MAILBOX_IRQENABLE_SET_u_1", 0x4a0f4118},
	{"MAILBOX_IRQSTATUS_CLR_u_1", 0x4a0f4114},
	{"MAILBOX_IRQSTATUS_RAW_u_1", 0x4a0f4110},
	{"MAILBOX_MESSAGE_m_1", 0x4a0f4044},
	{"MAILBOX_MSGSTATUS_m_1", 0x4a0f40c4},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_1(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_1:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_1, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_1));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_2[] = {
	{"MAILBOX_FIFOSTATUS_m_2", 0x4a0f4088},
	{"MAILBOX_IRQENABLE_CLR_u_2", 0x4a0f412c},
	{"MAILBOX_IRQENABLE_SET_u_2", 0x4a0f4128},
	{"MAILBOX_IRQSTATUS_CLR_u_2", 0x4a0f4124},
	{"MAILBOX_IRQSTATUS_RAW_u_2", 0x4a0f4120},
	{"MAILBOX_MESSAGE_m_2", 0x4a0f4048},
	{"MAILBOX_MSGSTATUS_m_2", 0x4a0f40c8},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_2(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_2:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_2, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_2));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_3[] = {
	{"MAILBOX_FIFOSTATUS_m_3", 0x4a0f408c},
	{"MAILBOX_MESSAGE_m_3", 0x4a0f404c},
	{"MAILBOX_MSGSTATUS_m_3", 0x4a0f40cc},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_3(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_3:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_3, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_3));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_4[] = {
	{"MAILBOX_FIFOSTATUS_m_4", 0x4a0f4090},
	{"MAILBOX_MESSAGE_m_4", 0x4a0f4050},
	{"MAILBOX_MSGSTATUS_m_4", 0x4a0f40d0},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_4(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_4:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_4, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_4));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_5[] = {
	{"MAILBOX_FIFOSTATUS_m_5", 0x4a0f4094},
	{"MAILBOX_MESSAGE_m_5", 0x4a0f4054},
	{"MAILBOX_MSGSTATUS_m_5", 0x4a0f40d4},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_5(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_5:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_5, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_5));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_6[] = {
	{"MAILBOX_FIFOSTATUS_m_6", 0x4a0f4098},
	{"MAILBOX_MESSAGE_m_6", 0x4a0f4058},
	{"MAILBOX_MSGSTATUS_m_6", 0x4a0f40d8},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_6(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_6:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_6, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_6));
}

const struct reginfo regdata_system_mailbox_l4_cfginterconnect_channel_7[] = {
	{"MAILBOX_FIFOSTATUS_m_7", 0x4a0f409c},
	{"MAILBOX_MESSAGE_m_7", 0x4a0f405c},
	{"MAILBOX_MSGSTATUS_m_7", 0x4a0f40dc},
};
void omap4_regdump_system_mailbox_l4_cfginterconnect_channel_7(void) {
	pr_info("system_mailbox_l4_cfginterconnect_channel_7:\n");
	regdump(regdata_system_mailbox_l4_cfginterconnect_channel_7, ARRAY_SIZE(regdata_system_mailbox_l4_cfginterconnect_channel_7));
}

const struct reginfo regdata_ivahd_mailbox_icont[] = {
	{"MAILBOX_REVISION", 0x008da800},
	{"MAILBOX_SYSCONFIG", 0x008da810},
};
void omap4_regdump_ivahd_mailbox_icont(void) {
	pr_info("ivahd_mailbox_icont:\n");
	regdump(regdata_ivahd_mailbox_icont, ARRAY_SIZE(regdata_ivahd_mailbox_icont));
	omap4_regdump_ivahd_mailbox_icont_channel_0();
	omap4_regdump_ivahd_mailbox_icont_channel_1();
	omap4_regdump_ivahd_mailbox_icont_channel_2();
	omap4_regdump_ivahd_mailbox_icont_channel_3();
	omap4_regdump_ivahd_mailbox_icont_channel_4();
	omap4_regdump_ivahd_mailbox_icont_channel_5();
}

const struct reginfo regdata_ivahd_mailbox_icont_channel_0[] = {
	{"MAILBOX_FIFOSTATUS_m_0", 0x008da880},
	{"MAILBOX_IRQENABLE_CLR_u_0", 0x008da90c},
	{"MAILBOX_IRQENABLE_SET_u_0", 0x008da908},
	{"MAILBOX_IRQSTATUS_CLR_u_0", 0x008da904},
	{"MAILBOX_IRQSTATUS_RAW_u_0", 0x008da900},
	{"MAILBOX_MESSAGE_m_0", 0x008da840},
	{"MAILBOX_MSGSTATUS_m_0", 0x008da8c0},
};
void omap4_regdump_ivahd_mailbox_icont_channel_0(void) {
	pr_info("ivahd_mailbox_icont_channel_0:\n");
	regdump(regdata_ivahd_mailbox_icont_channel_0, ARRAY_SIZE(regdata_ivahd_mailbox_icont_channel_0));
}

const struct reginfo regdata_ivahd_mailbox_icont_channel_1[] = {
	{"MAILBOX_FIFOSTATUS_m_1", 0x008da884},
	{"MAILBOX_IRQENABLE_CLR_u_1", 0x008da91c},
	{"MAILBOX_IRQENABLE_SET_u_1", 0x008da918},
	{"MAILBOX_IRQSTATUS_CLR_u_1", 0x008da914},
	{"MAILBOX_IRQSTATUS_RAW_u_1", 0x008da910},
	{"MAILBOX_MESSAGE_m_1", 0x008da844},
	{"MAILBOX_MSGSTATUS_m_1", 0x008da8c4},
};
void omap4_regdump_ivahd_mailbox_icont_channel_1(void) {
	pr_info("ivahd_mailbox_icont_channel_1:\n");
	regdump(regdata_ivahd_mailbox_icont_channel_1, ARRAY_SIZE(regdata_ivahd_mailbox_icont_channel_1));
}

const struct reginfo regdata_ivahd_mailbox_icont_channel_2[] = {
	{"MAILBOX_FIFOSTATUS_m_2", 0x008da888},
	{"MAILBOX_IRQENABLE_CLR_u_2", 0x008da92c},
	{"MAILBOX_IRQENABLE_SET_u_2", 0x008da928},
	{"MAILBOX_IRQSTATUS_CLR_u_2", 0x008da924},
	{"MAILBOX_IRQSTATUS_RAW_u_2", 0x008da920},
	{"MAILBOX_MESSAGE_m_2", 0x008da848},
	{"MAILBOX_MSGSTATUS_m_2", 0x008da8c8},
};
void omap4_regdump_ivahd_mailbox_icont_channel_2(void) {
	pr_info("ivahd_mailbox_icont_channel_2:\n");
	regdump(regdata_ivahd_mailbox_icont_channel_2, ARRAY_SIZE(regdata_ivahd_mailbox_icont_channel_2));
}

const struct reginfo regdata_ivahd_mailbox_icont_channel_3[] = {
	{"MAILBOX_FIFOSTATUS_m_3", 0x008da88c},
	{"MAILBOX_IRQENABLE_CLR_u_3", 0x008da93c},
	{"MAILBOX_IRQENABLE_SET_u_3", 0x008da938},
	{"MAILBOX_IRQSTATUS_CLR_u_3", 0x008da934},
	{"MAILBOX_IRQSTATUS_RAW_u_3", 0x008da930},
	{"MAILBOX_MESSAGE_m_3", 0x008da84c},
	{"MAILBOX_MSGSTATUS_m_3", 0x008da8cc},
};
void omap4_regdump_ivahd_mailbox_icont_channel_3(void) {
	pr_info("ivahd_mailbox_icont_channel_3:\n");
	regdump(regdata_ivahd_mailbox_icont_channel_3, ARRAY_SIZE(regdata_ivahd_mailbox_icont_channel_3));
}

const struct reginfo regdata_ivahd_mailbox_icont_channel_4[] = {
	{"MAILBOX_FIFOSTATUS_m_4", 0x008da890},
	{"MAILBOX_MESSAGE_m_4", 0x008da850},
	{"MAILBOX_MSGSTATUS_m_4", 0x008da8d0},
};
void omap4_regdump_ivahd_mailbox_icont_channel_4(void) {
	pr_info("ivahd_mailbox_icont_channel_4:\n");
	regdump(regdata_ivahd_mailbox_icont_channel_4, ARRAY_SIZE(regdata_ivahd_mailbox_icont_channel_4));
}

const struct reginfo regdata_ivahd_mailbox_icont_channel_5[] = {
	{"MAILBOX_FIFOSTATUS_m_5", 0x008da894},
	{"MAILBOX_MESSAGE_m_5", 0x008da854},
	{"MAILBOX_MSGSTATUS_m_5", 0x008da8d4},
};
void omap4_regdump_ivahd_mailbox_icont_channel_5(void) {
	pr_info("ivahd_mailbox_icont_channel_5:\n");
	regdump(regdata_ivahd_mailbox_icont_channel_5, ARRAY_SIZE(regdata_ivahd_mailbox_icont_channel_5));
}

const struct reginfo regdata_ivahd_mailbox_dsp[] = {
	{"MAILBOX_REVISION", 0x01e5a800},
	{"MAILBOX_SYSCONFIG", 0x01e5a810},
};
void omap4_regdump_ivahd_mailbox_dsp(void) {
	pr_info("ivahd_mailbox_dsp:\n");
	regdump(regdata_ivahd_mailbox_dsp, ARRAY_SIZE(regdata_ivahd_mailbox_dsp));
	omap4_regdump_ivahd_mailbox_dsp_channel_0();
	omap4_regdump_ivahd_mailbox_dsp_channel_1();
	omap4_regdump_ivahd_mailbox_dsp_channel_2();
	omap4_regdump_ivahd_mailbox_dsp_channel_3();
	omap4_regdump_ivahd_mailbox_dsp_channel_4();
	omap4_regdump_ivahd_mailbox_dsp_channel_5();
}

const struct reginfo regdata_ivahd_mailbox_dsp_channel_0[] = {
	{"MAILBOX_FIFOSTATUS_m_0", 0x01e5a880},
	{"MAILBOX_IRQENABLE_CLR_u_0", 0x01e5a90c},
	{"MAILBOX_IRQENABLE_SET_u_0", 0x01e5a908},
	{"MAILBOX_IRQSTATUS_CLR_u_0", 0x01e5a904},
	{"MAILBOX_IRQSTATUS_RAW_u_0", 0x01e5a900},
	{"MAILBOX_MESSAGE_m_0", 0x01e5a840},
	{"MAILBOX_MSGSTATUS_m_0", 0x01e5a8c0},
};
void omap4_regdump_ivahd_mailbox_dsp_channel_0(void) {
	pr_info("ivahd_mailbox_dsp_channel_0:\n");
	regdump(regdata_ivahd_mailbox_dsp_channel_0, ARRAY_SIZE(regdata_ivahd_mailbox_dsp_channel_0));
}

const struct reginfo regdata_ivahd_mailbox_dsp_channel_1[] = {
	{"MAILBOX_FIFOSTATUS_m_1", 0x01e5a884},
	{"MAILBOX_IRQENABLE_CLR_u_1", 0x01e5a91c},
	{"MAILBOX_IRQENABLE_SET_u_1", 0x01e5a918},
	{"MAILBOX_IRQSTATUS_CLR_u_1", 0x01e5a914},
	{"MAILBOX_IRQSTATUS_RAW_u_1", 0x01e5a910},
	{"MAILBOX_MESSAGE_m_1", 0x01e5a844},
	{"MAILBOX_MSGSTATUS_m_1", 0x01e5a8c4},
};
void omap4_regdump_ivahd_mailbox_dsp_channel_1(void) {
	pr_info("ivahd_mailbox_dsp_channel_1:\n");
	regdump(regdata_ivahd_mailbox_dsp_channel_1, ARRAY_SIZE(regdata_ivahd_mailbox_dsp_channel_1));
}

const struct reginfo regdata_ivahd_mailbox_dsp_channel_2[] = {
	{"MAILBOX_FIFOSTATUS_m_2", 0x01e5a888},
	{"MAILBOX_IRQENABLE_CLR_u_2", 0x01e5a92c},
	{"MAILBOX_IRQENABLE_SET_u_2", 0x01e5a928},
	{"MAILBOX_IRQSTATUS_CLR_u_2", 0x01e5a924},
	{"MAILBOX_IRQSTATUS_RAW_u_2", 0x01e5a920},
	{"MAILBOX_MESSAGE_m_2", 0x01e5a848},
	{"MAILBOX_MSGSTATUS_m_2", 0x01e5a8c8},
};
void omap4_regdump_ivahd_mailbox_dsp_channel_2(void) {
	pr_info("ivahd_mailbox_dsp_channel_2:\n");
	regdump(regdata_ivahd_mailbox_dsp_channel_2, ARRAY_SIZE(regdata_ivahd_mailbox_dsp_channel_2));
}

const struct reginfo regdata_ivahd_mailbox_dsp_channel_3[] = {
	{"MAILBOX_FIFOSTATUS_m_3", 0x01e5a88c},
	{"MAILBOX_IRQENABLE_CLR_u_3", 0x01e5a93c},
	{"MAILBOX_IRQENABLE_SET_u_3", 0x01e5a938},
	{"MAILBOX_IRQSTATUS_CLR_u_3", 0x01e5a934},
	{"MAILBOX_IRQSTATUS_RAW_u_3", 0x01e5a930},
	{"MAILBOX_MESSAGE_m_3", 0x01e5a84c},
	{"MAILBOX_MSGSTATUS_m_3", 0x01e5a8cc},
};
void omap4_regdump_ivahd_mailbox_dsp_channel_3(void) {
	pr_info("ivahd_mailbox_dsp_channel_3:\n");
	regdump(regdata_ivahd_mailbox_dsp_channel_3, ARRAY_SIZE(regdata_ivahd_mailbox_dsp_channel_3));
}

const struct reginfo regdata_ivahd_mailbox_dsp_channel_4[] = {
	{"MAILBOX_FIFOSTATUS_m_4", 0x01e5a890},
	{"MAILBOX_MESSAGE_m_4", 0x01e5a850},
	{"MAILBOX_MSGSTATUS_m_4", 0x01e5a8d0},
};
void omap4_regdump_ivahd_mailbox_dsp_channel_4(void) {
	pr_info("ivahd_mailbox_dsp_channel_4:\n");
	regdump(regdata_ivahd_mailbox_dsp_channel_4, ARRAY_SIZE(regdata_ivahd_mailbox_dsp_channel_4));
}

const struct reginfo regdata_ivahd_mailbox_dsp_channel_5[] = {
	{"MAILBOX_FIFOSTATUS_m_5", 0x01e5a894},
	{"MAILBOX_MESSAGE_m_5", 0x01e5a854},
	{"MAILBOX_MSGSTATUS_m_5", 0x01e5a8d4},
};
void omap4_regdump_ivahd_mailbox_dsp_channel_5(void) {
	pr_info("ivahd_mailbox_dsp_channel_5:\n");
	regdump(regdata_ivahd_mailbox_dsp_channel_5, ARRAY_SIZE(regdata_ivahd_mailbox_dsp_channel_5));
}

const struct reginfo regdata_ivahd_mailbox_l3interconnect[] = {
	{"MAILBOX_REVISION", 0x5a05a800},
	{"MAILBOX_SYSCONFIG", 0x5a05a810},
};
void omap4_regdump_ivahd_mailbox_l3interconnect(void) {
	pr_info("ivahd_mailbox_l3interconnect:\n");
	regdump(regdata_ivahd_mailbox_l3interconnect, ARRAY_SIZE(regdata_ivahd_mailbox_l3interconnect));
	omap4_regdump_ivahd_mailbox_l3interconnect_channel_0();
	omap4_regdump_ivahd_mailbox_l3interconnect_channel_1();
	omap4_regdump_ivahd_mailbox_l3interconnect_channel_2();
	omap4_regdump_ivahd_mailbox_l3interconnect_channel_3();
	omap4_regdump_ivahd_mailbox_l3interconnect_channel_4();
	omap4_regdump_ivahd_mailbox_l3interconnect_channel_5();
}

const struct reginfo regdata_ivahd_mailbox_l3interconnect_channel_0[] = {
	{"MAILBOX_FIFOSTATUS_m_0", 0x5a05a880},
	{"MAILBOX_IRQENABLE_CLR_u_0", 0x5a05a90c},
	{"MAILBOX_IRQENABLE_SET_u_0", 0x5a05a908},
	{"MAILBOX_IRQSTATUS_CLR_u_0", 0x5a05a904},
	{"MAILBOX_IRQSTATUS_RAW_u_0", 0x5a05a900},
	{"MAILBOX_MESSAGE_m_0", 0x5a05a840},
	{"MAILBOX_MSGSTATUS_m_0", 0x5a05a8c0},
};
void omap4_regdump_ivahd_mailbox_l3interconnect_channel_0(void) {
	pr_info("ivahd_mailbox_l3interconnect_channel_0:\n");
	regdump(regdata_ivahd_mailbox_l3interconnect_channel_0, ARRAY_SIZE(regdata_ivahd_mailbox_l3interconnect_channel_0));
}

const struct reginfo regdata_ivahd_mailbox_l3interconnect_channel_1[] = {
	{"MAILBOX_FIFOSTATUS_m_1", 0x5a05a884},
	{"MAILBOX_IRQENABLE_CLR_u_1", 0x5a05a91c},
	{"MAILBOX_IRQENABLE_SET_u_1", 0x5a05a918},
	{"MAILBOX_IRQSTATUS_CLR_u_1", 0x5a05a914},
	{"MAILBOX_IRQSTATUS_RAW_u_1", 0x5a05a910},
	{"MAILBOX_MESSAGE_m_1", 0x5a05a844},
	{"MAILBOX_MSGSTATUS_m_1", 0x5a05a8c4},
};
void omap4_regdump_ivahd_mailbox_l3interconnect_channel_1(void) {
	pr_info("ivahd_mailbox_l3interconnect_channel_1:\n");
	regdump(regdata_ivahd_mailbox_l3interconnect_channel_1, ARRAY_SIZE(regdata_ivahd_mailbox_l3interconnect_channel_1));
}

const struct reginfo regdata_ivahd_mailbox_l3interconnect_channel_2[] = {
	{"MAILBOX_FIFOSTATUS_m_2", 0x5a05a888},
	{"MAILBOX_IRQENABLE_CLR_u_2", 0x5a05a92c},
	{"MAILBOX_IRQENABLE_SET_u_2", 0x5a05a928},
	{"MAILBOX_IRQSTATUS_CLR_u_2", 0x5a05a924},
	{"MAILBOX_IRQSTATUS_RAW_u_2", 0x5a05a920},
	{"MAILBOX_MESSAGE_m_2", 0x5a05a848},
	{"MAILBOX_MSGSTATUS_m_2", 0x5a05a8c8},
};
void omap4_regdump_ivahd_mailbox_l3interconnect_channel_2(void) {
	pr_info("ivahd_mailbox_l3interconnect_channel_2:\n");
	regdump(regdata_ivahd_mailbox_l3interconnect_channel_2, ARRAY_SIZE(regdata_ivahd_mailbox_l3interconnect_channel_2));
}

const struct reginfo regdata_ivahd_mailbox_l3interconnect_channel_3[] = {
	{"MAILBOX_FIFOSTATUS_m_3", 0x5a05a88c},
	{"MAILBOX_IRQENABLE_CLR_u_3", 0x5a05a93c},
	{"MAILBOX_IRQENABLE_SET_u_3", 0x5a05a938},
	{"MAILBOX_IRQSTATUS_CLR_u_3", 0x5a05a934},
	{"MAILBOX_IRQSTATUS_RAW_u_3", 0x5a05a930},
	{"MAILBOX_MESSAGE_m_3", 0x5a05a84c},
	{"MAILBOX_MSGSTATUS_m_3", 0x5a05a8cc},
};
void omap4_regdump_ivahd_mailbox_l3interconnect_channel_3(void) {
	pr_info("ivahd_mailbox_l3interconnect_channel_3:\n");
	regdump(regdata_ivahd_mailbox_l3interconnect_channel_3, ARRAY_SIZE(regdata_ivahd_mailbox_l3interconnect_channel_3));
}

const struct reginfo regdata_ivahd_mailbox_l3interconnect_channel_4[] = {
	{"MAILBOX_FIFOSTATUS_m_4", 0x5a05a890},
	{"MAILBOX_MESSAGE_m_4", 0x5a05a850},
	{"MAILBOX_MSGSTATUS_m_4", 0x5a05a8d0},
};
void omap4_regdump_ivahd_mailbox_l3interconnect_channel_4(void) {
	pr_info("ivahd_mailbox_l3interconnect_channel_4:\n");
	regdump(regdata_ivahd_mailbox_l3interconnect_channel_4, ARRAY_SIZE(regdata_ivahd_mailbox_l3interconnect_channel_4));
}

const struct reginfo regdata_ivahd_mailbox_l3interconnect_channel_5[] = {
	{"MAILBOX_FIFOSTATUS_m_5", 0x5a05a894},
	{"MAILBOX_MESSAGE_m_5", 0x5a05a854},
	{"MAILBOX_MSGSTATUS_m_5", 0x5a05a8d4},
};
void omap4_regdump_ivahd_mailbox_l3interconnect_channel_5(void) {
	pr_info("ivahd_mailbox_l3interconnect_channel_5:\n");
	regdump(regdata_ivahd_mailbox_l3interconnect_channel_5, ARRAY_SIZE(regdata_ivahd_mailbox_l3interconnect_channel_5));
}

const struct reginfo regdata_cortexm3_l2mmu[] = {
	{"MMU_REVISION", 0x55082000},
	{"MMU_SYSCONFIG", 0x55082010},
	{"MMU_SYSSTATUS", 0x55082014},
	{"MMU_IRQSTATUS", 0x55082018},
	{"MMU_IRQENABLE", 0x5508201c},
	{"MMU_WALKING_ST", 0x55082040},
	{"MMU_CNTL", 0x55082044},
	{"MMU_FAULT_AD", 0x55082048},
	{"MMU_TTB", 0x5508204c},
	{"MMU_LOCK", 0x55082050},
	{"MMU_LD_TLB", 0x55082054},
	{"MMU_CAM", 0x55082058},
	{"MMU_RAM", 0x5508205c},
	{"MMU_GFLUSH", 0x55082060},
	{"MMU_FLUSH_ENTRY", 0x55082064},
	{"MMU_READ_CAM", 0x55082068},
	{"MMU_READ_RAM", 0x5508206c},
	{"MMU_EMU_FAULT_AD", 0x55082070},
	{"MMU_FAULT_PC", 0x55082080},
	{"MMU_FAULT_STATUS", 0x55082084},
	{"MMU_GP_REG", 0x55082088},
};
void omap4_regdump_cortexm3_l2mmu(void) {
	pr_info("cortexm3_l2mmu:\n");
	regdump(regdata_cortexm3_l2mmu, ARRAY_SIZE(regdata_cortexm3_l2mmu));
}

const struct reginfo regdata_dsp_mmu[] = {
	{"MMU_REVISION", 0x4a066000},
	{"MMU_SYSCONFIG", 0x4a066010},
	{"MMU_SYSSTATUS", 0x4a066014},
	{"MMU_IRQSTATUS", 0x4a066018},
	{"MMU_IRQENABLE", 0x4a06601c},
	{"MMU_WALKING_ST", 0x4a066040},
	{"MMU_CNTL", 0x4a066044},
	{"MMU_FAULT_AD", 0x4a066048},
	{"MMU_TTB", 0x4a06604c},
	{"MMU_LOCK", 0x4a066050},
	{"MMU_LD_TLB", 0x4a066054},
	{"MMU_CAM", 0x4a066058},
	{"MMU_RAM", 0x4a06605c},
	{"MMU_GFLUSH", 0x4a066060},
	{"MMU_FLUSH_ENTRY", 0x4a066064},
	{"MMU_READ_CAM", 0x4a066068},
	{"MMU_READ_RAM", 0x4a06606c},
	{"MMU_EMU_FAULT_AD", 0x4a066070},
	{"MMU_FAULT_PC", 0x4a066080},
	{"MMU_FAULT_STATUS", 0x4a066084},
};
void omap4_regdump_dsp_mmu(void) {
	pr_info("dsp_mmu:\n");
	regdump(regdata_dsp_mmu, ARRAY_SIZE(regdata_dsp_mmu));
}

const struct reginfo regdata_spinlock[] = {
	{"SPINLOCK_REVISION", 0x4a0f6000},
	{"SPINLOCK_SYSCONFIG", 0x4a0f6010},
	{"SPINLOCK_SYSTATUS", 0x4a0f6014},
};
void omap4_regdump_spinlock(void) {
	pr_info("spinlock:\n");
	regdump(regdata_spinlock, ARRAY_SIZE(regdata_spinlock));
	omap4_regdump_spinlock_reg_bundle_0();
}

const struct reginfo regdata_spinlock_reg_bundle_0[] = {
	{"SPINLOCK_LOCK_REG_i_0", 0x4a0f6800},
	{"SPINLOCK_LOCK_REG_i_1", 0x4a0f6804},
	{"SPINLOCK_LOCK_REG_i_2", 0x4a0f6808},
	{"SPINLOCK_LOCK_REG_i_3", 0x4a0f680c},
	{"SPINLOCK_LOCK_REG_i_4", 0x4a0f6810},
	{"SPINLOCK_LOCK_REG_i_5", 0x4a0f6814},
	{"SPINLOCK_LOCK_REG_i_6", 0x4a0f6818},
	{"SPINLOCK_LOCK_REG_i_7", 0x4a0f681c},
	{"SPINLOCK_LOCK_REG_i_8", 0x4a0f6820},
	{"SPINLOCK_LOCK_REG_i_9", 0x4a0f6824},
	{"SPINLOCK_LOCK_REG_i_10", 0x4a0f6828},
	{"SPINLOCK_LOCK_REG_i_11", 0x4a0f682c},
	{"SPINLOCK_LOCK_REG_i_12", 0x4a0f6830},
	{"SPINLOCK_LOCK_REG_i_13", 0x4a0f6834},
	{"SPINLOCK_LOCK_REG_i_14", 0x4a0f6838},
	{"SPINLOCK_LOCK_REG_i_15", 0x4a0f683c},
	{"SPINLOCK_LOCK_REG_i_16", 0x4a0f6840},
	{"SPINLOCK_LOCK_REG_i_17", 0x4a0f6844},
	{"SPINLOCK_LOCK_REG_i_18", 0x4a0f6848},
	{"SPINLOCK_LOCK_REG_i_19", 0x4a0f684c},
	{"SPINLOCK_LOCK_REG_i_20", 0x4a0f6850},
	{"SPINLOCK_LOCK_REG_i_21", 0x4a0f6854},
	{"SPINLOCK_LOCK_REG_i_22", 0x4a0f6858},
	{"SPINLOCK_LOCK_REG_i_23", 0x4a0f685c},
	{"SPINLOCK_LOCK_REG_i_24", 0x4a0f6860},
	{"SPINLOCK_LOCK_REG_i_25", 0x4a0f6864},
	{"SPINLOCK_LOCK_REG_i_26", 0x4a0f6868},
	{"SPINLOCK_LOCK_REG_i_27", 0x4a0f686c},
	{"SPINLOCK_LOCK_REG_i_28", 0x4a0f6870},
	{"SPINLOCK_LOCK_REG_i_29", 0x4a0f6874},
	{"SPINLOCK_LOCK_REG_i_30", 0x4a0f6878},
	{"SPINLOCK_LOCK_REG_i_31", 0x4a0f687c},
};
void omap4_regdump_spinlock_reg_bundle_0(void) {
	pr_info("spinlock_reg_bundle_0:\n");
	regdump(regdata_spinlock_reg_bundle_0, ARRAY_SIZE(regdata_spinlock_reg_bundle_0));
}

const struct reginfo regdata_gptimer5_dsp[] = {
	{"GPT_TIDR", 0x01d38000},
	{"GPT_TIOCP_CFG", 0x01d38010},
	{"GPT_IRQSTATUS_RAW", 0x01d38024},
	{"GPT_IRQSTATUS", 0x01d38028},
	{"GPT_IRQENABLE_SET", 0x01d3802c},
	{"GPT_IRQENABLE_CLR", 0x01d38030},
	{"GPT_IRQWAKEEN", 0x01d38034},
	{"GPT_TCLR", 0x01d38038},
	{"GPT_TCRR", 0x01d3803c},
	{"GPT_TLDR", 0x01d38040},
	{"GPT_TTGR", 0x01d38044},
	{"GPT_TWPS", 0x01d38048},
	{"GPT_TMAR", 0x01d3804c},
	{"GPT_TCAR1", 0x01d38050},
	{"GPT_TSICR", 0x01d38054},
	{"GPT_TCAR2", 0x01d38058},
};
void omap4_regdump_gptimer5_dsp(void) {
	pr_info("gptimer5_dsp:\n");
	regdump(regdata_gptimer5_dsp, ARRAY_SIZE(regdata_gptimer5_dsp));
}

const struct reginfo regdata_gptimer6_dsp[] = {
	{"GPT_TIDR", 0x01d3a000},
	{"GPT_TIOCP_CFG", 0x01d3a010},
	{"GPT_IRQSTATUS_RAW", 0x01d3a024},
	{"GPT_IRQSTATUS", 0x01d3a028},
	{"GPT_IRQENABLE_SET", 0x01d3a02c},
	{"GPT_IRQENABLE_CLR", 0x01d3a030},
	{"GPT_IRQWAKEEN", 0x01d3a034},
	{"GPT_TCLR", 0x01d3a038},
	{"GPT_TCRR", 0x01d3a03c},
	{"GPT_TLDR", 0x01d3a040},
	{"GPT_TTGR", 0x01d3a044},
	{"GPT_TWPS", 0x01d3a048},
	{"GPT_TMAR", 0x01d3a04c},
	{"GPT_TCAR1", 0x01d3a050},
	{"GPT_TSICR", 0x01d3a054},
	{"GPT_TCAR2", 0x01d3a058},
};
void omap4_regdump_gptimer6_dsp(void) {
	pr_info("gptimer6_dsp:\n");
	regdump(regdata_gptimer6_dsp, ARRAY_SIZE(regdata_gptimer6_dsp));
}

const struct reginfo regdata_gptimer7_dsp[] = {
	{"GPT_TIDR", 0x01d3c000},
	{"GPT_TIOCP_CFG", 0x01d3c010},
	{"GPT_IRQSTATUS_RAW", 0x01d3c024},
	{"GPT_IRQSTATUS", 0x01d3c028},
	{"GPT_IRQENABLE_SET", 0x01d3c02c},
	{"GPT_IRQENABLE_CLR", 0x01d3c030},
	{"GPT_IRQWAKEEN", 0x01d3c034},
	{"GPT_TCLR", 0x01d3c038},
	{"GPT_TCRR", 0x01d3c03c},
	{"GPT_TLDR", 0x01d3c040},
	{"GPT_TTGR", 0x01d3c044},
	{"GPT_TWPS", 0x01d3c048},
	{"GPT_TMAR", 0x01d3c04c},
	{"GPT_TCAR1", 0x01d3c050},
	{"GPT_TSICR", 0x01d3c054},
	{"GPT_TCAR2", 0x01d3c058},
};
void omap4_regdump_gptimer7_dsp(void) {
	pr_info("gptimer7_dsp:\n");
	regdump(regdata_gptimer7_dsp, ARRAY_SIZE(regdata_gptimer7_dsp));
}

const struct reginfo regdata_gptimer8_dsp[] = {
	{"GPT_TIDR", 0x01d3e000},
	{"GPT_TIOCP_CFG", 0x01d3e010},
	{"GPT_IRQSTATUS_RAW", 0x01d3e024},
	{"GPT_IRQSTATUS", 0x01d3e028},
	{"GPT_IRQENABLE_SET", 0x01d3e02c},
	{"GPT_IRQENABLE_CLR", 0x01d3e030},
	{"GPT_IRQWAKEEN", 0x01d3e034},
	{"GPT_TCLR", 0x01d3e038},
	{"GPT_TCRR", 0x01d3e03c},
	{"GPT_TLDR", 0x01d3e040},
	{"GPT_TTGR", 0x01d3e044},
	{"GPT_TWPS", 0x01d3e048},
	{"GPT_TMAR", 0x01d3e04c},
	{"GPT_TCAR1", 0x01d3e050},
	{"GPT_TSICR", 0x01d3e054},
	{"GPT_TCAR2", 0x01d3e058},
};
void omap4_regdump_gptimer8_dsp(void) {
	pr_info("gptimer8_dsp:\n");
	regdump(regdata_gptimer8_dsp, ARRAY_SIZE(regdata_gptimer8_dsp));
}

const struct reginfo regdata_gptimer5_cortex_a9[] = {
	{"GPT_TIDR", 0x40138000},
	{"GPT_TIOCP_CFG", 0x40138010},
	{"GPT_IRQSTATUS_RAW", 0x40138024},
	{"GPT_IRQSTATUS", 0x40138028},
	{"GPT_IRQENABLE_SET", 0x4013802c},
	{"GPT_IRQENABLE_CLR", 0x40138030},
	{"GPT_IRQWAKEEN", 0x40138034},
	{"GPT_TCLR", 0x40138038},
	{"GPT_TCRR", 0x4013803c},
	{"GPT_TLDR", 0x40138040},
	{"GPT_TTGR", 0x40138044},
	{"GPT_TWPS", 0x40138048},
	{"GPT_TMAR", 0x4013804c},
	{"GPT_TCAR1", 0x40138050},
	{"GPT_TSICR", 0x40138054},
	{"GPT_TCAR2", 0x40138058},
};
void omap4_regdump_gptimer5_cortex_a9(void) {
	pr_info("gptimer5_cortex_a9:\n");
	regdump(regdata_gptimer5_cortex_a9, ARRAY_SIZE(regdata_gptimer5_cortex_a9));
}

const struct reginfo regdata_gptimer6_cortex_a9[] = {
	{"GPT_TIDR", 0x4013a000},
	{"GPT_TIOCP_CFG", 0x4013a010},
	{"GPT_IRQSTATUS_RAW", 0x4013a024},
	{"GPT_IRQSTATUS", 0x4013a028},
	{"GPT_IRQENABLE_SET", 0x4013a02c},
	{"GPT_IRQENABLE_CLR", 0x4013a030},
	{"GPT_IRQWAKEEN", 0x4013a034},
	{"GPT_TCLR", 0x4013a038},
	{"GPT_TCRR", 0x4013a03c},
	{"GPT_TLDR", 0x4013a040},
	{"GPT_TTGR", 0x4013a044},
	{"GPT_TWPS", 0x4013a048},
	{"GPT_TMAR", 0x4013a04c},
	{"GPT_TCAR1", 0x4013a050},
	{"GPT_TSICR", 0x4013a054},
	{"GPT_TCAR2", 0x4013a058},
};
void omap4_regdump_gptimer6_cortex_a9(void) {
	pr_info("gptimer6_cortex_a9:\n");
	regdump(regdata_gptimer6_cortex_a9, ARRAY_SIZE(regdata_gptimer6_cortex_a9));
}

const struct reginfo regdata_gptimer7_cortex_a9[] = {
	{"GPT_TIDR", 0x4013c000},
	{"GPT_TIOCP_CFG", 0x4013c010},
	{"GPT_IRQSTATUS_RAW", 0x4013c024},
	{"GPT_IRQSTATUS", 0x4013c028},
	{"GPT_IRQENABLE_SET", 0x4013c02c},
	{"GPT_IRQENABLE_CLR", 0x4013c030},
	{"GPT_IRQWAKEEN", 0x4013c034},
	{"GPT_TCLR", 0x4013c038},
	{"GPT_TCRR", 0x4013c03c},
	{"GPT_TLDR", 0x4013c040},
	{"GPT_TTGR", 0x4013c044},
	{"GPT_TWPS", 0x4013c048},
	{"GPT_TMAR", 0x4013c04c},
	{"GPT_TCAR1", 0x4013c050},
	{"GPT_TSICR", 0x4013c054},
	{"GPT_TCAR2", 0x4013c058},
};
void omap4_regdump_gptimer7_cortex_a9(void) {
	pr_info("gptimer7_cortex_a9:\n");
	regdump(regdata_gptimer7_cortex_a9, ARRAY_SIZE(regdata_gptimer7_cortex_a9));
}

const struct reginfo regdata_gptimer8_cortex_a9[] = {
	{"GPT_TIDR", 0x4013e000},
	{"GPT_TIOCP_CFG", 0x4013e010},
	{"GPT_IRQSTATUS_RAW", 0x4013e024},
	{"GPT_IRQSTATUS", 0x4013e028},
	{"GPT_IRQENABLE_SET", 0x4013e02c},
	{"GPT_IRQENABLE_CLR", 0x4013e030},
	{"GPT_IRQWAKEEN", 0x4013e034},
	{"GPT_TCLR", 0x4013e038},
	{"GPT_TCRR", 0x4013e03c},
	{"GPT_TLDR", 0x4013e040},
	{"GPT_TTGR", 0x4013e044},
	{"GPT_TWPS", 0x4013e048},
	{"GPT_TMAR", 0x4013e04c},
	{"GPT_TCAR1", 0x4013e050},
	{"GPT_TSICR", 0x4013e054},
	{"GPT_TCAR2", 0x4013e058},
};
void omap4_regdump_gptimer8_cortex_a9(void) {
	pr_info("gptimer8_cortex_a9:\n");
	regdump(regdata_gptimer8_cortex_a9, ARRAY_SIZE(regdata_gptimer8_cortex_a9));
}

const struct reginfo regdata_gptimer3_l4interconnect[] = {
	{"GPT_TIDR", 0x48034000},
	{"GPT_TIOCP_CFG", 0x48034010},
	{"GPT_IRQSTATUS_RAW", 0x48034024},
	{"GPT_IRQSTATUS", 0x48034028},
	{"GPT_IRQENABLE_SET", 0x4803402c},
	{"GPT_IRQENABLE_CLR", 0x48034030},
	{"GPT_IRQWAKEEN", 0x48034034},
	{"GPT_TCLR", 0x48034038},
	{"GPT_TCRR", 0x4803403c},
	{"GPT_TLDR", 0x48034040},
	{"GPT_TTGR", 0x48034044},
	{"GPT_TWPS", 0x48034048},
	{"GPT_TMAR", 0x4803404c},
	{"GPT_TCAR1", 0x48034050},
	{"GPT_TSICR", 0x48034054},
	{"GPT_TCAR2", 0x48034058},
};
void omap4_regdump_gptimer3_l4interconnect(void) {
	pr_info("gptimer3_l4interconnect:\n");
	regdump(regdata_gptimer3_l4interconnect, ARRAY_SIZE(regdata_gptimer3_l4interconnect));
}

const struct reginfo regdata_gptimer4_l4interconnect[] = {
	{"GPT_TIDR", 0x48036000},
	{"GPT_TIOCP_CFG", 0x48036010},
	{"GPT_IRQSTATUS_RAW", 0x48036024},
	{"GPT_IRQSTATUS", 0x48036028},
	{"GPT_IRQENABLE_SET", 0x4803602c},
	{"GPT_IRQENABLE_CLR", 0x48036030},
	{"GPT_IRQWAKEEN", 0x48036034},
	{"GPT_TCLR", 0x48036038},
	{"GPT_TCRR", 0x4803603c},
	{"GPT_TLDR", 0x48036040},
	{"GPT_TTGR", 0x48036044},
	{"GPT_TWPS", 0x48036048},
	{"GPT_TMAR", 0x4803604c},
	{"GPT_TCAR1", 0x48036050},
	{"GPT_TSICR", 0x48036054},
	{"GPT_TCAR2", 0x48036058},
};
void omap4_regdump_gptimer4_l4interconnect(void) {
	pr_info("gptimer4_l4interconnect:\n");
	regdump(regdata_gptimer4_l4interconnect, ARRAY_SIZE(regdata_gptimer4_l4interconnect));
}

const struct reginfo regdata_gptimer9_l4interconnect[] = {
	{"GPT_TIDR", 0x4803e000},
	{"GPT_TIOCP_CFG", 0x4803e010},
	{"GPT_IRQSTATUS_RAW", 0x4803e024},
	{"GPT_IRQSTATUS", 0x4803e028},
	{"GPT_IRQENABLE_SET", 0x4803e02c},
	{"GPT_IRQENABLE_CLR", 0x4803e030},
	{"GPT_IRQWAKEEN", 0x4803e034},
	{"GPT_TCLR", 0x4803e038},
	{"GPT_TCRR", 0x4803e03c},
	{"GPT_TLDR", 0x4803e040},
	{"GPT_TTGR", 0x4803e044},
	{"GPT_TWPS", 0x4803e048},
	{"GPT_TMAR", 0x4803e04c},
	{"GPT_TCAR1", 0x4803e050},
	{"GPT_TSICR", 0x4803e054},
	{"GPT_TCAR2", 0x4803e058},
};
void omap4_regdump_gptimer9_l4interconnect(void) {
	pr_info("gptimer9_l4interconnect:\n");
	regdump(regdata_gptimer9_l4interconnect, ARRAY_SIZE(regdata_gptimer9_l4interconnect));
}

const struct reginfo regdata_gptimer11_l4interconnect[] = {
	{"GPT_TIDR", 0x48088000},
	{"GPT_TIOCP_CFG", 0x48088010},
	{"GPT_IRQSTATUS_RAW", 0x48088024},
	{"GPT_IRQSTATUS", 0x48088028},
	{"GPT_IRQENABLE_SET", 0x4808802c},
	{"GPT_IRQENABLE_CLR", 0x48088030},
	{"GPT_IRQWAKEEN", 0x48088034},
	{"GPT_TCLR", 0x48088038},
	{"GPT_TCRR", 0x4808803c},
	{"GPT_TLDR", 0x48088040},
	{"GPT_TTGR", 0x48088044},
	{"GPT_TWPS", 0x48088048},
	{"GPT_TMAR", 0x4808804c},
	{"GPT_TCAR1", 0x48088050},
	{"GPT_TSICR", 0x48088054},
	{"GPT_TCAR2", 0x48088058},
};
void omap4_regdump_gptimer11_l4interconnect(void) {
	pr_info("gptimer11_l4interconnect:\n");
	regdump(regdata_gptimer11_l4interconnect, ARRAY_SIZE(regdata_gptimer11_l4interconnect));
}

const struct reginfo regdata_gptimer5_l3interconnect[] = {
	{"GPT_TIDR", 0x49038000},
	{"GPT_TIOCP_CFG", 0x49038010},
	{"GPT_IRQSTATUS_RAW", 0x49038024},
	{"GPT_IRQSTATUS", 0x49038028},
	{"GPT_IRQENABLE_SET", 0x4903802c},
	{"GPT_IRQENABLE_CLR", 0x49038030},
	{"GPT_IRQWAKEEN", 0x49038034},
	{"GPT_TCLR", 0x49038038},
	{"GPT_TCRR", 0x4903803c},
	{"GPT_TLDR", 0x49038040},
	{"GPT_TTGR", 0x49038044},
	{"GPT_TWPS", 0x49038048},
	{"GPT_TMAR", 0x4903804c},
	{"GPT_TCAR1", 0x49038050},
	{"GPT_TSICR", 0x49038054},
	{"GPT_TCAR2", 0x49038058},
};
void omap4_regdump_gptimer5_l3interconnect(void) {
	pr_info("gptimer5_l3interconnect:\n");
	regdump(regdata_gptimer5_l3interconnect, ARRAY_SIZE(regdata_gptimer5_l3interconnect));
}

const struct reginfo regdata_gptimer6_l3interconnect[] = {
	{"GPT_TIDR", 0x4903a000},
	{"GPT_TIOCP_CFG", 0x4903a010},
	{"GPT_IRQSTATUS_RAW", 0x4903a024},
	{"GPT_IRQSTATUS", 0x4903a028},
	{"GPT_IRQENABLE_SET", 0x4903a02c},
	{"GPT_IRQENABLE_CLR", 0x4903a030},
	{"GPT_IRQWAKEEN", 0x4903a034},
	{"GPT_TCLR", 0x4903a038},
	{"GPT_TCRR", 0x4903a03c},
	{"GPT_TLDR", 0x4903a040},
	{"GPT_TTGR", 0x4903a044},
	{"GPT_TWPS", 0x4903a048},
	{"GPT_TMAR", 0x4903a04c},
	{"GPT_TCAR1", 0x4903a050},
	{"GPT_TSICR", 0x4903a054},
	{"GPT_TCAR2", 0x4903a058},
};
void omap4_regdump_gptimer6_l3interconnect(void) {
	pr_info("gptimer6_l3interconnect:\n");
	regdump(regdata_gptimer6_l3interconnect, ARRAY_SIZE(regdata_gptimer6_l3interconnect));
}

const struct reginfo regdata_gptimer7_l3interconnect[] = {
	{"GPT_TIDR", 0x4903c000},
	{"GPT_TIOCP_CFG", 0x4903c010},
	{"GPT_IRQSTATUS_RAW", 0x4903c024},
	{"GPT_IRQSTATUS", 0x4903c028},
	{"GPT_IRQENABLE_SET", 0x4903c02c},
	{"GPT_IRQENABLE_CLR", 0x4903c030},
	{"GPT_IRQWAKEEN", 0x4903c034},
	{"GPT_TCLR", 0x4903c038},
	{"GPT_TCRR", 0x4903c03c},
	{"GPT_TLDR", 0x4903c040},
	{"GPT_TTGR", 0x4903c044},
	{"GPT_TWPS", 0x4903c048},
	{"GPT_TMAR", 0x4903c04c},
	{"GPT_TCAR1", 0x4903c050},
	{"GPT_TSICR", 0x4903c054},
	{"GPT_TCAR2", 0x4903c058},
};
void omap4_regdump_gptimer7_l3interconnect(void) {
	pr_info("gptimer7_l3interconnect:\n");
	regdump(regdata_gptimer7_l3interconnect, ARRAY_SIZE(regdata_gptimer7_l3interconnect));
}

const struct reginfo regdata_gptimer8_l3interconnect[] = {
	{"GPT_TIDR", 0x4903e000},
	{"GPT_TIOCP_CFG", 0x4903e010},
	{"GPT_IRQSTATUS_RAW", 0x4903e024},
	{"GPT_IRQSTATUS", 0x4903e028},
	{"GPT_IRQENABLE_SET", 0x4903e02c},
	{"GPT_IRQENABLE_CLR", 0x4903e030},
	{"GPT_IRQWAKEEN", 0x4903e034},
	{"GPT_TCLR", 0x4903e038},
	{"GPT_TCRR", 0x4903e03c},
	{"GPT_TLDR", 0x4903e040},
	{"GPT_TTGR", 0x4903e044},
	{"GPT_TWPS", 0x4903e048},
	{"GPT_TMAR", 0x4903e04c},
	{"GPT_TCAR1", 0x4903e050},
	{"GPT_TSICR", 0x4903e054},
	{"GPT_TCAR2", 0x4903e058},
};
void omap4_regdump_gptimer8_l3interconnect(void) {
	pr_info("gptimer8_l3interconnect:\n");
	regdump(regdata_gptimer8_l3interconnect, ARRAY_SIZE(regdata_gptimer8_l3interconnect));
}

const struct reginfo regdata_gptimer2_l4interconnect[] = {
	{"GPT_TIDR", 0x48032000},
	{"GPT1MS_TIOCP_CFG", 0x48032010},
	{"GPT_TISTAT", 0x48032014},
	{"GPT_TISR", 0x48032018},
	{"GPT_TIER", 0x4803201c},
	{"GPT_TWER", 0x48032020},
	{"GPT_TCLR", 0x48032024},
	{"GPT_TCRR", 0x48032028},
	{"GPT_TLDR", 0x4803202c},
	{"GPT_TTGR", 0x48032030},
	{"GPT_TWPS", 0x48032034},
	{"GPT_TMAR", 0x48032038},
	{"GPT_TCAR1", 0x4803203c},
	{"GPT_TSICR", 0x48032040},
	{"GPT_TCAR2", 0x48032044},
	{"GPT_TPIR", 0x48032048},
	{"GPT_TNIR", 0x4803204c},
	{"GPT_TCVR", 0x48032050},
	{"GPT_TOCR", 0x48032054},
	{"GPT_TOWR", 0x48032058},
};
void omap4_regdump_gptimer2_l4interconnect(void) {
	pr_info("gptimer2_l4interconnect:\n");
	regdump(regdata_gptimer2_l4interconnect, ARRAY_SIZE(regdata_gptimer2_l4interconnect));
}

const struct reginfo regdata_gptimer10_l4interconnect[] = {
	{"GPT_TIDR", 0x48086000},
	{"GPT1MS_TIOCP_CFG", 0x48086010},
	{"GPT_TISTAT", 0x48086014},
	{"GPT_TISR", 0x48086018},
	{"GPT_TIER", 0x4808601c},
	{"GPT_TWER", 0x48086020},
	{"GPT_TCLR", 0x48086024},
	{"GPT_TCRR", 0x48086028},
	{"GPT_TLDR", 0x4808602c},
	{"GPT_TTGR", 0x48086030},
	{"GPT_TWPS", 0x48086034},
	{"GPT_TMAR", 0x48086038},
	{"GPT_TCAR1", 0x4808603c},
	{"GPT_TSICR", 0x48086040},
	{"GPT_TCAR2", 0x48086044},
	{"GPT_TPIR", 0x48086048},
	{"GPT_TNIR", 0x4808604c},
	{"GPT_TCVR", 0x48086050},
	{"GPT_TOCR", 0x48086054},
	{"GPT_TOWR", 0x48086058},
};
void omap4_regdump_gptimer10_l4interconnect(void) {
	pr_info("gptimer10_l4interconnect:\n");
	regdump(regdata_gptimer10_l4interconnect, ARRAY_SIZE(regdata_gptimer10_l4interconnect));
}

const struct reginfo regdata_gptimer1_l4interconnect[] = {
	{"GPT_TIDR", 0x4a318000},
	{"GPT1MS_TIOCP_CFG", 0x4a318010},
	{"GPT_TISTAT", 0x4a318014},
	{"GPT_TISR", 0x4a318018},
	{"GPT_TIER", 0x4a31801c},
	{"GPT_TWER", 0x4a318020},
	{"GPT_TCLR", 0x4a318024},
	{"GPT_TCRR", 0x4a318028},
	{"GPT_TLDR", 0x4a31802c},
	{"GPT_TTGR", 0x4a318030},
	{"GPT_TWPS", 0x4a318034},
	{"GPT_TMAR", 0x4a318038},
	{"GPT_TCAR1", 0x4a31803c},
	{"GPT_TSICR", 0x4a318040},
	{"GPT_TCAR2", 0x4a318044},
	{"GPT_TPIR", 0x4a318048},
	{"GPT_TNIR", 0x4a31804c},
	{"GPT_TCVR", 0x4a318050},
	{"GPT_TOCR", 0x4a318054},
	{"GPT_TOWR", 0x4a318058},
};
void omap4_regdump_gptimer1_l4interconnect(void) {
	pr_info("gptimer1_l4interconnect:\n");
	regdump(regdata_gptimer1_l4interconnect, ARRAY_SIZE(regdata_gptimer1_l4interconnect));
}

const struct reginfo regdata_wdtimer3_dsp[] = {
	{"WDT_WIDR", 0x01d30000},
	{"WDT_WDSC", 0x01d30010},
	{"WDT_WDST", 0x01d30014},
	{"WDT_WISR", 0x01d30018},
	{"WDT_WIER", 0x01d3001c},
	{"WDT_WWER", 0x01d30020},
	{"WDT_WCLR", 0x01d30024},
	{"WDT_WCRR", 0x01d30028},
	{"WDT_WLDR", 0x01d3002c},
	{"WDT_WTGR", 0x01d30030},
	{"WDT_WWPS", 0x01d30034},
	{"WDT_WDLY", 0x01d30044},
	{"WDT_WSPR", 0x01d30048},
	{"WDT_WIRQSTATRAW", 0x01d30054},
	{"WDT_WIRQSTAT", 0x01d30058},
	{"WDT_WIRQENSET", 0x01d3005c},
	{"WDT_WIRQENCLR", 0x01d30060},
	{"WDT_WIRQWAKEEN", 0x01d30064},
};
void omap4_regdump_wdtimer3_dsp(void) {
	pr_info("wdtimer3_dsp:\n");
	regdump(regdata_wdtimer3_dsp, ARRAY_SIZE(regdata_wdtimer3_dsp));
}

const struct reginfo regdata_wdtimer3_cortex_a9[] = {
	{"WDT_WIDR", 0x40130000},
	{"WDT_WDSC", 0x40130010},
	{"WDT_WDST", 0x40130014},
	{"WDT_WISR", 0x40130018},
	{"WDT_WIER", 0x4013001c},
	{"WDT_WWER", 0x40130020},
	{"WDT_WCLR", 0x40130024},
	{"WDT_WCRR", 0x40130028},
	{"WDT_WLDR", 0x4013002c},
	{"WDT_WTGR", 0x40130030},
	{"WDT_WWPS", 0x40130034},
	{"WDT_WDLY", 0x40130044},
	{"WDT_WSPR", 0x40130048},
	{"WDT_WIRQSTATRAW", 0x40130054},
	{"WDT_WIRQSTAT", 0x40130058},
	{"WDT_WIRQENSET", 0x4013005c},
	{"WDT_WIRQENCLR", 0x40130060},
	{"WDT_WIRQWAKEEN", 0x40130064},
};
void omap4_regdump_wdtimer3_cortex_a9(void) {
	pr_info("wdtimer3_cortex_a9:\n");
	regdump(regdata_wdtimer3_cortex_a9, ARRAY_SIZE(regdata_wdtimer3_cortex_a9));
}

const struct reginfo regdata_wdtimer3_l3interconnect[] = {
	{"WDT_WIDR", 0x49030000},
	{"WDT_WDSC", 0x49030010},
	{"WDT_WDST", 0x49030014},
	{"WDT_WISR", 0x49030018},
	{"WDT_WIER", 0x4903001c},
	{"WDT_WWER", 0x49030020},
	{"WDT_WCLR", 0x49030024},
	{"WDT_WCRR", 0x49030028},
	{"WDT_WLDR", 0x4903002c},
	{"WDT_WTGR", 0x49030030},
	{"WDT_WWPS", 0x49030034},
	{"WDT_WDLY", 0x49030044},
	{"WDT_WSPR", 0x49030048},
	{"WDT_WIRQSTATRAW", 0x49030054},
	{"WDT_WIRQSTAT", 0x49030058},
	{"WDT_WIRQENSET", 0x4903005c},
	{"WDT_WIRQENCLR", 0x49030060},
	{"WDT_WIRQWAKEEN", 0x49030064},
};
void omap4_regdump_wdtimer3_l3interconnect(void) {
	pr_info("wdtimer3_l3interconnect:\n");
	regdump(regdata_wdtimer3_l3interconnect, ARRAY_SIZE(regdata_wdtimer3_l3interconnect));
}

const struct reginfo regdata_wdtimer2_l4interconnect[] = {
	{"WDT_WIDR", 0x4a314000},
	{"WDT_WDSC", 0x4a314010},
	{"WDT_WDST", 0x4a314014},
	{"WDT_WISR", 0x4a314018},
	{"WDT_WIER", 0x4a31401c},
	{"WDT_WWER", 0x4a314020},
	{"WDT_WCLR", 0x4a314024},
	{"WDT_WCRR", 0x4a314028},
	{"WDT_WLDR", 0x4a31402c},
	{"WDT_WTGR", 0x4a314030},
	{"WDT_WWPS", 0x4a314034},
	{"WDT_WDLY", 0x4a314044},
	{"WDT_WSPR", 0x4a314048},
	{"WDT_WIRQSTATRAW", 0x4a314054},
	{"WDT_WIRQSTAT", 0x4a314058},
	{"WDT_WIRQENSET", 0x4a31405c},
	{"WDT_WIRQENCLR", 0x4a314060},
	{"WDT_WIRQWAKEEN", 0x4a314064},
};
void omap4_regdump_wdtimer2_l4interconnect(void) {
	pr_info("wdtimer2_l4interconnect:\n");
	regdump(regdata_wdtimer2_l4interconnect, ARRAY_SIZE(regdata_wdtimer2_l4interconnect));
}

const struct reginfo regdata__32ktimer[] = {
	{"32KSYNCNT_REV", 0x4a304000},
	{"32KSYNCNT_SYSCONFIG", 0x4a304004},
	{"32KSYNCNT_CR", 0x4a304010},
};
void omap4_regdump__32ktimer(void) {
	pr_info("_32ktimer:\n");
	regdump(regdata__32ktimer, ARRAY_SIZE(regdata__32ktimer));
}

const struct reginfo regdata_ohci[] = {
	{"HCREVISION", 0x4a064800},
	{"HCCONTROL", 0x4a064804},
	{"HCCOMMANDSTATUS", 0x4a064808},
	{"HCINTERRUPTSTATUS", 0x4a06480c},
	{"HCINTERRUPTENABLE", 0x4a064810},
	{"HCINTERRUPTDISABLE", 0x4a064814},
	{"HCHCCA", 0x4a064818},
	{"HCPERIODCURRENTED", 0x4a06481c},
	{"HCCONTROLHEADED", 0x4a064820},
	{"HCCONTROLCURRENTED", 0x4a064824},
	{"HCBULKHEADED", 0x4a064828},
	{"HCBULKCURRENTED", 0x4a06482c},
	{"HCDONEHEAD", 0x4a064830},
	{"HCFMINTERVAL", 0x4a064834},
	{"HCFMREMAINING", 0x4a064838},
	{"HCFMNUMBER", 0x4a06483c},
	{"HCPERIODICSTART", 0x4a064840},
	{"HCLSTHRESHOLD", 0x4a064844},
	{"HCRHDESCRIPTORA", 0x4a064848},
	{"HCRHDESCRIPTORB", 0x4a06484c},
	{"HCRHSTATUS", 0x4a064850},
	{"HCRHPORTSTATUS_1", 0x4a064854},
	{"HCRHPORTSTATUS_2", 0x4a064858},
};
void omap4_regdump_ohci(void) {
	pr_info("ohci:\n");
	regdump(regdata_ohci, ARRAY_SIZE(regdata_ohci));
}

const struct reginfo regdata_ehci[] = {
	{"HCCAPBASE", 0x4a064c00},
	{"HCSPARAMS", 0x4a064c04},
	{"HCCPARAMS", 0x4a064c08},
	{"USBCMD", 0x4a064c10},
	{"USBSTS", 0x4a064c14},
	{"USBINTR", 0x4a064c18},
	{"FRINDEX", 0x4a064c1c},
	{"CTRLDSSEGMENT", 0x4a064c20},
	{"PERIODICLISTBASE", 0x4a064c24},
	{"ASYNCLISTADDR", 0x4a064c28},
	{"CONFIGFLAG", 0x4a064c50},
	{"INSNREG00", 0x4a064c90},
	{"INSNREG01", 0x4a064c94},
	{"INSNREG02", 0x4a064c98},
	{"INSNREG03", 0x4a064c9c},
	{"INSNREG04", 0x4a064ca0},
	{"INSNREG05_ULPI", 0x4a064ca4},
	{"INSNREG05_UTMI", 0x4a064ca4},
	{"INSNREG06", 0x4a064ca8},
	{"INSNREG07", 0x4a064cac},
	{"INSNREG08", 0x4a064cb0},
};
void omap4_regdump_ehci(void) {
	pr_info("ehci:\n");
	regdump(regdata_ehci, ARRAY_SIZE(regdata_ehci));
	omap4_regdump_ehci_channel_0();
}

const struct reginfo regdata_ehci_channel_0[] = {
	{"PORTSC_i_0", 0x4a064c54},
	{"PORTSC_i_1", 0x4a064c58},
	{"PORTSC_i_2", 0x4a064c5c},
};
void omap4_regdump_ehci_channel_0(void) {
	pr_info("ehci_channel_0:\n");
	regdump(regdata_ehci_channel_0, ARRAY_SIZE(regdata_ehci_channel_0));
}

const struct reginfo regdata_hsusbhost[] = {
	{"UHH_REVISION", 0x4a064000},
	{"UHH_HWINFO", 0x4a064004},
	{"UHH_SYSCONFIG", 0x4a064010},
	{"UHH_SYSSTATUS", 0x4a064014},
	{"UHH_HOSTCONFIG", 0x4a064040},
	{"UHH_DEBUG_CSR", 0x4a064044},
};
void omap4_regdump_hsusbhost(void) {
	pr_info("hsusbhost:\n");
	regdump(regdata_hsusbhost, ARRAY_SIZE(regdata_hsusbhost));
	omap4_regdump_hsusbhost_channel_0();
}

const struct reginfo regdata_hsusbhost_channel_0[] = {
	{"UHH_SAR_CNTX_i_0", 0x4a064100},
	{"UHH_SAR_CNTX_i_1", 0x4a064104},
	{"UHH_SAR_CNTX_i_2", 0x4a064108},
	{"UHH_SAR_CNTX_i_3", 0x4a06410c},
	{"UHH_SAR_CNTX_i_4", 0x4a064110},
	{"UHH_SAR_CNTX_i_5", 0x4a064114},
	{"UHH_SAR_CNTX_i_6", 0x4a064118},
	{"UHH_SAR_CNTX_i_7", 0x4a06411c},
	{"UHH_SAR_CNTX_i_8", 0x4a064120},
	{"UHH_SAR_CNTX_i_9", 0x4a064124},
	{"UHH_SAR_CNTX_i_10", 0x4a064128},
	{"UHH_SAR_CNTX_i_11", 0x4a06412c},
	{"UHH_SAR_CNTX_i_12", 0x4a064130},
	{"UHH_SAR_CNTX_i_13", 0x4a064134},
	{"UHH_SAR_CNTX_i_14", 0x4a064138},
	{"UHH_SAR_CNTX_i_15", 0x4a06413c},
	{"UHH_SAR_CNTX_i_16", 0x4a064140},
	{"UHH_SAR_CNTX_i_17", 0x4a064144},
	{"UHH_SAR_CNTX_i_18", 0x4a064148},
	{"UHH_SAR_CNTX_i_19", 0x4a06414c},
	{"UHH_SAR_CNTX_i_20", 0x4a064150},
	{"UHH_SAR_CNTX_i_21", 0x4a064154},
	{"UHH_SAR_CNTX_i_22", 0x4a064158},
	{"UHH_SAR_CNTX_i_23", 0x4a06415c},
	{"UHH_SAR_CNTX_i_24", 0x4a064160},
	{"UHH_SAR_CNTX_i_25", 0x4a064164},
	{"UHH_SAR_CNTX_i_26", 0x4a064168},
	{"UHH_SAR_CNTX_i_27", 0x4a06416c},
	{"UHH_SAR_CNTX_i_28", 0x4a064170},
	{"UHH_SAR_CNTX_i_29", 0x4a064174},
	{"UHH_SAR_CNTX_i_30", 0x4a064178},
	{"UHH_SAR_CNTX_i_31", 0x4a06417c},
	{"UHH_SAR_CNTX_i_32", 0x4a064180},
	{"UHH_SAR_CNTX_i_33", 0x4a064184},
	{"UHH_SAR_CNTX_i_34", 0x4a064188},
	{"UHH_SAR_CNTX_i_35", 0x4a06418c},
	{"UHH_SAR_CNTX_i_36", 0x4a064190},
	{"UHH_SAR_CNTX_i_37", 0x4a064194},
	{"UHH_SAR_CNTX_i_38", 0x4a064198},
	{"UHH_SAR_CNTX_i_39", 0x4a06419c},
	{"UHH_SAR_CNTX_i_40", 0x4a0641a0},
	{"UHH_SAR_CNTX_i_41", 0x4a0641a4},
	{"UHH_SAR_CNTX_i_42", 0x4a0641a8},
	{"UHH_SAR_CNTX_i_43", 0x4a0641ac},
	{"UHH_SAR_CNTX_i_44", 0x4a0641b0},
	{"UHH_SAR_CNTX_i_45", 0x4a0641b4},
	{"UHH_SAR_CNTX_i_46", 0x4a0641b8},
	{"UHH_SAR_CNTX_i_47", 0x4a0641bc},
	{"UHH_SAR_CNTX_i_48", 0x4a0641c0},
	{"UHH_SAR_CNTX_i_49", 0x4a0641c4},
	{"UHH_SAR_CNTX_i_50", 0x4a0641c8},
	{"UHH_SAR_CNTX_i_51", 0x4a0641cc},
	{"UHH_SAR_CNTX_i_52", 0x4a0641d0},
	{"UHH_SAR_CNTX_i_53", 0x4a0641d4},
	{"UHH_SAR_CNTX_i_54", 0x4a0641d8},
	{"UHH_SAR_CNTX_i_55", 0x4a0641dc},
	{"UHH_SAR_CNTX_i_56", 0x4a0641e0},
	{"UHH_SAR_CNTX_i_57", 0x4a0641e4},
	{"UHH_SAR_CNTX_i_58", 0x4a0641e8},
	{"UHH_SAR_CNTX_i_59", 0x4a0641ec},
	{"UHH_SAR_CNTX_i_60", 0x4a0641f0},
	{"UHH_SAR_CNTX_i_61", 0x4a0641f4},
	{"UHH_SAR_CNTX_i_62", 0x4a0641f8},
	{"UHH_SAR_CNTX_i_63", 0x4a0641fc},
	{"UHH_SAR_CNTX_i_64", 0x4a064200},
	{"UHH_SAR_CNTX_i_65", 0x4a064204},
	{"UHH_SAR_CNTX_i_66", 0x4a064208},
	{"UHH_SAR_CNTX_i_67", 0x4a06420c},
	{"UHH_SAR_CNTX_i_68", 0x4a064210},
	{"UHH_SAR_CNTX_i_69", 0x4a064214},
	{"UHH_SAR_CNTX_i_70", 0x4a064218},
	{"UHH_SAR_CNTX_i_71", 0x4a06421c},
	{"UHH_SAR_CNTX_i_72", 0x4a064220},
	{"UHH_SAR_CNTX_i_73", 0x4a064224},
	{"UHH_SAR_CNTX_i_74", 0x4a064228},
	{"UHH_SAR_CNTX_i_75", 0x4a06422c},
	{"UHH_SAR_CNTX_i_76", 0x4a064230},
	{"UHH_SAR_CNTX_i_77", 0x4a064234},
	{"UHH_SAR_CNTX_i_78", 0x4a064238},
	{"UHH_SAR_CNTX_i_79", 0x4a06423c},
	{"UHH_SAR_CNTX_i_80", 0x4a064240},
	{"UHH_SAR_CNTX_i_81", 0x4a064244},
	{"UHH_SAR_CNTX_i_82", 0x4a064248},
	{"UHH_SAR_CNTX_i_83", 0x4a06424c},
	{"UHH_SAR_CNTX_i_84", 0x4a064250},
	{"UHH_SAR_CNTX_i_85", 0x4a064254},
	{"UHH_SAR_CNTX_i_86", 0x4a064258},
	{"UHH_SAR_CNTX_i_87", 0x4a06425c},
	{"UHH_SAR_CNTX_i_88", 0x4a064260},
	{"UHH_SAR_CNTX_i_89", 0x4a064264},
	{"UHH_SAR_CNTX_i_90", 0x4a064268},
	{"UHH_SAR_CNTX_i_91", 0x4a06426c},
	{"UHH_SAR_CNTX_i_92", 0x4a064270},
	{"UHH_SAR_CNTX_i_93", 0x4a064274},
	{"UHH_SAR_CNTX_i_94", 0x4a064278},
	{"UHH_SAR_CNTX_i_95", 0x4a06427c},
	{"UHH_SAR_CNTX_i_96", 0x4a064280},
	{"UHH_SAR_CNTX_i_97", 0x4a064284},
	{"UHH_SAR_CNTX_i_98", 0x4a064288},
	{"UHH_SAR_CNTX_i_99", 0x4a06428c},
	{"UHH_SAR_CNTX_i_100", 0x4a064290},
	{"UHH_SAR_CNTX_i_101", 0x4a064294},
	{"UHH_SAR_CNTX_i_102", 0x4a064298},
	{"UHH_SAR_CNTX_i_103", 0x4a06429c},
	{"UHH_SAR_CNTX_i_104", 0x4a0642a0},
	{"UHH_SAR_CNTX_i_105", 0x4a0642a4},
	{"UHH_SAR_CNTX_i_106", 0x4a0642a8},
	{"UHH_SAR_CNTX_i_107", 0x4a0642ac},
	{"UHH_SAR_CNTX_i_108", 0x4a0642b0},
	{"UHH_SAR_CNTX_i_109", 0x4a0642b4},
	{"UHH_SAR_CNTX_i_110", 0x4a0642b8},
	{"UHH_SAR_CNTX_i_111", 0x4a0642bc},
	{"UHH_SAR_CNTX_i_112", 0x4a0642c0},
	{"UHH_SAR_CNTX_i_113", 0x4a0642c4},
	{"UHH_SAR_CNTX_i_114", 0x4a0642c8},
	{"UHH_SAR_CNTX_i_115", 0x4a0642cc},
	{"UHH_SAR_CNTX_i_116", 0x4a0642d0},
	{"UHH_SAR_CNTX_i_117", 0x4a0642d4},
	{"UHH_SAR_CNTX_i_118", 0x4a0642d8},
	{"UHH_SAR_CNTX_i_119", 0x4a0642dc},
	{"UHH_SAR_CNTX_i_120", 0x4a0642e0},
	{"UHH_SAR_CNTX_i_121", 0x4a0642e4},
	{"UHH_SAR_CNTX_i_122", 0x4a0642e8},
	{"UHH_SAR_CNTX_i_123", 0x4a0642ec},
	{"UHH_SAR_CNTX_i_124", 0x4a0642f0},
	{"UHH_SAR_CNTX_i_125", 0x4a0642f4},
	{"UHH_SAR_CNTX_i_126", 0x4a0642f8},
	{"UHH_SAR_CNTX_i_127", 0x4a0642fc},
	{"UHH_SAR_CNTX_i_128", 0x4a064300},
	{"UHH_SAR_CNTX_i_129", 0x4a064304},
	{"UHH_SAR_CNTX_i_130", 0x4a064308},
	{"UHH_SAR_CNTX_i_131", 0x4a06430c},
	{"UHH_SAR_CNTX_i_132", 0x4a064310},
	{"UHH_SAR_CNTX_i_133", 0x4a064314},
	{"UHH_SAR_CNTX_i_134", 0x4a064318},
	{"UHH_SAR_CNTX_i_135", 0x4a06431c},
	{"UHH_SAR_CNTX_i_136", 0x4a064320},
	{"UHH_SAR_CNTX_i_137", 0x4a064324},
	{"UHH_SAR_CNTX_i_138", 0x4a064328},
	{"UHH_SAR_CNTX_i_139", 0x4a06432c},
	{"UHH_SAR_CNTX_i_140", 0x4a064330},
	{"UHH_SAR_CNTX_i_141", 0x4a064334},
	{"UHH_SAR_CNTX_i_142", 0x4a064338},
	{"UHH_SAR_CNTX_i_143", 0x4a06433c},
	{"UHH_SAR_CNTX_i_144", 0x4a064340},
	{"UHH_SAR_CNTX_i_145", 0x4a064344},
	{"UHH_SAR_CNTX_i_146", 0x4a064348},
	{"UHH_SAR_CNTX_i_147", 0x4a06434c},
	{"UHH_SAR_CNTX_i_148", 0x4a064350},
	{"UHH_SAR_CNTX_i_149", 0x4a064354},
	{"UHH_SAR_CNTX_i_150", 0x4a064358},
	{"UHH_SAR_CNTX_i_151", 0x4a06435c},
	{"UHH_SAR_CNTX_i_152", 0x4a064360},
	{"UHH_SAR_CNTX_i_153", 0x4a064364},
	{"UHH_SAR_CNTX_i_154", 0x4a064368},
	{"UHH_SAR_CNTX_i_155", 0x4a06436c},
	{"UHH_SAR_CNTX_i_156", 0x4a064370},
	{"UHH_SAR_CNTX_i_157", 0x4a064374},
	{"UHH_SAR_CNTX_i_158", 0x4a064378},
	{"UHH_SAR_CNTX_i_159", 0x4a06437c},
	{"UHH_SAR_CNTX_i_160", 0x4a064380},
	{"UHH_SAR_CNTX_i_161", 0x4a064384},
	{"UHH_SAR_CNTX_i_162", 0x4a064388},
	{"UHH_SAR_CNTX_i_163", 0x4a06438c},
	{"UHH_SAR_CNTX_i_164", 0x4a064390},
	{"UHH_SAR_CNTX_i_165", 0x4a064394},
	{"UHH_SAR_CNTX_i_166", 0x4a064398},
	{"UHH_SAR_CNTX_i_167", 0x4a06439c},
	{"UHH_SAR_CNTX_i_168", 0x4a0643a0},
	{"UHH_SAR_CNTX_i_169", 0x4a0643a4},
	{"UHH_SAR_CNTX_i_170", 0x4a0643a8},
	{"UHH_SAR_CNTX_i_171", 0x4a0643ac},
	{"UHH_SAR_CNTX_i_172", 0x4a0643b0},
	{"UHH_SAR_CNTX_i_173", 0x4a0643b4},
	{"UHH_SAR_CNTX_i_174", 0x4a0643b8},
	{"UHH_SAR_CNTX_i_175", 0x4a0643bc},
	{"UHH_SAR_CNTX_i_176", 0x4a0643c0},
	{"UHH_SAR_CNTX_i_177", 0x4a0643c4},
	{"UHH_SAR_CNTX_i_178", 0x4a0643c8},
	{"UHH_SAR_CNTX_i_179", 0x4a0643cc},
	{"UHH_SAR_CNTX_i_180", 0x4a0643d0},
	{"UHH_SAR_CNTX_i_181", 0x4a0643d4},
	{"UHH_SAR_CNTX_i_182", 0x4a0643d8},
	{"UHH_SAR_CNTX_i_183", 0x4a0643dc},
	{"UHH_SAR_CNTX_i_184", 0x4a0643e0},
	{"UHH_SAR_CNTX_i_185", 0x4a0643e4},
	{"UHH_SAR_CNTX_i_186", 0x4a0643e8},
	{"UHH_SAR_CNTX_i_187", 0x4a0643ec},
	{"UHH_SAR_CNTX_i_188", 0x4a0643f0},
	{"UHH_SAR_CNTX_i_189", 0x4a0643f4},
	{"UHH_SAR_CNTX_i_190", 0x4a0643f8},
	{"UHH_SAR_CNTX_i_191", 0x4a0643fc},
	{"UHH_SAR_CNTX_i_192", 0x4a064400},
	{"UHH_SAR_CNTX_i_193", 0x4a064404},
	{"UHH_SAR_CNTX_i_194", 0x4a064408},
	{"UHH_SAR_CNTX_i_195", 0x4a06440c},
	{"UHH_SAR_CNTX_i_196", 0x4a064410},
	{"UHH_SAR_CNTX_i_197", 0x4a064414},
	{"UHH_SAR_CNTX_i_198", 0x4a064418},
	{"UHH_SAR_CNTX_i_199", 0x4a06441c},
	{"UHH_SAR_CNTX_i_200", 0x4a064420},
	{"UHH_SAR_CNTX_i_201", 0x4a064424},
	{"UHH_SAR_CNTX_i_202", 0x4a064428},
	{"UHH_SAR_CNTX_i_203", 0x4a06442c},
	{"UHH_SAR_CNTX_i_204", 0x4a064430},
	{"UHH_SAR_CNTX_i_205", 0x4a064434},
	{"UHH_SAR_CNTX_i_206", 0x4a064438},
	{"UHH_SAR_CNTX_i_207", 0x4a06443c},
	{"UHH_SAR_CNTX_i_208", 0x4a064440},
	{"UHH_SAR_CNTX_i_209", 0x4a064444},
	{"UHH_SAR_CNTX_i_210", 0x4a064448},
	{"UHH_SAR_CNTX_i_211", 0x4a06444c},
	{"UHH_SAR_CNTX_i_212", 0x4a064450},
	{"UHH_SAR_CNTX_i_213", 0x4a064454},
	{"UHH_SAR_CNTX_i_214", 0x4a064458},
	{"UHH_SAR_CNTX_i_215", 0x4a06445c},
	{"UHH_SAR_CNTX_i_216", 0x4a064460},
	{"UHH_SAR_CNTX_i_217", 0x4a064464},
	{"UHH_SAR_CNTX_i_218", 0x4a064468},
	{"UHH_SAR_CNTX_i_219", 0x4a06446c},
	{"UHH_SAR_CNTX_i_220", 0x4a064470},
	{"UHH_SAR_CNTX_i_221", 0x4a064474},
	{"UHH_SAR_CNTX_i_222", 0x4a064478},
	{"UHH_SAR_CNTX_i_223", 0x4a06447c},
	{"UHH_SAR_CNTX_i_224", 0x4a064480},
	{"UHH_SAR_CNTX_i_225", 0x4a064484},
	{"UHH_SAR_CNTX_i_226", 0x4a064488},
	{"UHH_SAR_CNTX_i_227", 0x4a06448c},
	{"UHH_SAR_CNTX_i_228", 0x4a064490},
	{"UHH_SAR_CNTX_i_229", 0x4a064494},
	{"UHH_SAR_CNTX_i_230", 0x4a064498},
	{"UHH_SAR_CNTX_i_231", 0x4a06449c},
	{"UHH_SAR_CNTX_i_232", 0x4a0644a0},
	{"UHH_SAR_CNTX_i_233", 0x4a0644a4},
	{"UHH_SAR_CNTX_i_234", 0x4a0644a8},
	{"UHH_SAR_CNTX_i_235", 0x4a0644ac},
	{"UHH_SAR_CNTX_i_236", 0x4a0644b0},
	{"UHH_SAR_CNTX_i_237", 0x4a0644b4},
	{"UHH_SAR_CNTX_i_238", 0x4a0644b8},
	{"UHH_SAR_CNTX_i_239", 0x4a0644bc},
	{"UHH_SAR_CNTX_i_240", 0x4a0644c0},
	{"UHH_SAR_CNTX_i_241", 0x4a0644c4},
	{"UHH_SAR_CNTX_i_242", 0x4a0644c8},
	{"UHH_SAR_CNTX_i_243", 0x4a0644cc},
	{"UHH_SAR_CNTX_i_244", 0x4a0644d0},
	{"UHH_SAR_CNTX_i_245", 0x4a0644d4},
	{"UHH_SAR_CNTX_i_246", 0x4a0644d8},
	{"UHH_SAR_CNTX_i_247", 0x4a0644dc},
	{"UHH_SAR_CNTX_i_248", 0x4a0644e0},
	{"UHH_SAR_CNTX_i_249", 0x4a0644e4},
	{"UHH_SAR_CNTX_i_250", 0x4a0644e8},
	{"UHH_SAR_CNTX_i_251", 0x4a0644ec},
	{"UHH_SAR_CNTX_i_252", 0x4a0644f0},
	{"UHH_SAR_CNTX_i_253", 0x4a0644f4},
	{"UHH_SAR_CNTX_i_254", 0x4a0644f8},
	{"UHH_SAR_CNTX_i_255", 0x4a0644fc},
	{"UHH_SAR_CNTX_i_256", 0x4a064500},
	{"UHH_SAR_CNTX_i_257", 0x4a064504},
	{"UHH_SAR_CNTX_i_258", 0x4a064508},
	{"UHH_SAR_CNTX_i_259", 0x4a06450c},
	{"UHH_SAR_CNTX_i_260", 0x4a064510},
	{"UHH_SAR_CNTX_i_261", 0x4a064514},
	{"UHH_SAR_CNTX_i_262", 0x4a064518},
	{"UHH_SAR_CNTX_i_263", 0x4a06451c},
	{"UHH_SAR_CNTX_i_264", 0x4a064520},
	{"UHH_SAR_CNTX_i_265", 0x4a064524},
	{"UHH_SAR_CNTX_i_266", 0x4a064528},
	{"UHH_SAR_CNTX_i_267", 0x4a06452c},
	{"UHH_SAR_CNTX_i_268", 0x4a064530},
	{"UHH_SAR_CNTX_i_269", 0x4a064534},
	{"UHH_SAR_CNTX_i_270", 0x4a064538},
	{"UHH_SAR_CNTX_i_271", 0x4a06453c},
	{"UHH_SAR_CNTX_i_272", 0x4a064540},
	{"UHH_SAR_CNTX_i_273", 0x4a064544},
	{"UHH_SAR_CNTX_i_274", 0x4a064548},
	{"UHH_SAR_CNTX_i_275", 0x4a06454c},
	{"UHH_SAR_CNTX_i_276", 0x4a064550},
	{"UHH_SAR_CNTX_i_277", 0x4a064554},
	{"UHH_SAR_CNTX_i_278", 0x4a064558},
	{"UHH_SAR_CNTX_i_279", 0x4a06455c},
	{"UHH_SAR_CNTX_i_280", 0x4a064560},
	{"UHH_SAR_CNTX_i_281", 0x4a064564},
	{"UHH_SAR_CNTX_i_282", 0x4a064568},
	{"UHH_SAR_CNTX_i_283", 0x4a06456c},
	{"UHH_SAR_CNTX_i_284", 0x4a064570},
	{"UHH_SAR_CNTX_i_285", 0x4a064574},
	{"UHH_SAR_CNTX_i_286", 0x4a064578},
	{"UHH_SAR_CNTX_i_287", 0x4a06457c},
	{"UHH_SAR_CNTX_i_288", 0x4a064580},
	{"UHH_SAR_CNTX_i_289", 0x4a064584},
	{"UHH_SAR_CNTX_i_290", 0x4a064588},
	{"UHH_SAR_CNTX_i_291", 0x4a06458c},
	{"UHH_SAR_CNTX_i_292", 0x4a064590},
	{"UHH_SAR_CNTX_i_293", 0x4a064594},
	{"UHH_SAR_CNTX_i_294", 0x4a064598},
	{"UHH_SAR_CNTX_i_295", 0x4a06459c},
	{"UHH_SAR_CNTX_i_296", 0x4a0645a0},
	{"UHH_SAR_CNTX_i_297", 0x4a0645a4},
	{"UHH_SAR_CNTX_i_298", 0x4a0645a8},
	{"UHH_SAR_CNTX_i_299", 0x4a0645ac},
	{"UHH_SAR_CNTX_i_300", 0x4a0645b0},
	{"UHH_SAR_CNTX_i_301", 0x4a0645b4},
	{"UHH_SAR_CNTX_i_302", 0x4a0645b8},
	{"UHH_SAR_CNTX_i_303", 0x4a0645bc},
	{"UHH_SAR_CNTX_i_304", 0x4a0645c0},
	{"UHH_SAR_CNTX_i_305", 0x4a0645c4},
	{"UHH_SAR_CNTX_i_306", 0x4a0645c8},
	{"UHH_SAR_CNTX_i_307", 0x4a0645cc},
	{"UHH_SAR_CNTX_i_308", 0x4a0645d0},
	{"UHH_SAR_CNTX_i_309", 0x4a0645d4},
	{"UHH_SAR_CNTX_i_310", 0x4a0645d8},
	{"UHH_SAR_CNTX_i_311", 0x4a0645dc},
	{"UHH_SAR_CNTX_i_312", 0x4a0645e0},
	{"UHH_SAR_CNTX_i_313", 0x4a0645e4},
	{"UHH_SAR_CNTX_i_314", 0x4a0645e8},
	{"UHH_SAR_CNTX_i_315", 0x4a0645ec},
	{"UHH_SAR_CNTX_i_316", 0x4a0645f0},
	{"UHH_SAR_CNTX_i_317", 0x4a0645f4},
	{"UHH_SAR_CNTX_i_318", 0x4a0645f8},
	{"UHH_SAR_CNTX_i_319", 0x4a0645fc},
	{"UHH_SAR_CNTX_i_320", 0x4a064600},
	{"UHH_SAR_CNTX_i_321", 0x4a064604},
	{"UHH_SAR_CNTX_i_322", 0x4a064608},
	{"UHH_SAR_CNTX_i_323", 0x4a06460c},
	{"UHH_SAR_CNTX_i_324", 0x4a064610},
	{"UHH_SAR_CNTX_i_325", 0x4a064614},
	{"UHH_SAR_CNTX_i_326", 0x4a064618},
	{"UHH_SAR_CNTX_i_327", 0x4a06461c},
	{"UHH_SAR_CNTX_i_328", 0x4a064620},
	{"UHH_SAR_CNTX_i_329", 0x4a064624},
	{"UHH_SAR_CNTX_i_330", 0x4a064628},
	{"UHH_SAR_CNTX_i_331", 0x4a06462c},
	{"UHH_SAR_CNTX_i_332", 0x4a064630},
	{"UHH_SAR_CNTX_i_333", 0x4a064634},
	{"UHH_SAR_CNTX_i_334", 0x4a064638},
	{"UHH_SAR_CNTX_i_335", 0x4a06463c},
	{"UHH_SAR_CNTX_i_336", 0x4a064640},
	{"UHH_SAR_CNTX_i_337", 0x4a064644},
	{"UHH_SAR_CNTX_i_338", 0x4a064648},
	{"UHH_SAR_CNTX_i_339", 0x4a06464c},
	{"UHH_SAR_CNTX_i_340", 0x4a064650},
	{"UHH_SAR_CNTX_i_341", 0x4a064654},
	{"UHH_SAR_CNTX_i_342", 0x4a064658},
	{"UHH_SAR_CNTX_i_343", 0x4a06465c},
	{"UHH_SAR_CNTX_i_344", 0x4a064660},
	{"UHH_SAR_CNTX_i_345", 0x4a064664},
	{"UHH_SAR_CNTX_i_346", 0x4a064668},
	{"UHH_SAR_CNTX_i_347", 0x4a06466c},
	{"UHH_SAR_CNTX_i_348", 0x4a064670},
	{"UHH_SAR_CNTX_i_349", 0x4a064674},
	{"UHH_SAR_CNTX_i_350", 0x4a064678},
	{"UHH_SAR_CNTX_i_351", 0x4a06467c},
	{"UHH_SAR_CNTX_i_352", 0x4a064680},
	{"UHH_SAR_CNTX_i_353", 0x4a064684},
	{"UHH_SAR_CNTX_i_354", 0x4a064688},
	{"UHH_SAR_CNTX_i_355", 0x4a06468c},
	{"UHH_SAR_CNTX_i_356", 0x4a064690},
	{"UHH_SAR_CNTX_i_357", 0x4a064694},
	{"UHH_SAR_CNTX_i_358", 0x4a064698},
	{"UHH_SAR_CNTX_i_359", 0x4a06469c},
	{"UHH_SAR_CNTX_i_360", 0x4a0646a0},
	{"UHH_SAR_CNTX_i_361", 0x4a0646a4},
	{"UHH_SAR_CNTX_i_362", 0x4a0646a8},
	{"UHH_SAR_CNTX_i_363", 0x4a0646ac},
	{"UHH_SAR_CNTX_i_364", 0x4a0646b0},
	{"UHH_SAR_CNTX_i_365", 0x4a0646b4},
	{"UHH_SAR_CNTX_i_366", 0x4a0646b8},
	{"UHH_SAR_CNTX_i_367", 0x4a0646bc},
	{"UHH_SAR_CNTX_i_368", 0x4a0646c0},
	{"UHH_SAR_CNTX_i_369", 0x4a0646c4},
	{"UHH_SAR_CNTX_i_370", 0x4a0646c8},
	{"UHH_SAR_CNTX_i_371", 0x4a0646cc},
	{"UHH_SAR_CNTX_i_372", 0x4a0646d0},
	{"UHH_SAR_CNTX_i_373", 0x4a0646d4},
	{"UHH_SAR_CNTX_i_374", 0x4a0646d8},
	{"UHH_SAR_CNTX_i_375", 0x4a0646dc},
	{"UHH_SAR_CNTX_i_376", 0x4a0646e0},
	{"UHH_SAR_CNTX_i_377", 0x4a0646e4},
	{"UHH_SAR_CNTX_i_378", 0x4a0646e8},
	{"UHH_SAR_CNTX_i_379", 0x4a0646ec},
	{"UHH_SAR_CNTX_i_380", 0x4a0646f0},
	{"UHH_SAR_CNTX_i_381", 0x4a0646f4},
	{"UHH_SAR_CNTX_i_382", 0x4a0646f8},
	{"UHH_SAR_CNTX_i_383", 0x4a0646fc},
};
void omap4_regdump_hsusbhost_channel_0(void) {
	pr_info("hsusbhost_channel_0:\n");
	regdump(regdata_hsusbhost_channel_0, ARRAY_SIZE(regdata_hsusbhost_channel_0));
}

const struct reginfo regdata_usbtllhs_config[] = {
	{"USBTLL_REVISION", 0x4a062000},
	{"USBTLL_HWINFO", 0x4a062004},
	{"USBTLL_SYSCONFIG", 0x4a062010},
	{"USBTLL_SYSSTATUS", 0x4a062014},
	{"USBTLL_IRQSTATUS", 0x4a062018},
	{"USBTLL_IRQENABLE", 0x4a06201c},
	{"TLL_SHARED_CONF", 0x4a062030},
};
void omap4_regdump_usbtllhs_config(void) {
	pr_info("usbtllhs_config:\n");
	regdump(regdata_usbtllhs_config, ARRAY_SIZE(regdata_usbtllhs_config));
	omap4_regdump_usbtllhs_config_channel_0();
	omap4_regdump_usbtllhs_config_channel_1();
}

const struct reginfo regdata_usbtllhs_config_channel_0[] = {
	{"TLL_CHANNEL_CONF_i_0", 0x4a062040},
	{"USBTLL_SAR_CNTX_j_0", 0x4a062400},
};
void omap4_regdump_usbtllhs_config_channel_0(void) {
	pr_info("usbtllhs_config_channel_0:\n");
	regdump(regdata_usbtllhs_config_channel_0, ARRAY_SIZE(regdata_usbtllhs_config_channel_0));
}

const struct reginfo regdata_usbtllhs_config_channel_1[] = {
	{"TLL_CHANNEL_CONF_i_1", 0x4a062044},
	{"USBTLL_SAR_CNTX_j_1", 0x4a062404},
	{"USBTLL_SAR_CNTX_j_2", 0x4a062408},
	{"USBTLL_SAR_CNTX_j_3", 0x4a06240c},
	{"USBTLL_SAR_CNTX_j_4", 0x4a062410},
	{"USBTLL_SAR_CNTX_j_5", 0x4a062414},
	{"USBTLL_SAR_CNTX_j_6", 0x4a062418},
};
void omap4_regdump_usbtllhs_config_channel_1(void) {
	pr_info("usbtllhs_config_channel_1:\n");
	regdump(regdata_usbtllhs_config_channel_1, ARRAY_SIZE(regdata_usbtllhs_config_channel_1));
}

const struct reginfo regdata_usbtllhs_ulpi[] = {
};
void omap4_regdump_usbtllhs_ulpi(void) {
	pr_info("usbtllhs_ulpi:\n");
	regdump(regdata_usbtllhs_ulpi, ARRAY_SIZE(regdata_usbtllhs_ulpi));
	omap4_regdump_usbtllhs_ulpi_channel_0();
	omap4_regdump_usbtllhs_ulpi_channel_1();
}

const struct reginfo regdata_usbtllhs_ulpi_channel_0[] = {
};
void omap4_regdump_usbtllhs_ulpi_channel_0(void) {
	pr_info("usbtllhs_ulpi_channel_0:\n");
	regdump(regdata_usbtllhs_ulpi_channel_0, ARRAY_SIZE(regdata_usbtllhs_ulpi_channel_0));
}

const struct reginfo regdata_usbtllhs_ulpi_channel_1[] = {
};
void omap4_regdump_usbtllhs_ulpi_channel_1(void) {
	pr_info("usbtllhs_ulpi_channel_1:\n");
	regdump(regdata_usbtllhs_ulpi_channel_1, ARRAY_SIZE(regdata_usbtllhs_ulpi_channel_1));
}

const struct reginfo regdata_hsusbotg[] = {
	{"OTG_REVISION", 0x4a0ab400},
	{"OTG_SYSCONFIG", 0x4a0ab404},
	{"OTG_SYSSTATUS", 0x4a0ab408},
	{"OTG_INTERFSEL", 0x4a0ab40c},
	{"OTG_SIMENABLE", 0x4a0ab410},
	{"OTG_FORCESTDBY", 0x4a0ab414},
	{"OTG_BIGENDIAN", 0x4a0ab418},
};
void omap4_regdump_hsusbotg(void) {
	pr_info("hsusbotg:\n");
	regdump(regdata_hsusbotg, ARRAY_SIZE(regdata_hsusbotg));
}

const struct reginfo regdata_usbphy[] = {
	{"USBPHY_TERMINATION_CONTROL", 0x4a0ad000},
	{"USBPHY_RX_CALIB", 0x4a0ad004},
	{"USBPHY_DLLHS_2", 0x4a0ad008},
	{"USBPHY_RX_TEST_2", 0x4a0ad00c},
	{"USBPHY_TX_TEST_CHRG_DET", 0x4a0ad010},
	{"USBPHY_CHRG_DET", 0x4a0ad014},
	{"USBPHY_PWR_CNTL", 0x4a0ad018},
	{"USBPHY_UTMI_INTERFACE_CNTL_1", 0x4a0ad01c},
	{"USBPHY_UTMI_INTERFACE_CNTL_2", 0x4a0ad020},
	{"USBPHY_BIST", 0x4a0ad024},
	{"USBPHY_BIST_CRC", 0x4a0ad028},
	{"USBPHY_CDR_BIST2", 0x4a0ad02c},
	{"USBPHY_GPIO", 0x4a0ad030},
	{"USBPHY_DLLHS", 0x4a0ad034},
	{"USBPHY_USB2PHYCM_TRIM", 0x4a0ad038},
	{"USBPHY_USB2PHYCM_CONFIG", 0x4a0ad03c},
	{"USBPHY_USBOTG", 0x4a0ad040},
	{"USBPHY_AD_INTERFACE_REG1", 0x4a0ad044},
	{"USBPHY_AD_INTERFACE_REG2", 0x4a0ad048},
	{"USBPHY_AD_INTERFACE_REG3", 0x4a0ad04c},
	{"USBPHY_ANA_CONFIG1", 0x4a0ad050},
	{"USBPHY_ANA_CONFIG2", 0x4a0ad054},
};
void omap4_regdump_usbphy(void) {
	pr_info("usbphy:\n");
	regdump(regdata_usbphy, ARRAY_SIZE(regdata_usbphy));
}

const struct reginfo regdata_usbfshost[] = {
	{"HCREVISION", 0x4a0a9000},
	{"HCCONTROL", 0x4a0a9004},
	{"HCCOMMANDSTATUS", 0x4a0a9008},
	{"HCINTERRUPTSTATUS", 0x4a0a900c},
	{"HCINTERRUPTENABLE", 0x4a0a9010},
	{"HCINTERRUPTDISABLE", 0x4a0a9014},
	{"HCHCCA", 0x4a0a9018},
	{"HCPERIODCURRENTED", 0x4a0a901c},
	{"HCCONTROLHEADED", 0x4a0a9020},
	{"HCCONTROLCURRENTED", 0x4a0a9024},
	{"HCBULKHEADED", 0x4a0a9028},
	{"HCBULKCURRENTED", 0x4a0a902c},
	{"HCDONEHEAD", 0x4a0a9030},
	{"HCFMINTERVAL", 0x4a0a9034},
	{"HCFMREMAINING", 0x4a0a9038},
	{"HCFMNUMBER", 0x4a0a903c},
	{"HCPERIODICSTART", 0x4a0a9040},
	{"HCLSTHRESHOLD", 0x4a0a9044},
	{"HCRHDESCRIPTORA", 0x4a0a9048},
	{"HCRHDESCRIPTORB", 0x4a0a904c},
	{"HCRHSTATUS", 0x4a0a9050},
	{"HCRHPORTSTATUS", 0x4a0a9054},
	{"HCOCPREV", 0x4a0a9200},
	{"HCOCPHWI", 0x4a0a9204},
	{"HCOCPSYS", 0x4a0a9210},
};
void omap4_regdump_usbfshost(void) {
	pr_info("usbfshost:\n");
	regdump(regdata_usbfshost, ARRAY_SIZE(regdata_usbfshost));
}

const struct reginfo regdata_i2c3[] = {
	{"I2C_REVNB_LO", 0x48060000},
	{"I2C_REVNB_HI", 0x48060004},
};
void omap4_regdump_i2c3(void) {
	pr_info("i2c3:\n");
	regdump(regdata_i2c3, ARRAY_SIZE(regdata_i2c3));
}

const struct reginfo regdata_i2c1[] = {
	{"I2C_REVNB_LO", 0x48070000},
	{"I2C_REVNB_HI", 0x48070004},
};
void omap4_regdump_i2c1(void) {
	pr_info("i2c1:\n");
	regdump(regdata_i2c1, ARRAY_SIZE(regdata_i2c1));
}

const struct reginfo regdata_i2c2[] = {
	{"I2C_REVNB_LO", 0x48072000},
	{"I2C_REVNB_HI", 0x48072004},
};
void omap4_regdump_i2c2(void) {
	pr_info("i2c2:\n");
	regdump(regdata_i2c2, ARRAY_SIZE(regdata_i2c2));
}

const struct reginfo regdata_i2c4[] = {
	{"I2C_REVNB_LO", 0x48350000},
	{"I2C_REVNB_HI", 0x48350004},
};
void omap4_regdump_i2c4(void) {
	pr_info("i2c4:\n");
	regdump(regdata_i2c4, ARRAY_SIZE(regdata_i2c4));
}

const struct reginfo regdata_hdq_1_wire[] = {
	{"HDQ_REVISION", 0x480b2000},
	{"HDQ_TX_DATA", 0x480b2004},
	{"HDQ_RX_DATA", 0x480b2008},
	{"HDQ_CTRL_STATUS", 0x480b200c},
	{"HDQ_INT_STATUS", 0x480b2010},
	{"HDQ_SYSCONFIG", 0x480b2014},
	{"HDQ_SYSSTATUS", 0x480b2018},
};
void omap4_regdump_hdq_1_wire(void) {
	pr_info("hdq_1_wire:\n");
	regdump(regdata_hdq_1_wire, ARRAY_SIZE(regdata_hdq_1_wire));
}

const struct reginfo regdata_uart3[] = {
	{"UART_DLL", 0x48020000},
	{"UART_RHR", 0x48020000},
	{"UART_THR", 0x48020000},
	{"UART_DLH", 0x48020004},
	{"UART_IER", 0x48020004},
	{"UART_EFR", 0x48020008},
	{"UART_FCR", 0x48020008},
	{"UART_IIR", 0x48020008},
	{"UART_LCR", 0x4802000c},
	{"UART_MCR", 0x48020010},
	{"UART_XON1_ADDR1", 0x48020010},
	{"UART_LSR", 0x48020014},
	{"UART_XON2_ADDR2", 0x48020014},
	{"UART_MSR", 0x48020018},
	{"UART_TCR", 0x48020018},
	{"UART_XOFF1", 0x48020018},
	{"UART_SPR", 0x4802001c},
	{"UART_TLR", 0x4802001c},
	{"UART_XOFF2", 0x4802001c},
	{"UART_MDR1", 0x48020020},
	{"UART_MDR2", 0x48020024},
	{"UART_SFLSR", 0x48020028},
	{"UART_TXFLL", 0x48020028},
	{"UART_RESUME", 0x4802002c},
	{"UART_TXFLH", 0x4802002c},
	{"UART_RXFLL", 0x48020030},
	{"UART_SFREGL", 0x48020030},
	{"UART_RXFLH", 0x48020034},
	{"UART_SFREGH", 0x48020034},
	{"UART_BLR", 0x48020038},
	{"UART_UASR", 0x48020038},
	{"UART_ACREG", 0x4802003c},
	{"UART_SCR", 0x48020040},
	{"UART_SSR", 0x48020044},
	{"UART_EBLR", 0x48020048},
	{"UART_MVR", 0x48020050},
	{"UART_SYSC", 0x48020054},
	{"UART_SYSS", 0x48020058},
	{"UART_WER", 0x4802005c},
	{"UART_CFPS", 0x48020060},
	{"UART_RXFIFO_LVL", 0x48020064},
	{"UART_TXFIFO_LVL", 0x48020068},
	{"UART_IER2", 0x4802006c},
	{"UART_ISR2", 0x48020070},
	{"UART_FREQ_SEL", 0x48020074},
	{"UART_MDR3", 0x48020080},
	{"UART_TX_DMA_THRESHOLD", 0x48020084},
};
void omap4_regdump_uart3(void) {
	pr_info("uart3:\n");
	regdump(regdata_uart3, ARRAY_SIZE(regdata_uart3));
}

const struct reginfo regdata_uart1[] = {
	{"UART_DLL", 0x4806a000},
	{"UART_RHR", 0x4806a000},
	{"UART_THR", 0x4806a000},
	{"UART_DLH", 0x4806a004},
	{"UART_IER", 0x4806a004},
	{"UART_EFR", 0x4806a008},
	{"UART_FCR", 0x4806a008},
	{"UART_IIR", 0x4806a008},
	{"UART_LCR", 0x4806a00c},
	{"UART_MCR", 0x4806a010},
	{"UART_XON1_ADDR1", 0x4806a010},
	{"UART_LSR", 0x4806a014},
	{"UART_XON2_ADDR2", 0x4806a014},
	{"UART_MSR", 0x4806a018},
	{"UART_TCR", 0x4806a018},
	{"UART_XOFF1", 0x4806a018},
	{"UART_SPR", 0x4806a01c},
	{"UART_TLR", 0x4806a01c},
	{"UART_XOFF2", 0x4806a01c},
	{"UART_MDR1", 0x4806a020},
	{"UART_MDR2", 0x4806a024},
	{"UART_SFLSR", 0x4806a028},
	{"UART_TXFLL", 0x4806a028},
	{"UART_RESUME", 0x4806a02c},
	{"UART_TXFLH", 0x4806a02c},
	{"UART_RXFLL", 0x4806a030},
	{"UART_SFREGL", 0x4806a030},
	{"UART_RXFLH", 0x4806a034},
	{"UART_SFREGH", 0x4806a034},
	{"UART_BLR", 0x4806a038},
	{"UART_UASR", 0x4806a038},
	{"UART_ACREG", 0x4806a03c},
	{"UART_SCR", 0x4806a040},
	{"UART_SSR", 0x4806a044},
	{"UART_EBLR", 0x4806a048},
	{"UART_MVR", 0x4806a050},
	{"UART_SYSC", 0x4806a054},
	{"UART_SYSS", 0x4806a058},
	{"UART_WER", 0x4806a05c},
	{"UART_CFPS", 0x4806a060},
	{"UART_RXFIFO_LVL", 0x4806a064},
	{"UART_TXFIFO_LVL", 0x4806a068},
	{"UART_IER2", 0x4806a06c},
	{"UART_ISR2", 0x4806a070},
	{"UART_FREQ_SEL", 0x4806a074},
	{"UART_MDR3", 0x4806a080},
	{"UART_TX_DMA_THRESHOLD", 0x4806a084},
};
void omap4_regdump_uart1(void) {
	pr_info("uart1:\n");
	regdump(regdata_uart1, ARRAY_SIZE(regdata_uart1));
}

const struct reginfo regdata_uart2[] = {
	{"UART_DLL", 0x4806c000},
	{"UART_RHR", 0x4806c000},
	{"UART_THR", 0x4806c000},
	{"UART_DLH", 0x4806c004},
	{"UART_IER", 0x4806c004},
	{"UART_EFR", 0x4806c008},
	{"UART_FCR", 0x4806c008},
	{"UART_IIR", 0x4806c008},
	{"UART_LCR", 0x4806c00c},
	{"UART_MCR", 0x4806c010},
	{"UART_XON1_ADDR1", 0x4806c010},
	{"UART_LSR", 0x4806c014},
	{"UART_XON2_ADDR2", 0x4806c014},
	{"UART_MSR", 0x4806c018},
	{"UART_TCR", 0x4806c018},
	{"UART_XOFF1", 0x4806c018},
	{"UART_SPR", 0x4806c01c},
	{"UART_TLR", 0x4806c01c},
	{"UART_XOFF2", 0x4806c01c},
	{"UART_MDR1", 0x4806c020},
	{"UART_MDR2", 0x4806c024},
	{"UART_SFLSR", 0x4806c028},
	{"UART_TXFLL", 0x4806c028},
	{"UART_RESUME", 0x4806c02c},
	{"UART_TXFLH", 0x4806c02c},
	{"UART_RXFLL", 0x4806c030},
	{"UART_SFREGL", 0x4806c030},
	{"UART_RXFLH", 0x4806c034},
	{"UART_SFREGH", 0x4806c034},
	{"UART_BLR", 0x4806c038},
	{"UART_UASR", 0x4806c038},
	{"UART_ACREG", 0x4806c03c},
	{"UART_SCR", 0x4806c040},
	{"UART_SSR", 0x4806c044},
	{"UART_EBLR", 0x4806c048},
	{"UART_MVR", 0x4806c050},
	{"UART_SYSC", 0x4806c054},
	{"UART_SYSS", 0x4806c058},
	{"UART_WER", 0x4806c05c},
	{"UART_CFPS", 0x4806c060},
	{"UART_RXFIFO_LVL", 0x4806c064},
	{"UART_TXFIFO_LVL", 0x4806c068},
	{"UART_IER2", 0x4806c06c},
	{"UART_ISR2", 0x4806c070},
	{"UART_FREQ_SEL", 0x4806c074},
	{"UART_MDR3", 0x4806c080},
	{"UART_TX_DMA_THRESHOLD", 0x4806c084},
};
void omap4_regdump_uart2(void) {
	pr_info("uart2:\n");
	regdump(regdata_uart2, ARRAY_SIZE(regdata_uart2));
}

const struct reginfo regdata_uart4[] = {
	{"UART_DLL", 0x4806e000},
	{"UART_RHR", 0x4806e000},
	{"UART_THR", 0x4806e000},
	{"UART_DLH", 0x4806e004},
	{"UART_IER", 0x4806e004},
	{"UART_EFR", 0x4806e008},
	{"UART_FCR", 0x4806e008},
	{"UART_IIR", 0x4806e008},
	{"UART_LCR", 0x4806e00c},
	{"UART_MCR", 0x4806e010},
	{"UART_XON1_ADDR1", 0x4806e010},
	{"UART_LSR", 0x4806e014},
	{"UART_XON2_ADDR2", 0x4806e014},
	{"UART_MSR", 0x4806e018},
	{"UART_TCR", 0x4806e018},
	{"UART_XOFF1", 0x4806e018},
	{"UART_SPR", 0x4806e01c},
	{"UART_TLR", 0x4806e01c},
	{"UART_XOFF2", 0x4806e01c},
	{"UART_MDR1", 0x4806e020},
	{"UART_MDR2", 0x4806e024},
	{"UART_SFLSR", 0x4806e028},
	{"UART_TXFLL", 0x4806e028},
	{"UART_RESUME", 0x4806e02c},
	{"UART_TXFLH", 0x4806e02c},
	{"UART_RXFLL", 0x4806e030},
	{"UART_SFREGL", 0x4806e030},
	{"UART_RXFLH", 0x4806e034},
	{"UART_SFREGH", 0x4806e034},
	{"UART_BLR", 0x4806e038},
	{"UART_UASR", 0x4806e038},
	{"UART_ACREG", 0x4806e03c},
	{"UART_SCR", 0x4806e040},
	{"UART_SSR", 0x4806e044},
	{"UART_EBLR", 0x4806e048},
	{"UART_MVR", 0x4806e050},
	{"UART_SYSC", 0x4806e054},
	{"UART_SYSS", 0x4806e058},
	{"UART_WER", 0x4806e05c},
	{"UART_CFPS", 0x4806e060},
	{"UART_RXFIFO_LVL", 0x4806e064},
	{"UART_TXFIFO_LVL", 0x4806e068},
	{"UART_IER2", 0x4806e06c},
	{"UART_ISR2", 0x4806e070},
	{"UART_FREQ_SEL", 0x4806e074},
	{"UART_MDR3", 0x4806e080},
	{"UART_TX_DMA_THRESHOLD", 0x4806e084},
};
void omap4_regdump_uart4(void) {
	pr_info("uart4:\n");
	regdump(regdata_uart4, ARRAY_SIZE(regdata_uart4));
}

const struct reginfo regdata_mcspi1[] = {
	{"MCSPI_HL_REV", 0x48098000},
	{"MCSPI_HL_HWINFO", 0x48098004},
	{"MCSPI_HL_SYSCONFIG", 0x48098010},
	{"MCSPI_REVISION", 0x48098100},
	{"MCSPI_SYSCONFIG", 0x48098110},
	{"MCSPI_SYSSTATUS", 0x48098114},
	{"MCSPI_IRQSTATUS", 0x48098118},
	{"MCSPI_IRQENABLE", 0x4809811c},
	{"MCSPI_WAKEUPENABLE", 0x48098120},
	{"MCSPI_SYST", 0x48098124},
	{"MCSPI_MODULCTRL", 0x48098128},
	{"MCSPI_XFERLEVEL", 0x4809817c},
};
void omap4_regdump_mcspi1(void) {
	pr_info("mcspi1:\n");
	regdump(regdata_mcspi1, ARRAY_SIZE(regdata_mcspi1));
	omap4_regdump_mcspi1_channel_0();
	omap4_regdump_mcspi1_channel_1();
	omap4_regdump_mcspi1_channel_2();
	omap4_regdump_mcspi1_channel_3();
}

const struct reginfo regdata_mcspi1_channel_0[] = {
	{"MCSPI_CHxCONF_0", 0x4809812c},
	{"MCSPI_CHxCTRL_0", 0x48098134},
	{"MCSPI_CHxSTAT_0", 0x48098130},
	{"MCSPI_RXx_0", 0x4809813c},
	{"MCSPI_TXx_0", 0x48098138},
};
void omap4_regdump_mcspi1_channel_0(void) {
	pr_info("mcspi1_channel_0:\n");
	regdump(regdata_mcspi1_channel_0, ARRAY_SIZE(regdata_mcspi1_channel_0));
}

const struct reginfo regdata_mcspi1_channel_1[] = {
	{"MCSPI_CHxCONF_1", 0x48098140},
	{"MCSPI_CHxCTRL_1", 0x48098148},
	{"MCSPI_CHxSTAT_1", 0x48098144},
	{"MCSPI_RXx_1", 0x48098150},
	{"MCSPI_TXx_1", 0x4809814c},
};
void omap4_regdump_mcspi1_channel_1(void) {
	pr_info("mcspi1_channel_1:\n");
	regdump(regdata_mcspi1_channel_1, ARRAY_SIZE(regdata_mcspi1_channel_1));
}

const struct reginfo regdata_mcspi1_channel_2[] = {
	{"MCSPI_CHxCONF_2", 0x48098154},
	{"MCSPI_CHxCTRL_2", 0x4809815c},
	{"MCSPI_CHxSTAT_2", 0x48098158},
	{"MCSPI_RXx_2", 0x48098164},
	{"MCSPI_TXx_2", 0x48098160},
};
void omap4_regdump_mcspi1_channel_2(void) {
	pr_info("mcspi1_channel_2:\n");
	regdump(regdata_mcspi1_channel_2, ARRAY_SIZE(regdata_mcspi1_channel_2));
}

const struct reginfo regdata_mcspi1_channel_3[] = {
	{"MCSPI_CHxCONF_3", 0x48098168},
	{"MCSPI_CHxCTRL_3", 0x48098170},
	{"MCSPI_CHxSTAT_3", 0x4809816c},
	{"MCSPI_RXx_3", 0x48098178},
	{"MCSPI_TXx_3", 0x48098174},
};
void omap4_regdump_mcspi1_channel_3(void) {
	pr_info("mcspi1_channel_3:\n");
	regdump(regdata_mcspi1_channel_3, ARRAY_SIZE(regdata_mcspi1_channel_3));
}

const struct reginfo regdata_mcspi2[] = {
	{"MCSPI_HL_REV", 0x4809a000},
	{"MCSPI_HL_HWINFO", 0x4809a004},
	{"MCSPI_HL_SYSCONFIG", 0x4809a010},
	{"MCSPI_REVISION", 0x4809a100},
	{"MCSPI_SYSCONFIG", 0x4809a110},
	{"MCSPI_SYSSTATUS", 0x4809a114},
	{"MCSPI_IRQSTATUS", 0x4809a118},
	{"MCSPI_IRQENABLE", 0x4809a11c},
	{"MCSPI_WAKEUPENABLE", 0x4809a120},
	{"MCSPI_SYST", 0x4809a124},
	{"MCSPI_MODULCTRL", 0x4809a128},
	{"MCSPI_XFERLEVEL", 0x4809a17c},
};
void omap4_regdump_mcspi2(void) {
	pr_info("mcspi2:\n");
	regdump(regdata_mcspi2, ARRAY_SIZE(regdata_mcspi2));
	omap4_regdump_mcspi2_channel_0();
	omap4_regdump_mcspi2_channel_1();
}

const struct reginfo regdata_mcspi2_channel_0[] = {
	{"MCSPI_CHxCONF_0", 0x4809a12c},
	{"MCSPI_CHxCTRL_0", 0x4809a134},
	{"MCSPI_CHxSTAT_0", 0x4809a130},
	{"MCSPI_RXx_0", 0x4809a13c},
	{"MCSPI_TXx_0", 0x4809a138},
};
void omap4_regdump_mcspi2_channel_0(void) {
	pr_info("mcspi2_channel_0:\n");
	regdump(regdata_mcspi2_channel_0, ARRAY_SIZE(regdata_mcspi2_channel_0));
}

const struct reginfo regdata_mcspi2_channel_1[] = {
	{"MCSPI_CHxCONF_1", 0x4809a140},
	{"MCSPI_CHxCTRL_1", 0x4809a148},
	{"MCSPI_CHxSTAT_1", 0x4809a144},
	{"MCSPI_RXx_1", 0x4809a150},
	{"MCSPI_TXx_1", 0x4809a14c},
};
void omap4_regdump_mcspi2_channel_1(void) {
	pr_info("mcspi2_channel_1:\n");
	regdump(regdata_mcspi2_channel_1, ARRAY_SIZE(regdata_mcspi2_channel_1));
}

const struct reginfo regdata_mcspi3[] = {
	{"MCSPI_HL_REV", 0x480b8000},
	{"MCSPI_HL_HWINFO", 0x480b8004},
	{"MCSPI_HL_SYSCONFIG", 0x480b8010},
	{"MCSPI_REVISION", 0x480b8100},
	{"MCSPI_SYSCONFIG", 0x480b8110},
	{"MCSPI_SYSSTATUS", 0x480b8114},
	{"MCSPI_IRQSTATUS", 0x480b8118},
	{"MCSPI_IRQENABLE", 0x480b811c},
	{"MCSPI_WAKEUPENABLE", 0x480b8120},
	{"MCSPI_SYST", 0x480b8124},
	{"MCSPI_MODULCTRL", 0x480b8128},
	{"MCSPI_CHxCONF", 0x480b812c},
	{"MCSPI_CHxSTAT", 0x480b8130},
	{"MCSPI_CHxCTRL", 0x480b8134},
	{"MCSPI_TXx", 0x480b8138},
	{"MCSPI_RXx", 0x480b813c},
	{"MCSPI_XFERLEVEL", 0x480b817c},
};
void omap4_regdump_mcspi3(void) {
	pr_info("mcspi3:\n");
	regdump(regdata_mcspi3, ARRAY_SIZE(regdata_mcspi3));
}

const struct reginfo regdata_mcspi4[] = {
	{"MCSPI_HL_REV", 0x480ba000},
	{"MCSPI_HL_HWINFO", 0x480ba004},
	{"MCSPI_HL_SYSCONFIG", 0x480ba010},
	{"MCSPI_REVISION", 0x480ba100},
	{"MCSPI_SYSCONFIG", 0x480ba110},
	{"MCSPI_SYSSTATUS", 0x480ba114},
	{"MCSPI_IRQSTATUS", 0x480ba118},
	{"MCSPI_IRQENABLE", 0x480ba11c},
	{"MCSPI_WAKEUPENABLE", 0x480ba120},
	{"MCSPI_SYST", 0x480ba124},
	{"MCSPI_MODULCTRL", 0x480ba128},
	{"MCSPI_CHxCONF", 0x480ba12c},
	{"MCSPI_CHxSTAT", 0x480ba130},
	{"MCSPI_CHxCTRL", 0x480ba134},
	{"MCSPI_TXx", 0x480ba138},
	{"MCSPI_RXx", 0x480ba13c},
	{"MCSPI_XFERLEVEL", 0x480ba17c},
};
void omap4_regdump_mcspi4(void) {
	pr_info("mcspi4:\n");
	regdump(regdata_mcspi4, ARRAY_SIZE(regdata_mcspi4));
}

const struct reginfo regdata_mcbsp1_dsp[] = {
	{"MCBSPLP_DRR_REG", 0x00022000},
	{"MCBSPLP_DXR_REG", 0x00022008},
	{"MCBSPLP_SPCR2_REG", 0x00022010},
	{"MCBSPLP_SPCR1_REG", 0x00022014},
	{"MCBSPLP_RCR2_REG", 0x00022018},
	{"MCBSPLP_RCR1_REG", 0x0002201c},
	{"MCBSPLP_XCR2_REG", 0x00022020},
	{"MCBSPLP_XCR1_REG", 0x00022024},
	{"MCBSPLP_SRGR2_REG", 0x00022028},
	{"MCBSPLP_SRGR1_REG", 0x0002202c},
	{"MCBSPLP_MCR2_REG", 0x00022030},
	{"MCBSPLP_MCR1_REG", 0x00022034},
	{"MCBSPLP_RCERA_REG", 0x00022038},
	{"MCBSPLP_RCERB_REG", 0x0002203c},
	{"MCBSPLP_XCERA_REG", 0x00022040},
	{"MCBSPLP_XCERB_REG", 0x00022044},
	{"MCBSPLP_PCR_REG", 0x00022048},
	{"MCBSPLP_RCERC_REG", 0x0002204c},
	{"MCBSPLP_RCERD_REG", 0x00022050},
	{"MCBSPLP_XCERC_REG", 0x00022054},
	{"MCBSPLP_XCERD_REG", 0x00022058},
	{"MCBSPLP_RCERE_REG", 0x0002205c},
	{"MCBSPLP_RCERF_REG", 0x00022060},
	{"MCBSPLP_XCERE_REG", 0x00022064},
	{"MCBSPLP_XCERF_REG", 0x00022068},
	{"MCBSPLP_RCERG_REG", 0x0002206c},
	{"MCBSPLP_RCERH_REG", 0x00022070},
	{"MCBSPLP_XCERG_REG", 0x00022074},
	{"MCBSPLP_XCERH_REG", 0x00022078},
	{"MCBSPLP_REV_REG", 0x0002207c},
	{"MCBSPLP_RINTCLR_REG", 0x00022080},
	{"MCBSPLP_XINTCLR_REG", 0x00022084},
	{"MCBSPLP_ROVFLCLR_REG", 0x00022088},
	{"MCBSPLP_SYSCONFIG_REG", 0x0002208c},
	{"MCBSPLP_THRSH2_REG", 0x00022090},
	{"MCBSPLP_THRSH1_REG", 0x00022094},
	{"MCBSPLP_IRQSTATUS_REG", 0x000220a0},
	{"MCBSPLP_IRQENABLE_REG", 0x000220a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x000220a8},
	{"MCBSPLP_XCCR_REG", 0x000220ac},
	{"MCBSPLP_RCCR_REG", 0x000220b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x000220b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x000220b8},
};
void omap4_regdump_mcbsp1_dsp(void) {
	pr_info("mcbsp1_dsp:\n");
	regdump(regdata_mcbsp1_dsp, ARRAY_SIZE(regdata_mcbsp1_dsp));
}

const struct reginfo regdata_mcbsp2_dsp[] = {
	{"MCBSPLP_DRR_REG", 0x00024000},
	{"MCBSPLP_DXR_REG", 0x00024008},
	{"MCBSPLP_SPCR2_REG", 0x00024010},
	{"MCBSPLP_SPCR1_REG", 0x00024014},
	{"MCBSPLP_RCR2_REG", 0x00024018},
	{"MCBSPLP_RCR1_REG", 0x0002401c},
	{"MCBSPLP_XCR2_REG", 0x00024020},
	{"MCBSPLP_XCR1_REG", 0x00024024},
	{"MCBSPLP_SRGR2_REG", 0x00024028},
	{"MCBSPLP_SRGR1_REG", 0x0002402c},
	{"MCBSPLP_MCR2_REG", 0x00024030},
	{"MCBSPLP_MCR1_REG", 0x00024034},
	{"MCBSPLP_RCERA_REG", 0x00024038},
	{"MCBSPLP_RCERB_REG", 0x0002403c},
	{"MCBSPLP_XCERA_REG", 0x00024040},
	{"MCBSPLP_XCERB_REG", 0x00024044},
	{"MCBSPLP_PCR_REG", 0x00024048},
	{"MCBSPLP_RCERC_REG", 0x0002404c},
	{"MCBSPLP_RCERD_REG", 0x00024050},
	{"MCBSPLP_XCERC_REG", 0x00024054},
	{"MCBSPLP_XCERD_REG", 0x00024058},
	{"MCBSPLP_RCERE_REG", 0x0002405c},
	{"MCBSPLP_RCERF_REG", 0x00024060},
	{"MCBSPLP_XCERE_REG", 0x00024064},
	{"MCBSPLP_XCERF_REG", 0x00024068},
	{"MCBSPLP_RCERG_REG", 0x0002406c},
	{"MCBSPLP_RCERH_REG", 0x00024070},
	{"MCBSPLP_XCERG_REG", 0x00024074},
	{"MCBSPLP_XCERH_REG", 0x00024078},
	{"MCBSPLP_REV_REG", 0x0002407c},
	{"MCBSPLP_RINTCLR_REG", 0x00024080},
	{"MCBSPLP_XINTCLR_REG", 0x00024084},
	{"MCBSPLP_ROVFLCLR_REG", 0x00024088},
	{"MCBSPLP_SYSCONFIG_REG", 0x0002408c},
	{"MCBSPLP_THRSH2_REG", 0x00024090},
	{"MCBSPLP_THRSH1_REG", 0x00024094},
	{"MCBSPLP_IRQSTATUS_REG", 0x000240a0},
	{"MCBSPLP_IRQENABLE_REG", 0x000240a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x000240a8},
	{"MCBSPLP_XCCR_REG", 0x000240ac},
	{"MCBSPLP_RCCR_REG", 0x000240b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x000240b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x000240b8},
};
void omap4_regdump_mcbsp2_dsp(void) {
	pr_info("mcbsp2_dsp:\n");
	regdump(regdata_mcbsp2_dsp, ARRAY_SIZE(regdata_mcbsp2_dsp));
}

const struct reginfo regdata_mcbsp3_dsp[] = {
	{"MCBSPLP_DRR_REG", 0x00026000},
	{"MCBSPLP_DXR_REG", 0x00026008},
	{"MCBSPLP_SPCR2_REG", 0x00026010},
	{"MCBSPLP_SPCR1_REG", 0x00026014},
	{"MCBSPLP_RCR2_REG", 0x00026018},
	{"MCBSPLP_RCR1_REG", 0x0002601c},
	{"MCBSPLP_XCR2_REG", 0x00026020},
	{"MCBSPLP_XCR1_REG", 0x00026024},
	{"MCBSPLP_SRGR2_REG", 0x00026028},
	{"MCBSPLP_SRGR1_REG", 0x0002602c},
	{"MCBSPLP_MCR2_REG", 0x00026030},
	{"MCBSPLP_MCR1_REG", 0x00026034},
	{"MCBSPLP_RCERA_REG", 0x00026038},
	{"MCBSPLP_RCERB_REG", 0x0002603c},
	{"MCBSPLP_XCERA_REG", 0x00026040},
	{"MCBSPLP_XCERB_REG", 0x00026044},
	{"MCBSPLP_PCR_REG", 0x00026048},
	{"MCBSPLP_RCERC_REG", 0x0002604c},
	{"MCBSPLP_RCERD_REG", 0x00026050},
	{"MCBSPLP_XCERC_REG", 0x00026054},
	{"MCBSPLP_XCERD_REG", 0x00026058},
	{"MCBSPLP_RCERE_REG", 0x0002605c},
	{"MCBSPLP_RCERF_REG", 0x00026060},
	{"MCBSPLP_XCERE_REG", 0x00026064},
	{"MCBSPLP_XCERF_REG", 0x00026068},
	{"MCBSPLP_RCERG_REG", 0x0002606c},
	{"MCBSPLP_RCERH_REG", 0x00026070},
	{"MCBSPLP_XCERG_REG", 0x00026074},
	{"MCBSPLP_XCERH_REG", 0x00026078},
	{"MCBSPLP_REV_REG", 0x0002607c},
	{"MCBSPLP_RINTCLR_REG", 0x00026080},
	{"MCBSPLP_XINTCLR_REG", 0x00026084},
	{"MCBSPLP_ROVFLCLR_REG", 0x00026088},
	{"MCBSPLP_SYSCONFIG_REG", 0x0002608c},
	{"MCBSPLP_THRSH2_REG", 0x00026090},
	{"MCBSPLP_THRSH1_REG", 0x00026094},
	{"MCBSPLP_IRQSTATUS_REG", 0x000260a0},
	{"MCBSPLP_IRQENABLE_REG", 0x000260a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x000260a8},
	{"MCBSPLP_XCCR_REG", 0x000260ac},
	{"MCBSPLP_RCCR_REG", 0x000260b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x000260b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x000260b8},
};
void omap4_regdump_mcbsp3_dsp(void) {
	pr_info("mcbsp3_dsp:\n");
	regdump(regdata_mcbsp3_dsp, ARRAY_SIZE(regdata_mcbsp3_dsp));
}

const struct reginfo regdata_mcbsp1_cortex_a9[] = {
	{"MCBSPLP_DRR_REG", 0x40122000},
	{"MCBSPLP_DXR_REG", 0x40122008},
	{"MCBSPLP_SPCR2_REG", 0x40122010},
	{"MCBSPLP_SPCR1_REG", 0x40122014},
	{"MCBSPLP_RCR2_REG", 0x40122018},
	{"MCBSPLP_RCR1_REG", 0x4012201c},
	{"MCBSPLP_XCR2_REG", 0x40122020},
	{"MCBSPLP_XCR1_REG", 0x40122024},
	{"MCBSPLP_SRGR2_REG", 0x40122028},
	{"MCBSPLP_SRGR1_REG", 0x4012202c},
	{"MCBSPLP_MCR2_REG", 0x40122030},
	{"MCBSPLP_MCR1_REG", 0x40122034},
	{"MCBSPLP_RCERA_REG", 0x40122038},
	{"MCBSPLP_RCERB_REG", 0x4012203c},
	{"MCBSPLP_XCERA_REG", 0x40122040},
	{"MCBSPLP_XCERB_REG", 0x40122044},
	{"MCBSPLP_PCR_REG", 0x40122048},
	{"MCBSPLP_RCERC_REG", 0x4012204c},
	{"MCBSPLP_RCERD_REG", 0x40122050},
	{"MCBSPLP_XCERC_REG", 0x40122054},
	{"MCBSPLP_XCERD_REG", 0x40122058},
	{"MCBSPLP_RCERE_REG", 0x4012205c},
	{"MCBSPLP_RCERF_REG", 0x40122060},
	{"MCBSPLP_XCERE_REG", 0x40122064},
	{"MCBSPLP_XCERF_REG", 0x40122068},
	{"MCBSPLP_RCERG_REG", 0x4012206c},
	{"MCBSPLP_RCERH_REG", 0x40122070},
	{"MCBSPLP_XCERG_REG", 0x40122074},
	{"MCBSPLP_XCERH_REG", 0x40122078},
	{"MCBSPLP_REV_REG", 0x4012207c},
	{"MCBSPLP_RINTCLR_REG", 0x40122080},
	{"MCBSPLP_XINTCLR_REG", 0x40122084},
	{"MCBSPLP_ROVFLCLR_REG", 0x40122088},
	{"MCBSPLP_SYSCONFIG_REG", 0x4012208c},
	{"MCBSPLP_THRSH2_REG", 0x40122090},
	{"MCBSPLP_THRSH1_REG", 0x40122094},
	{"MCBSPLP_IRQSTATUS_REG", 0x401220a0},
	{"MCBSPLP_IRQENABLE_REG", 0x401220a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x401220a8},
	{"MCBSPLP_XCCR_REG", 0x401220ac},
	{"MCBSPLP_RCCR_REG", 0x401220b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x401220b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x401220b8},
};
void omap4_regdump_mcbsp1_cortex_a9(void) {
	pr_info("mcbsp1_cortex_a9:\n");
	regdump(regdata_mcbsp1_cortex_a9, ARRAY_SIZE(regdata_mcbsp1_cortex_a9));
}

const struct reginfo regdata_mcbsp2_cortex_a9[] = {
	{"MCBSPLP_DRR_REG", 0x40124000},
	{"MCBSPLP_DXR_REG", 0x40124008},
	{"MCBSPLP_SPCR2_REG", 0x40124010},
	{"MCBSPLP_SPCR1_REG", 0x40124014},
	{"MCBSPLP_RCR2_REG", 0x40124018},
	{"MCBSPLP_RCR1_REG", 0x4012401c},
	{"MCBSPLP_XCR2_REG", 0x40124020},
	{"MCBSPLP_XCR1_REG", 0x40124024},
	{"MCBSPLP_SRGR2_REG", 0x40124028},
	{"MCBSPLP_SRGR1_REG", 0x4012402c},
	{"MCBSPLP_MCR2_REG", 0x40124030},
	{"MCBSPLP_MCR1_REG", 0x40124034},
	{"MCBSPLP_RCERA_REG", 0x40124038},
	{"MCBSPLP_RCERB_REG", 0x4012403c},
	{"MCBSPLP_XCERA_REG", 0x40124040},
	{"MCBSPLP_XCERB_REG", 0x40124044},
	{"MCBSPLP_PCR_REG", 0x40124048},
	{"MCBSPLP_RCERC_REG", 0x4012404c},
	{"MCBSPLP_RCERD_REG", 0x40124050},
	{"MCBSPLP_XCERC_REG", 0x40124054},
	{"MCBSPLP_XCERD_REG", 0x40124058},
	{"MCBSPLP_RCERE_REG", 0x4012405c},
	{"MCBSPLP_RCERF_REG", 0x40124060},
	{"MCBSPLP_XCERE_REG", 0x40124064},
	{"MCBSPLP_XCERF_REG", 0x40124068},
	{"MCBSPLP_RCERG_REG", 0x4012406c},
	{"MCBSPLP_RCERH_REG", 0x40124070},
	{"MCBSPLP_XCERG_REG", 0x40124074},
	{"MCBSPLP_XCERH_REG", 0x40124078},
	{"MCBSPLP_REV_REG", 0x4012407c},
	{"MCBSPLP_RINTCLR_REG", 0x40124080},
	{"MCBSPLP_XINTCLR_REG", 0x40124084},
	{"MCBSPLP_ROVFLCLR_REG", 0x40124088},
	{"MCBSPLP_SYSCONFIG_REG", 0x4012408c},
	{"MCBSPLP_THRSH2_REG", 0x40124090},
	{"MCBSPLP_THRSH1_REG", 0x40124094},
	{"MCBSPLP_IRQSTATUS_REG", 0x401240a0},
	{"MCBSPLP_IRQENABLE_REG", 0x401240a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x401240a8},
	{"MCBSPLP_XCCR_REG", 0x401240ac},
	{"MCBSPLP_RCCR_REG", 0x401240b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x401240b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x401240b8},
};
void omap4_regdump_mcbsp2_cortex_a9(void) {
	pr_info("mcbsp2_cortex_a9:\n");
	regdump(regdata_mcbsp2_cortex_a9, ARRAY_SIZE(regdata_mcbsp2_cortex_a9));
}

const struct reginfo regdata_mcbsp3_cortex_a9[] = {
	{"MCBSPLP_DRR_REG", 0x40126000},
	{"MCBSPLP_DXR_REG", 0x40126008},
	{"MCBSPLP_SPCR2_REG", 0x40126010},
	{"MCBSPLP_SPCR1_REG", 0x40126014},
	{"MCBSPLP_RCR2_REG", 0x40126018},
	{"MCBSPLP_RCR1_REG", 0x4012601c},
	{"MCBSPLP_XCR2_REG", 0x40126020},
	{"MCBSPLP_XCR1_REG", 0x40126024},
	{"MCBSPLP_SRGR2_REG", 0x40126028},
	{"MCBSPLP_SRGR1_REG", 0x4012602c},
	{"MCBSPLP_MCR2_REG", 0x40126030},
	{"MCBSPLP_MCR1_REG", 0x40126034},
	{"MCBSPLP_RCERA_REG", 0x40126038},
	{"MCBSPLP_RCERB_REG", 0x4012603c},
	{"MCBSPLP_XCERA_REG", 0x40126040},
	{"MCBSPLP_XCERB_REG", 0x40126044},
	{"MCBSPLP_PCR_REG", 0x40126048},
	{"MCBSPLP_RCERC_REG", 0x4012604c},
	{"MCBSPLP_RCERD_REG", 0x40126050},
	{"MCBSPLP_XCERC_REG", 0x40126054},
	{"MCBSPLP_XCERD_REG", 0x40126058},
	{"MCBSPLP_RCERE_REG", 0x4012605c},
	{"MCBSPLP_RCERF_REG", 0x40126060},
	{"MCBSPLP_XCERE_REG", 0x40126064},
	{"MCBSPLP_XCERF_REG", 0x40126068},
	{"MCBSPLP_RCERG_REG", 0x4012606c},
	{"MCBSPLP_RCERH_REG", 0x40126070},
	{"MCBSPLP_XCERG_REG", 0x40126074},
	{"MCBSPLP_XCERH_REG", 0x40126078},
	{"MCBSPLP_REV_REG", 0x4012607c},
	{"MCBSPLP_RINTCLR_REG", 0x40126080},
	{"MCBSPLP_XINTCLR_REG", 0x40126084},
	{"MCBSPLP_ROVFLCLR_REG", 0x40126088},
	{"MCBSPLP_SYSCONFIG_REG", 0x4012608c},
	{"MCBSPLP_THRSH2_REG", 0x40126090},
	{"MCBSPLP_THRSH1_REG", 0x40126094},
	{"MCBSPLP_IRQSTATUS_REG", 0x401260a0},
	{"MCBSPLP_IRQENABLE_REG", 0x401260a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x401260a8},
	{"MCBSPLP_XCCR_REG", 0x401260ac},
	{"MCBSPLP_RCCR_REG", 0x401260b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x401260b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x401260b8},
};
void omap4_regdump_mcbsp3_cortex_a9(void) {
	pr_info("mcbsp3_cortex_a9:\n");
	regdump(regdata_mcbsp3_cortex_a9, ARRAY_SIZE(regdata_mcbsp3_cortex_a9));
}

const struct reginfo regdata_mcbsp4_l4_perinterconnect[] = {
	{"MCBSPLP_DRR_REG", 0x48096000},
	{"MCBSPLP_DXR_REG", 0x48096008},
	{"MCBSPLP_SPCR2_REG", 0x48096010},
	{"MCBSPLP_SPCR1_REG", 0x48096014},
	{"MCBSPLP_RCR2_REG", 0x48096018},
	{"MCBSPLP_RCR1_REG", 0x4809601c},
	{"MCBSPLP_XCR2_REG", 0x48096020},
	{"MCBSPLP_XCR1_REG", 0x48096024},
	{"MCBSPLP_SRGR2_REG", 0x48096028},
	{"MCBSPLP_SRGR1_REG", 0x4809602c},
	{"MCBSPLP_MCR2_REG", 0x48096030},
	{"MCBSPLP_MCR1_REG", 0x48096034},
	{"MCBSPLP_RCERA_REG", 0x48096038},
	{"MCBSPLP_RCERB_REG", 0x4809603c},
	{"MCBSPLP_XCERA_REG", 0x48096040},
	{"MCBSPLP_XCERB_REG", 0x48096044},
	{"MCBSPLP_PCR_REG", 0x48096048},
	{"MCBSPLP_RCERC_REG", 0x4809604c},
	{"MCBSPLP_RCERD_REG", 0x48096050},
	{"MCBSPLP_XCERC_REG", 0x48096054},
	{"MCBSPLP_XCERD_REG", 0x48096058},
	{"MCBSPLP_RCERE_REG", 0x4809605c},
	{"MCBSPLP_RCERF_REG", 0x48096060},
	{"MCBSPLP_XCERE_REG", 0x48096064},
	{"MCBSPLP_XCERF_REG", 0x48096068},
	{"MCBSPLP_RCERG_REG", 0x4809606c},
	{"MCBSPLP_RCERH_REG", 0x48096070},
	{"MCBSPLP_XCERG_REG", 0x48096074},
	{"MCBSPLP_XCERH_REG", 0x48096078},
	{"MCBSPLP_REV_REG", 0x4809607c},
	{"MCBSPLP_RINTCLR_REG", 0x48096080},
	{"MCBSPLP_XINTCLR_REG", 0x48096084},
	{"MCBSPLP_ROVFLCLR_REG", 0x48096088},
	{"MCBSPLP_SYSCONFIG_REG", 0x4809608c},
	{"MCBSPLP_THRSH2_REG", 0x48096090},
	{"MCBSPLP_THRSH1_REG", 0x48096094},
	{"MCBSPLP_IRQSTATUS_REG", 0x480960a0},
	{"MCBSPLP_IRQENABLE_REG", 0x480960a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x480960a8},
	{"MCBSPLP_XCCR_REG", 0x480960ac},
	{"MCBSPLP_RCCR_REG", 0x480960b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x480960b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x480960b8},
};
void omap4_regdump_mcbsp4_l4_perinterconnect(void) {
	pr_info("mcbsp4_l4_perinterconnect:\n");
	regdump(regdata_mcbsp4_l4_perinterconnect, ARRAY_SIZE(regdata_mcbsp4_l4_perinterconnect));
}

const struct reginfo regdata_mcbsp1_l3interconnect[] = {
	{"MCBSPLP_DRR_REG", 0x49022000},
	{"MCBSPLP_DXR_REG", 0x49022008},
	{"MCBSPLP_SPCR2_REG", 0x49022010},
	{"MCBSPLP_SPCR1_REG", 0x49022014},
	{"MCBSPLP_RCR2_REG", 0x49022018},
	{"MCBSPLP_RCR1_REG", 0x4902201c},
	{"MCBSPLP_XCR2_REG", 0x49022020},
	{"MCBSPLP_XCR1_REG", 0x49022024},
	{"MCBSPLP_SRGR2_REG", 0x49022028},
	{"MCBSPLP_SRGR1_REG", 0x4902202c},
	{"MCBSPLP_MCR2_REG", 0x49022030},
	{"MCBSPLP_MCR1_REG", 0x49022034},
	{"MCBSPLP_RCERA_REG", 0x49022038},
	{"MCBSPLP_RCERB_REG", 0x4902203c},
	{"MCBSPLP_XCERA_REG", 0x49022040},
	{"MCBSPLP_XCERB_REG", 0x49022044},
	{"MCBSPLP_PCR_REG", 0x49022048},
	{"MCBSPLP_RCERC_REG", 0x4902204c},
	{"MCBSPLP_RCERD_REG", 0x49022050},
	{"MCBSPLP_XCERC_REG", 0x49022054},
	{"MCBSPLP_XCERD_REG", 0x49022058},
	{"MCBSPLP_RCERE_REG", 0x4902205c},
	{"MCBSPLP_RCERF_REG", 0x49022060},
	{"MCBSPLP_XCERE_REG", 0x49022064},
	{"MCBSPLP_XCERF_REG", 0x49022068},
	{"MCBSPLP_RCERG_REG", 0x4902206c},
	{"MCBSPLP_RCERH_REG", 0x49022070},
	{"MCBSPLP_XCERG_REG", 0x49022074},
	{"MCBSPLP_XCERH_REG", 0x49022078},
	{"MCBSPLP_REV_REG", 0x4902207c},
	{"MCBSPLP_RINTCLR_REG", 0x49022080},
	{"MCBSPLP_XINTCLR_REG", 0x49022084},
	{"MCBSPLP_ROVFLCLR_REG", 0x49022088},
	{"MCBSPLP_SYSCONFIG_REG", 0x4902208c},
	{"MCBSPLP_THRSH2_REG", 0x49022090},
	{"MCBSPLP_THRSH1_REG", 0x49022094},
	{"MCBSPLP_IRQSTATUS_REG", 0x490220a0},
	{"MCBSPLP_IRQENABLE_REG", 0x490220a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x490220a8},
	{"MCBSPLP_XCCR_REG", 0x490220ac},
	{"MCBSPLP_RCCR_REG", 0x490220b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x490220b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x490220b8},
};
void omap4_regdump_mcbsp1_l3interconnect(void) {
	pr_info("mcbsp1_l3interconnect:\n");
	regdump(regdata_mcbsp1_l3interconnect, ARRAY_SIZE(regdata_mcbsp1_l3interconnect));
}

const struct reginfo regdata_mcbsp2_l3interconnect[] = {
	{"MCBSPLP_DRR_REG", 0x49024000},
	{"MCBSPLP_DXR_REG", 0x49024008},
	{"MCBSPLP_SPCR2_REG", 0x49024010},
	{"MCBSPLP_SPCR1_REG", 0x49024014},
	{"MCBSPLP_RCR2_REG", 0x49024018},
	{"MCBSPLP_RCR1_REG", 0x4902401c},
	{"MCBSPLP_XCR2_REG", 0x49024020},
	{"MCBSPLP_XCR1_REG", 0x49024024},
	{"MCBSPLP_SRGR2_REG", 0x49024028},
	{"MCBSPLP_SRGR1_REG", 0x4902402c},
	{"MCBSPLP_MCR2_REG", 0x49024030},
	{"MCBSPLP_MCR1_REG", 0x49024034},
	{"MCBSPLP_RCERA_REG", 0x49024038},
	{"MCBSPLP_RCERB_REG", 0x4902403c},
	{"MCBSPLP_XCERA_REG", 0x49024040},
	{"MCBSPLP_XCERB_REG", 0x49024044},
	{"MCBSPLP_PCR_REG", 0x49024048},
	{"MCBSPLP_RCERC_REG", 0x4902404c},
	{"MCBSPLP_RCERD_REG", 0x49024050},
	{"MCBSPLP_XCERC_REG", 0x49024054},
	{"MCBSPLP_XCERD_REG", 0x49024058},
	{"MCBSPLP_RCERE_REG", 0x4902405c},
	{"MCBSPLP_RCERF_REG", 0x49024060},
	{"MCBSPLP_XCERE_REG", 0x49024064},
	{"MCBSPLP_XCERF_REG", 0x49024068},
	{"MCBSPLP_RCERG_REG", 0x4902406c},
	{"MCBSPLP_RCERH_REG", 0x49024070},
	{"MCBSPLP_XCERG_REG", 0x49024074},
	{"MCBSPLP_XCERH_REG", 0x49024078},
	{"MCBSPLP_REV_REG", 0x4902407c},
	{"MCBSPLP_RINTCLR_REG", 0x49024080},
	{"MCBSPLP_XINTCLR_REG", 0x49024084},
	{"MCBSPLP_ROVFLCLR_REG", 0x49024088},
	{"MCBSPLP_SYSCONFIG_REG", 0x4902408c},
	{"MCBSPLP_THRSH2_REG", 0x49024090},
	{"MCBSPLP_THRSH1_REG", 0x49024094},
	{"MCBSPLP_IRQSTATUS_REG", 0x490240a0},
	{"MCBSPLP_IRQENABLE_REG", 0x490240a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x490240a8},
	{"MCBSPLP_XCCR_REG", 0x490240ac},
	{"MCBSPLP_RCCR_REG", 0x490240b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x490240b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x490240b8},
};
void omap4_regdump_mcbsp2_l3interconnect(void) {
	pr_info("mcbsp2_l3interconnect:\n");
	regdump(regdata_mcbsp2_l3interconnect, ARRAY_SIZE(regdata_mcbsp2_l3interconnect));
}

const struct reginfo regdata_mcbsp3_l3interconnect[] = {
	{"MCBSPLP_DRR_REG", 0x49026000},
	{"MCBSPLP_DXR_REG", 0x49026008},
	{"MCBSPLP_SPCR2_REG", 0x49026010},
	{"MCBSPLP_SPCR1_REG", 0x49026014},
	{"MCBSPLP_RCR2_REG", 0x49026018},
	{"MCBSPLP_RCR1_REG", 0x4902601c},
	{"MCBSPLP_XCR2_REG", 0x49026020},
	{"MCBSPLP_XCR1_REG", 0x49026024},
	{"MCBSPLP_SRGR2_REG", 0x49026028},
	{"MCBSPLP_SRGR1_REG", 0x4902602c},
	{"MCBSPLP_MCR2_REG", 0x49026030},
	{"MCBSPLP_MCR1_REG", 0x49026034},
	{"MCBSPLP_RCERA_REG", 0x49026038},
	{"MCBSPLP_RCERB_REG", 0x4902603c},
	{"MCBSPLP_XCERA_REG", 0x49026040},
	{"MCBSPLP_XCERB_REG", 0x49026044},
	{"MCBSPLP_PCR_REG", 0x49026048},
	{"MCBSPLP_RCERC_REG", 0x4902604c},
	{"MCBSPLP_RCERD_REG", 0x49026050},
	{"MCBSPLP_XCERC_REG", 0x49026054},
	{"MCBSPLP_XCERD_REG", 0x49026058},
	{"MCBSPLP_RCERE_REG", 0x4902605c},
	{"MCBSPLP_RCERF_REG", 0x49026060},
	{"MCBSPLP_XCERE_REG", 0x49026064},
	{"MCBSPLP_XCERF_REG", 0x49026068},
	{"MCBSPLP_RCERG_REG", 0x4902606c},
	{"MCBSPLP_RCERH_REG", 0x49026070},
	{"MCBSPLP_XCERG_REG", 0x49026074},
	{"MCBSPLP_XCERH_REG", 0x49026078},
	{"MCBSPLP_REV_REG", 0x4902607c},
	{"MCBSPLP_RINTCLR_REG", 0x49026080},
	{"MCBSPLP_XINTCLR_REG", 0x49026084},
	{"MCBSPLP_ROVFLCLR_REG", 0x49026088},
	{"MCBSPLP_SYSCONFIG_REG", 0x4902608c},
	{"MCBSPLP_THRSH2_REG", 0x49026090},
	{"MCBSPLP_THRSH1_REG", 0x49026094},
	{"MCBSPLP_IRQSTATUS_REG", 0x490260a0},
	{"MCBSPLP_IRQENABLE_REG", 0x490260a4},
	{"MCBSPLP_WAKEUPEN_REG", 0x490260a8},
	{"MCBSPLP_XCCR_REG", 0x490260ac},
	{"MCBSPLP_RCCR_REG", 0x490260b0},
	{"MCBSPLP_XBUFFSTAT_REG", 0x490260b4},
	{"MCBSPLP_RBUFFSTAT_REG", 0x490260b8},
};
void omap4_regdump_mcbsp3_l3interconnect(void) {
	pr_info("mcbsp3_l3interconnect:\n");
	regdump(regdata_mcbsp3_l3interconnect, ARRAY_SIZE(regdata_mcbsp3_l3interconnect));
}

const struct reginfo regdata_mcpdm_dsp[] = {
	{"MCPDM_REVISION", 0x00032000},
	{"MCPDM_SYSCONFIG", 0x00032010},
	{"MCPDM_IRQSTATUS_RAW", 0x00032024},
	{"MCPDM_IRQSTATUS", 0x00032028},
	{"MCPDM_IRQENABLE_SET", 0x0003202c},
	{"MCPDM_IRQENABLE_CLR", 0x00032030},
	{"MCPDM_IRQWAKEEN", 0x00032034},
	{"MCPDM_DMAENABLE_SET", 0x00032038},
	{"MCPDM_DMAENABLE_CLR", 0x0003203c},
	{"MCPDM_DMAWAKEEN", 0x00032040},
	{"MCPDM_CTRL", 0x00032044},
	{"MCPDM_DN_DATA", 0x00032048},
	{"MCPDM_UP_DATA", 0x0003204c},
	{"MCPDM_FIFO_CTRL_DN", 0x00032050},
	{"MCPDM_FIFO_CTRL_UP", 0x00032054},
	{"MCPDM_DN_OFFSET", 0x00032058},
};
void omap4_regdump_mcpdm_dsp(void) {
	pr_info("mcpdm_dsp:\n");
	regdump(regdata_mcpdm_dsp, ARRAY_SIZE(regdata_mcpdm_dsp));
}

const struct reginfo regdata_mcpdm_cortex_a9[] = {
	{"MCPDM_REVISION", 0x40132000},
	{"MCPDM_SYSCONFIG", 0x40132010},
	{"MCPDM_IRQSTATUS_RAW", 0x40132024},
	{"MCPDM_IRQSTATUS", 0x40132028},
	{"MCPDM_IRQENABLE_SET", 0x4013202c},
	{"MCPDM_IRQENABLE_CLR", 0x40132030},
	{"MCPDM_IRQWAKEEN", 0x40132034},
	{"MCPDM_DMAENABLE_SET", 0x40132038},
	{"MCPDM_DMAENABLE_CLR", 0x4013203c},
	{"MCPDM_DMAWAKEEN", 0x40132040},
	{"MCPDM_CTRL", 0x40132044},
	{"MCPDM_DN_DATA", 0x40132048},
	{"MCPDM_UP_DATA", 0x4013204c},
	{"MCPDM_FIFO_CTRL_DN", 0x40132050},
	{"MCPDM_FIFO_CTRL_UP", 0x40132054},
	{"MCPDM_DN_OFFSET", 0x40132058},
};
void omap4_regdump_mcpdm_cortex_a9(void) {
	pr_info("mcpdm_cortex_a9:\n");
	regdump(regdata_mcpdm_cortex_a9, ARRAY_SIZE(regdata_mcpdm_cortex_a9));
}

const struct reginfo regdata_mcpdm_l3interconnect[] = {
	{"MCPDM_REVISION", 0x49032000},
	{"MCPDM_SYSCONFIG", 0x49032010},
	{"MCPDM_IRQSTATUS_RAW", 0x49032024},
	{"MCPDM_IRQSTATUS", 0x49032028},
	{"MCPDM_IRQENABLE_SET", 0x4903202c},
	{"MCPDM_IRQENABLE_CLR", 0x49032030},
	{"MCPDM_IRQWAKEEN", 0x49032034},
	{"MCPDM_DMAENABLE_SET", 0x49032038},
	{"MCPDM_DMAENABLE_CLR", 0x4903203c},
	{"MCPDM_DMAWAKEEN", 0x49032040},
	{"MCPDM_CTRL", 0x49032044},
	{"MCPDM_DN_DATA", 0x49032048},
	{"MCPDM_UP_DATA", 0x4903204c},
	{"MCPDM_FIFO_CTRL_DN", 0x49032050},
	{"MCPDM_FIFO_CTRL_UP", 0x49032054},
	{"MCPDM_DN_OFFSET", 0x49032058},
};
void omap4_regdump_mcpdm_l3interconnect(void) {
	pr_info("mcpdm_l3interconnect:\n");
	regdump(regdata_mcpdm_l3interconnect, ARRAY_SIZE(regdata_mcpdm_l3interconnect));
}

const struct reginfo regdata_dmic_dsp[] = {
	{"DMIC_REVISION", 0x0002e000},
	{"DMIC_SYSCONFIG", 0x0002e010},
	{"DMIC_IRQSTATUS_RAW", 0x0002e024},
	{"DMIC_IRQSTATUS", 0x0002e028},
	{"DMIC_IRQENABLE_SET", 0x0002e02c},
	{"DMIC_IRQENABLE_CLR", 0x0002e030},
	{"DMIC_IRQWAKEEN", 0x0002e034},
	{"DMIC_DMAENABLE_SET", 0x0002e038},
	{"DMIC_DMAENABLE_CLR", 0x0002e03c},
	{"DMIC_DMAWAKEEN", 0x0002e040},
	{"DMIC_CTRL", 0x0002e044},
	{"DMIC_DATA_REG", 0x0002e048},
	{"DMIC_FIFO_CTRL", 0x0002e04c},
	{"DMIC_FIFO_DMIC1R_DATA", 0x0002e050},
	{"DMIC_FIFO_DMIC1L_DATA", 0x0002e054},
	{"DMIC_FIFO_DMIC2R_DATA", 0x0002e058},
	{"DMIC_FIFO_DMIC2L_DATA", 0x0002e05c},
	{"DMIC_FIFO_DMIC3R_DATA", 0x0002e060},
	{"DMIC_FIFO_DMIC3L_DATA", 0x0002e064},
};
void omap4_regdump_dmic_dsp(void) {
	pr_info("dmic_dsp:\n");
	regdump(regdata_dmic_dsp, ARRAY_SIZE(regdata_dmic_dsp));
}

const struct reginfo regdata_dmic_cortex_a9[] = {
	{"DMIC_REVISION", 0x4012e000},
	{"DMIC_SYSCONFIG", 0x4012e010},
	{"DMIC_IRQSTATUS_RAW", 0x4012e024},
	{"DMIC_IRQSTATUS", 0x4012e028},
	{"DMIC_IRQENABLE_SET", 0x4012e02c},
	{"DMIC_IRQENABLE_CLR", 0x4012e030},
	{"DMIC_IRQWAKEEN", 0x4012e034},
	{"DMIC_DMAENABLE_SET", 0x4012e038},
	{"DMIC_DMAENABLE_CLR", 0x4012e03c},
	{"DMIC_DMAWAKEEN", 0x4012e040},
	{"DMIC_CTRL", 0x4012e044},
	{"DMIC_DATA_REG", 0x4012e048},
	{"DMIC_FIFO_CTRL", 0x4012e04c},
	{"DMIC_FIFO_DMIC1R_DATA", 0x4012e050},
	{"DMIC_FIFO_DMIC1L_DATA", 0x4012e054},
	{"DMIC_FIFO_DMIC2R_DATA", 0x4012e058},
	{"DMIC_FIFO_DMIC2L_DATA", 0x4012e05c},
	{"DMIC_FIFO_DMIC3R_DATA", 0x4012e060},
	{"DMIC_FIFO_DMIC3L_DATA", 0x4012e064},
};
void omap4_regdump_dmic_cortex_a9(void) {
	pr_info("dmic_cortex_a9:\n");
	regdump(regdata_dmic_cortex_a9, ARRAY_SIZE(regdata_dmic_cortex_a9));
}

const struct reginfo regdata_dmic_l3interconnect[] = {
	{"DMIC_REVISION", 0x4902e000},
	{"DMIC_SYSCONFIG", 0x4902e010},
	{"DMIC_IRQSTATUS_RAW", 0x4902e024},
	{"DMIC_IRQSTATUS", 0x4902e028},
	{"DMIC_IRQENABLE_SET", 0x4902e02c},
	{"DMIC_IRQENABLE_CLR", 0x4902e030},
	{"DMIC_IRQWAKEEN", 0x4902e034},
	{"DMIC_DMAENABLE_SET", 0x4902e038},
	{"DMIC_DMAENABLE_CLR", 0x4902e03c},
	{"DMIC_DMAWAKEEN", 0x4902e040},
	{"DMIC_CTRL", 0x4902e044},
	{"DMIC_DATA_REG", 0x4902e048},
	{"DMIC_FIFO_CTRL", 0x4902e04c},
	{"DMIC_FIFO_DMIC1R_DATA", 0x4902e050},
	{"DMIC_FIFO_DMIC1L_DATA", 0x4902e054},
	{"DMIC_FIFO_DMIC2R_DATA", 0x4902e058},
	{"DMIC_FIFO_DMIC2L_DATA", 0x4902e05c},
	{"DMIC_FIFO_DMIC3R_DATA", 0x4902e060},
	{"DMIC_FIFO_DMIC3L_DATA", 0x4902e064},
};
void omap4_regdump_dmic_l3interconnect(void) {
	pr_info("dmic_l3interconnect:\n");
	regdump(regdata_dmic_l3interconnect, ARRAY_SIZE(regdata_dmic_l3interconnect));
}

const struct reginfo regdata_mcasp_dsp[] = {
	{"MCASP_PID", 0x01d28000},
	{"MCASP_SYSCONFIG", 0x01d28004},
	{"MCASP_PFUNC", 0x01d28010},
	{"MCASP_PDIR", 0x01d28014},
	{"MCASP_PDOUT", 0x01d28018},
	{"MCASP_PDIN", 0x01d2801c},
	{"MCASP_PDSET", 0x01d2801c},
	{"MCASP_PDCLR", 0x01d28020},
	{"MCASP_GBLCTL", 0x01d28044},
	{"MCASP_AMUTE", 0x01d28048},
	{"MCASP_TXDITCTL", 0x01d28050},
	{"MCASP_TXMASK", 0x01d280a4},
	{"MCASP_TXFMT", 0x01d280a8},
	{"MCASP_TXFMCTL", 0x01d280ac},
	{"MCASP_ACLKXCTL", 0x01d280b0},
	{"MCASP_AHCLKXCTL", 0x01d280b4},
	{"MCASP_TXTDM", 0x01d280b8},
	{"MCASP_EVTCTLX", 0x01d280bc},
	{"MCASP_TXSTAT", 0x01d280c0},
	{"MCASP_TXTDMSLOT", 0x01d280c4},
	{"MCASP_TXCLKCHK", 0x01d280c8},
	{"MCASP_TXEVTCTL", 0x01d280cc},
	{"MCASP_XRSRCTL0", 0x01d28180},
	{"MCASP_TXBUF0", 0x01d28200},
};
void omap4_regdump_mcasp_dsp(void) {
	pr_info("mcasp_dsp:\n");
	regdump(regdata_mcasp_dsp, ARRAY_SIZE(regdata_mcasp_dsp));
	omap4_regdump_mcasp_dsp_channel_0();
	omap4_regdump_mcasp_dsp_channel_1();
	omap4_regdump_mcasp_dsp_channel_2();
	omap4_regdump_mcasp_dsp_channel_3();
	omap4_regdump_mcasp_dsp_channel_4();
	omap4_regdump_mcasp_dsp_channel_5();
}

const struct reginfo regdata_mcasp_dsp_channel_0[] = {
	{"MCASP_DITCSRAi_0", 0x01d28100},
	{"MCASP_DITCSRBi_0", 0x01d28118},
	{"MCASP_DITUDRAi_0", 0x01d28130},
	{"MCASP_DITUDRBi_0", 0x01d28148},
};
void omap4_regdump_mcasp_dsp_channel_0(void) {
	pr_info("mcasp_dsp_channel_0:\n");
	regdump(regdata_mcasp_dsp_channel_0, ARRAY_SIZE(regdata_mcasp_dsp_channel_0));
}

const struct reginfo regdata_mcasp_dsp_channel_1[] = {
	{"MCASP_DITCSRAi_1", 0x01d28104},
	{"MCASP_DITCSRBi_1", 0x01d2811c},
	{"MCASP_DITUDRAi_1", 0x01d28134},
	{"MCASP_DITUDRBi_1", 0x01d2814c},
};
void omap4_regdump_mcasp_dsp_channel_1(void) {
	pr_info("mcasp_dsp_channel_1:\n");
	regdump(regdata_mcasp_dsp_channel_1, ARRAY_SIZE(regdata_mcasp_dsp_channel_1));
}

const struct reginfo regdata_mcasp_dsp_channel_2[] = {
	{"MCASP_DITCSRAi_2", 0x01d28108},
	{"MCASP_DITCSRBi_2", 0x01d28120},
	{"MCASP_DITUDRAi_2", 0x01d28138},
	{"MCASP_DITUDRBi_2", 0x01d28150},
};
void omap4_regdump_mcasp_dsp_channel_2(void) {
	pr_info("mcasp_dsp_channel_2:\n");
	regdump(regdata_mcasp_dsp_channel_2, ARRAY_SIZE(regdata_mcasp_dsp_channel_2));
}

const struct reginfo regdata_mcasp_dsp_channel_3[] = {
	{"MCASP_DITCSRAi_3", 0x01d2810c},
	{"MCASP_DITCSRBi_3", 0x01d28124},
	{"MCASP_DITUDRAi_3", 0x01d2813c},
	{"MCASP_DITUDRBi_3", 0x01d28154},
};
void omap4_regdump_mcasp_dsp_channel_3(void) {
	pr_info("mcasp_dsp_channel_3:\n");
	regdump(regdata_mcasp_dsp_channel_3, ARRAY_SIZE(regdata_mcasp_dsp_channel_3));
}

const struct reginfo regdata_mcasp_dsp_channel_4[] = {
	{"MCASP_DITCSRAi_4", 0x01d28110},
	{"MCASP_DITCSRBi_4", 0x01d28128},
	{"MCASP_DITUDRAi_4", 0x01d28140},
	{"MCASP_DITUDRBi_4", 0x01d28158},
};
void omap4_regdump_mcasp_dsp_channel_4(void) {
	pr_info("mcasp_dsp_channel_4:\n");
	regdump(regdata_mcasp_dsp_channel_4, ARRAY_SIZE(regdata_mcasp_dsp_channel_4));
}

const struct reginfo regdata_mcasp_dsp_channel_5[] = {
	{"MCASP_DITCSRAi_5", 0x01d28114},
	{"MCASP_DITCSRBi_5", 0x01d2812c},
	{"MCASP_DITUDRAi_5", 0x01d28144},
	{"MCASP_DITUDRBi_5", 0x01d2815c},
};
void omap4_regdump_mcasp_dsp_channel_5(void) {
	pr_info("mcasp_dsp_channel_5:\n");
	regdump(regdata_mcasp_dsp_channel_5, ARRAY_SIZE(regdata_mcasp_dsp_channel_5));
}

const struct reginfo regdata_mcasp_cortex_a9[] = {
	{"MCASP_PID", 0x40128000},
	{"MCASP_SYSCONFIG", 0x40128004},
	{"MCASP_PFUNC", 0x40128010},
	{"MCASP_PDIR", 0x40128014},
	{"MCASP_PDOUT", 0x40128018},
	{"MCASP_PDIN", 0x4012801c},
	{"MCASP_PDSET", 0x4012801c},
	{"MCASP_PDCLR", 0x40128020},
	{"MCASP_GBLCTL", 0x40128044},
	{"MCASP_AMUTE", 0x40128048},
	{"MCASP_TXDITCTL", 0x40128050},
	{"MCASP_TXMASK", 0x401280a4},
	{"MCASP_TXFMT", 0x401280a8},
	{"MCASP_TXFMCTL", 0x401280ac},
	{"MCASP_ACLKXCTL", 0x401280b0},
	{"MCASP_AHCLKXCTL", 0x401280b4},
	{"MCASP_TXTDM", 0x401280b8},
	{"MCASP_EVTCTLX", 0x401280bc},
	{"MCASP_TXSTAT", 0x401280c0},
	{"MCASP_TXTDMSLOT", 0x401280c4},
	{"MCASP_TXCLKCHK", 0x401280c8},
	{"MCASP_TXEVTCTL", 0x401280cc},
	{"MCASP_XRSRCTL0", 0x40128180},
	{"MCASP_TXBUF0", 0x40128200},
};
void omap4_regdump_mcasp_cortex_a9(void) {
	pr_info("mcasp_cortex_a9:\n");
	regdump(regdata_mcasp_cortex_a9, ARRAY_SIZE(regdata_mcasp_cortex_a9));
	omap4_regdump_mcasp_cortex_a9_channel_0();
	omap4_regdump_mcasp_cortex_a9_channel_1();
	omap4_regdump_mcasp_cortex_a9_channel_2();
	omap4_regdump_mcasp_cortex_a9_channel_3();
	omap4_regdump_mcasp_cortex_a9_channel_4();
	omap4_regdump_mcasp_cortex_a9_channel_5();
}

const struct reginfo regdata_mcasp_cortex_a9_channel_0[] = {
	{"MCASP_DITCSRAi_0", 0x40128100},
	{"MCASP_DITCSRBi_0", 0x40128118},
	{"MCASP_DITUDRAi_0", 0x40128130},
	{"MCASP_DITUDRBi_0", 0x40128148},
};
void omap4_regdump_mcasp_cortex_a9_channel_0(void) {
	pr_info("mcasp_cortex_a9_channel_0:\n");
	regdump(regdata_mcasp_cortex_a9_channel_0, ARRAY_SIZE(regdata_mcasp_cortex_a9_channel_0));
}

const struct reginfo regdata_mcasp_cortex_a9_channel_1[] = {
	{"MCASP_DITCSRAi_1", 0x40128104},
	{"MCASP_DITCSRBi_1", 0x4012811c},
	{"MCASP_DITUDRAi_1", 0x40128134},
	{"MCASP_DITUDRBi_1", 0x4012814c},
};
void omap4_regdump_mcasp_cortex_a9_channel_1(void) {
	pr_info("mcasp_cortex_a9_channel_1:\n");
	regdump(regdata_mcasp_cortex_a9_channel_1, ARRAY_SIZE(regdata_mcasp_cortex_a9_channel_1));
}

const struct reginfo regdata_mcasp_cortex_a9_channel_2[] = {
	{"MCASP_DITCSRAi_2", 0x40128108},
	{"MCASP_DITCSRBi_2", 0x40128120},
	{"MCASP_DITUDRAi_2", 0x40128138},
	{"MCASP_DITUDRBi_2", 0x40128150},
};
void omap4_regdump_mcasp_cortex_a9_channel_2(void) {
	pr_info("mcasp_cortex_a9_channel_2:\n");
	regdump(regdata_mcasp_cortex_a9_channel_2, ARRAY_SIZE(regdata_mcasp_cortex_a9_channel_2));
}

const struct reginfo regdata_mcasp_cortex_a9_channel_3[] = {
	{"MCASP_DITCSRAi_3", 0x4012810c},
	{"MCASP_DITCSRBi_3", 0x40128124},
	{"MCASP_DITUDRAi_3", 0x4012813c},
	{"MCASP_DITUDRBi_3", 0x40128154},
};
void omap4_regdump_mcasp_cortex_a9_channel_3(void) {
	pr_info("mcasp_cortex_a9_channel_3:\n");
	regdump(regdata_mcasp_cortex_a9_channel_3, ARRAY_SIZE(regdata_mcasp_cortex_a9_channel_3));
}

const struct reginfo regdata_mcasp_cortex_a9_channel_4[] = {
	{"MCASP_DITCSRAi_4", 0x40128110},
	{"MCASP_DITCSRBi_4", 0x40128128},
	{"MCASP_DITUDRAi_4", 0x40128140},
	{"MCASP_DITUDRBi_4", 0x40128158},
};
void omap4_regdump_mcasp_cortex_a9_channel_4(void) {
	pr_info("mcasp_cortex_a9_channel_4:\n");
	regdump(regdata_mcasp_cortex_a9_channel_4, ARRAY_SIZE(regdata_mcasp_cortex_a9_channel_4));
}

const struct reginfo regdata_mcasp_cortex_a9_channel_5[] = {
	{"MCASP_DITCSRAi_5", 0x40128114},
	{"MCASP_DITCSRBi_5", 0x4012812c},
	{"MCASP_DITUDRAi_5", 0x40128144},
	{"MCASP_DITUDRBi_5", 0x4012815c},
};
void omap4_regdump_mcasp_cortex_a9_channel_5(void) {
	pr_info("mcasp_cortex_a9_channel_5:\n");
	regdump(regdata_mcasp_cortex_a9_channel_5, ARRAY_SIZE(regdata_mcasp_cortex_a9_channel_5));
}

const struct reginfo regdata_mcasp_l3interconnect[] = {
	{"MCASP_PID", 0x49028000},
	{"MCASP_SYSCONFIG", 0x49028004},
	{"MCASP_PFUNC", 0x49028010},
	{"MCASP_PDIR", 0x49028014},
	{"MCASP_PDOUT", 0x49028018},
	{"MCASP_PDIN", 0x4902801c},
	{"MCASP_PDSET", 0x4902801c},
	{"MCASP_PDCLR", 0x49028020},
	{"MCASP_GBLCTL", 0x49028044},
	{"MCASP_AMUTE", 0x49028048},
	{"MCASP_TXDITCTL", 0x49028050},
	{"MCASP_TXMASK", 0x490280a4},
	{"MCASP_TXFMT", 0x490280a8},
	{"MCASP_TXFMCTL", 0x490280ac},
	{"MCASP_ACLKXCTL", 0x490280b0},
	{"MCASP_AHCLKXCTL", 0x490280b4},
	{"MCASP_TXTDM", 0x490280b8},
	{"MCASP_EVTCTLX", 0x490280bc},
	{"MCASP_TXSTAT", 0x490280c0},
	{"MCASP_TXTDMSLOT", 0x490280c4},
	{"MCASP_TXCLKCHK", 0x490280c8},
	{"MCASP_TXEVTCTL", 0x490280cc},
	{"MCASP_XRSRCTL0", 0x49028180},
	{"MCASP_TXBUF0", 0x49028200},
};
void omap4_regdump_mcasp_l3interconnect(void) {
	pr_info("mcasp_l3interconnect:\n");
	regdump(regdata_mcasp_l3interconnect, ARRAY_SIZE(regdata_mcasp_l3interconnect));
	omap4_regdump_mcasp_l3interconnect_channel_0();
	omap4_regdump_mcasp_l3interconnect_channel_1();
	omap4_regdump_mcasp_l3interconnect_channel_2();
	omap4_regdump_mcasp_l3interconnect_channel_3();
	omap4_regdump_mcasp_l3interconnect_channel_4();
	omap4_regdump_mcasp_l3interconnect_channel_5();
}

const struct reginfo regdata_mcasp_l3interconnect_channel_0[] = {
	{"MCASP_DITCSRAi_0", 0x49028100},
	{"MCASP_DITCSRBi_0", 0x49028118},
	{"MCASP_DITUDRAi_0", 0x49028130},
	{"MCASP_DITUDRBi_0", 0x49028148},
};
void omap4_regdump_mcasp_l3interconnect_channel_0(void) {
	pr_info("mcasp_l3interconnect_channel_0:\n");
	regdump(regdata_mcasp_l3interconnect_channel_0, ARRAY_SIZE(regdata_mcasp_l3interconnect_channel_0));
}

const struct reginfo regdata_mcasp_l3interconnect_channel_1[] = {
	{"MCASP_DITCSRAi_1", 0x49028104},
	{"MCASP_DITCSRBi_1", 0x4902811c},
	{"MCASP_DITUDRAi_1", 0x49028134},
	{"MCASP_DITUDRBi_1", 0x4902814c},
};
void omap4_regdump_mcasp_l3interconnect_channel_1(void) {
	pr_info("mcasp_l3interconnect_channel_1:\n");
	regdump(regdata_mcasp_l3interconnect_channel_1, ARRAY_SIZE(regdata_mcasp_l3interconnect_channel_1));
}

const struct reginfo regdata_mcasp_l3interconnect_channel_2[] = {
	{"MCASP_DITCSRAi_2", 0x49028108},
	{"MCASP_DITCSRBi_2", 0x49028120},
	{"MCASP_DITUDRAi_2", 0x49028138},
	{"MCASP_DITUDRBi_2", 0x49028150},
};
void omap4_regdump_mcasp_l3interconnect_channel_2(void) {
	pr_info("mcasp_l3interconnect_channel_2:\n");
	regdump(regdata_mcasp_l3interconnect_channel_2, ARRAY_SIZE(regdata_mcasp_l3interconnect_channel_2));
}

const struct reginfo regdata_mcasp_l3interconnect_channel_3[] = {
	{"MCASP_DITCSRAi_3", 0x4902810c},
	{"MCASP_DITCSRBi_3", 0x49028124},
	{"MCASP_DITUDRAi_3", 0x4902813c},
	{"MCASP_DITUDRBi_3", 0x49028154},
};
void omap4_regdump_mcasp_l3interconnect_channel_3(void) {
	pr_info("mcasp_l3interconnect_channel_3:\n");
	regdump(regdata_mcasp_l3interconnect_channel_3, ARRAY_SIZE(regdata_mcasp_l3interconnect_channel_3));
}

const struct reginfo regdata_mcasp_l3interconnect_channel_4[] = {
	{"MCASP_DITCSRAi_4", 0x49028110},
	{"MCASP_DITCSRBi_4", 0x49028128},
	{"MCASP_DITUDRAi_4", 0x49028140},
	{"MCASP_DITUDRBi_4", 0x49028158},
};
void omap4_regdump_mcasp_l3interconnect_channel_4(void) {
	pr_info("mcasp_l3interconnect_channel_4:\n");
	regdump(regdata_mcasp_l3interconnect_channel_4, ARRAY_SIZE(regdata_mcasp_l3interconnect_channel_4));
}

const struct reginfo regdata_mcasp_l3interconnect_channel_5[] = {
	{"MCASP_DITCSRAi_5", 0x49028114},
	{"MCASP_DITCSRBi_5", 0x4902812c},
	{"MCASP_DITUDRAi_5", 0x49028144},
	{"MCASP_DITUDRBi_5", 0x4902815c},
};
void omap4_regdump_mcasp_l3interconnect_channel_5(void) {
	pr_info("mcasp_l3interconnect_channel_5:\n");
	regdump(regdata_mcasp_l3interconnect_channel_5, ARRAY_SIZE(regdata_mcasp_l3interconnect_channel_5));
}

const struct reginfo regdata_slimbus2_l3interconnect[] = {
	{"SLIMBUS_CMP_REVISION", 0x48076000},
	{"SLIMBUS_CMP_HWINFO", 0x48076004},
	{"SLIMBUS_CMP_SYSCONFIG", 0x48076010},
	{"SLIMBUS_CMP_IRQSTATUS_RAW", 0x48076024},
	{"SLIMBUS_CMP_IRQSTATUS", 0x48076028},
	{"SLIMBUS_CMP_IRQENABLE_SET", 0x4807602c},
	{"SLIMBUS_CMP_IRQENABLE_CLR", 0x48076030},
	{"SLIMBUS_CMP_DMAENABLE_SET", 0x48076034},
	{"SLIMBUS_CMP_DMAENABLE_CLR", 0x48076038},
	{"SLIMBUS_CMP_IV", 0x48076040},
	{"SLIMBUS_CMP_MI_PC", 0x48076044},
	{"SLIMBUS_SMT_INFO", 0x48076050},
	{"SLIMBUS_SMT_MESSAGE", 0x48076054},
	{"SLIMBUS_SMT_CONTROL", 0x48076058},
	{"SLIMBUS_SMT_FIFO_SETUP", 0x4807605c},
	{"SLIMBUS_SMR_INFO", 0x48076060},
	{"SLIMBUS_SMR_MESSAGE", 0x48076064},
	{"SLIMBUS_SMR_CONTROL", 0x48076068},
	{"SLIMBUS_SMR_FIFO_SETUP", 0x4807606c},
	{"SLIMBUS_FL_INFO", 0x48076070},
	{"SLIMBUS_FL_CONTROL", 0x48076074},
	{"SLIMBUS_FL_SM", 0x48076078},
	{"SLIMBUS_FL_CG", 0x4807607c},
	{"SLIMBUS_FL_RF", 0x48076080},
	{"SLIMBUS_FR_INFO", 0x48076090},
	{"SLIMBUS_FR_CLOCK_SOURCE", 0x48076094},
	{"SLIMBUS_FR_CONTROL", 0x48076098},
	{"SLIMBUS_FR_FRAMER_HANDOVER", 0x4807609c},
	{"SLIMBUS_FR_CLOCK_PAUSE", 0x480760a0},
};
void omap4_regdump_slimbus2_l3interconnect(void) {
	pr_info("slimbus2_l3interconnect:\n");
	regdump(regdata_slimbus2_l3interconnect, ARRAY_SIZE(regdata_slimbus2_l3interconnect));
	omap4_regdump_slimbus2_l3interconnect_channel_0();
	omap4_regdump_slimbus2_l3interconnect_channel_1();
	omap4_regdump_slimbus2_l3interconnect_channel_2();
	omap4_regdump_slimbus2_l3interconnect_channel_3();
	omap4_regdump_slimbus2_l3interconnect_channel_4();
	omap4_regdump_slimbus2_l3interconnect_channel_5();
	omap4_regdump_slimbus2_l3interconnect_channel_6();
}

const struct reginfo regdata_slimbus2_l3interconnect_channel_0[] = {
	{"SLIMBUS_DCR_CONFIG1_j_0", 0x48076294},
	{"SLIMBUS_DCR_CONFIG2_j_0", 0x48076298},
	{"SLIMBUS_DCR_DATA_j_0", 0x4807629c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_0", 0x48076284},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_0", 0x48076288},
	{"SLIMBUS_DCR_FIFO_STATUS_j_0", 0x4807628c},
	{"SLIMBUS_DCR_INFO_j_0", 0x48076280},
	{"SLIMBUS_DCR_MAP_j_0", 0x48076290},
	{"SLIMBUS_DCT_CONFIG1_j_0", 0x48076214},
	{"SLIMBUS_DCT_CONFIG2_j_0", 0x48076218},
	{"SLIMBUS_DCT_DATA_j_0", 0x4807621c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_0", 0x48076204},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_0", 0x48076208},
	{"SLIMBUS_DCT_FIFO_STATUS_j_0", 0x4807620c},
	{"SLIMBUS_DCT_INFO_j_0", 0x48076200},
	{"SLIMBUS_DCT_MAP_j_0", 0x48076210},
	{"SLIMBUS_DEV_EA_HI_i_0", 0x48076108},
	{"SLIMBUS_DEV_EA_LO_i_0", 0x48076104},
	{"SLIMBUS_DEV_LA_i_0", 0x48076100},
};
void omap4_regdump_slimbus2_l3interconnect_channel_0(void) {
	pr_info("slimbus2_l3interconnect_channel_0:\n");
	regdump(regdata_slimbus2_l3interconnect_channel_0, ARRAY_SIZE(regdata_slimbus2_l3interconnect_channel_0));
}

const struct reginfo regdata_slimbus2_l3interconnect_channel_1[] = {
	{"SLIMBUS_DCR_CONFIG1_j_1", 0x480762b4},
	{"SLIMBUS_DCR_CONFIG2_j_1", 0x480762b8},
	{"SLIMBUS_DCR_DATA_j_1", 0x480762bc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_1", 0x480762a4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_1", 0x480762a8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_1", 0x480762ac},
	{"SLIMBUS_DCR_INFO_j_1", 0x480762a0},
	{"SLIMBUS_DCR_MAP_j_1", 0x480762b0},
	{"SLIMBUS_DCT_CONFIG1_j_1", 0x48076234},
	{"SLIMBUS_DCT_CONFIG2_j_1", 0x48076238},
	{"SLIMBUS_DCT_DATA_j_1", 0x4807623c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_1", 0x48076224},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_1", 0x48076228},
	{"SLIMBUS_DCT_FIFO_STATUS_j_1", 0x4807622c},
	{"SLIMBUS_DCT_INFO_j_1", 0x48076220},
	{"SLIMBUS_DCT_MAP_j_1", 0x48076230},
	{"SLIMBUS_DEV_EA_HI_i_1", 0x48076118},
	{"SLIMBUS_DEV_EA_LO_i_1", 0x48076114},
	{"SLIMBUS_DEV_LA_i_1", 0x48076110},
};
void omap4_regdump_slimbus2_l3interconnect_channel_1(void) {
	pr_info("slimbus2_l3interconnect_channel_1:\n");
	regdump(regdata_slimbus2_l3interconnect_channel_1, ARRAY_SIZE(regdata_slimbus2_l3interconnect_channel_1));
}

const struct reginfo regdata_slimbus2_l3interconnect_channel_2[] = {
	{"SLIMBUS_DCR_CONFIG1_j_2", 0x480762d4},
	{"SLIMBUS_DCR_CONFIG2_j_2", 0x480762d8},
	{"SLIMBUS_DCR_DATA_j_2", 0x480762dc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_2", 0x480762c4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_2", 0x480762c8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_2", 0x480762cc},
	{"SLIMBUS_DCR_INFO_j_2", 0x480762c0},
	{"SLIMBUS_DCR_MAP_j_2", 0x480762d0},
	{"SLIMBUS_DCT_CONFIG1_j_2", 0x48076254},
	{"SLIMBUS_DCT_CONFIG2_j_2", 0x48076258},
	{"SLIMBUS_DCT_DATA_j_2", 0x4807625c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_2", 0x48076244},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_2", 0x48076248},
	{"SLIMBUS_DCT_FIFO_STATUS_j_2", 0x4807624c},
	{"SLIMBUS_DCT_INFO_j_2", 0x48076240},
	{"SLIMBUS_DCT_MAP_j_2", 0x48076250},
	{"SLIMBUS_DEV_EA_HI_i_2", 0x48076128},
	{"SLIMBUS_DEV_EA_LO_i_2", 0x48076124},
	{"SLIMBUS_DEV_LA_i_2", 0x48076120},
};
void omap4_regdump_slimbus2_l3interconnect_channel_2(void) {
	pr_info("slimbus2_l3interconnect_channel_2:\n");
	regdump(regdata_slimbus2_l3interconnect_channel_2, ARRAY_SIZE(regdata_slimbus2_l3interconnect_channel_2));
}

const struct reginfo regdata_slimbus2_l3interconnect_channel_3[] = {
	{"SLIMBUS_DCR_CONFIG1_j_3", 0x480762f4},
	{"SLIMBUS_DCR_CONFIG2_j_3", 0x480762f8},
	{"SLIMBUS_DCR_DATA_j_3", 0x480762fc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_3", 0x480762e4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_3", 0x480762e8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_3", 0x480762ec},
	{"SLIMBUS_DCR_INFO_j_3", 0x480762e0},
	{"SLIMBUS_DCR_MAP_j_3", 0x480762f0},
	{"SLIMBUS_DCT_CONFIG1_j_3", 0x48076274},
	{"SLIMBUS_DCT_CONFIG2_j_3", 0x48076278},
	{"SLIMBUS_DCT_DATA_j_3", 0x4807627c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_3", 0x48076264},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_3", 0x48076268},
	{"SLIMBUS_DCT_FIFO_STATUS_j_3", 0x4807626c},
	{"SLIMBUS_DCT_INFO_j_3", 0x48076260},
	{"SLIMBUS_DCT_MAP_j_3", 0x48076270},
	{"SLIMBUS_DEV_EA_HI_i_3", 0x48076138},
	{"SLIMBUS_DEV_EA_LO_i_3", 0x48076134},
	{"SLIMBUS_DEV_LA_i_3", 0x48076130},
};
void omap4_regdump_slimbus2_l3interconnect_channel_3(void) {
	pr_info("slimbus2_l3interconnect_channel_3:\n");
	regdump(regdata_slimbus2_l3interconnect_channel_3, ARRAY_SIZE(regdata_slimbus2_l3interconnect_channel_3));
}

const struct reginfo regdata_slimbus2_l3interconnect_channel_4[] = {
	{"SLIMBUS_DEV_EA_HI_i_4", 0x48076148},
	{"SLIMBUS_DEV_EA_LO_i_4", 0x48076144},
	{"SLIMBUS_DEV_LA_i_4", 0x48076140},
};
void omap4_regdump_slimbus2_l3interconnect_channel_4(void) {
	pr_info("slimbus2_l3interconnect_channel_4:\n");
	regdump(regdata_slimbus2_l3interconnect_channel_4, ARRAY_SIZE(regdata_slimbus2_l3interconnect_channel_4));
}

const struct reginfo regdata_slimbus2_l3interconnect_channel_5[] = {
	{"SLIMBUS_DEV_EA_HI_i_5", 0x48076158},
	{"SLIMBUS_DEV_EA_LO_i_5", 0x48076154},
	{"SLIMBUS_DEV_LA_i_5", 0x48076150},
};
void omap4_regdump_slimbus2_l3interconnect_channel_5(void) {
	pr_info("slimbus2_l3interconnect_channel_5:\n");
	regdump(regdata_slimbus2_l3interconnect_channel_5, ARRAY_SIZE(regdata_slimbus2_l3interconnect_channel_5));
}

const struct reginfo regdata_slimbus2_l3interconnect_channel_6[] = {
	{"SLIMBUS_DEV_EA_HI_i_6", 0x48076168},
	{"SLIMBUS_DEV_EA_LO_i_6", 0x48076164},
	{"SLIMBUS_DEV_LA_i_6", 0x48076160},
};
void omap4_regdump_slimbus2_l3interconnect_channel_6(void) {
	pr_info("slimbus2_l3interconnect_channel_6:\n");
	regdump(regdata_slimbus2_l3interconnect_channel_6, ARRAY_SIZE(regdata_slimbus2_l3interconnect_channel_6));
}

const struct reginfo regdata_slimbus1_dsp[] = {
	{"SLIMBUS_CMP_REVISION", 0x0002c000},
	{"SLIMBUS_CMP_HWINFO", 0x0002c004},
	{"SLIMBUS_CMP_SYSCONFIG", 0x0002c010},
	{"SLIMBUS_CMP_IRQSTATUS_RAW", 0x0002c024},
	{"SLIMBUS_CMP_IRQSTATUS", 0x0002c028},
	{"SLIMBUS_CMP_IRQENABLE_SET", 0x0002c02c},
	{"SLIMBUS_CMP_IRQENABLE_CLR", 0x0002c030},
	{"SLIMBUS_CMP_DMAENABLE_SET", 0x0002c034},
	{"SLIMBUS_CMP_DMAENABLE_CLR", 0x0002c038},
	{"SLIMBUS_CMP_IV", 0x0002c040},
	{"SLIMBUS_CMP_MI_PC", 0x0002c044},
	{"SLIMBUS_SMT_INFO", 0x0002c050},
	{"SLIMBUS_SMT_MESSAGE", 0x0002c054},
	{"SLIMBUS_SMT_CONTROL", 0x0002c058},
	{"SLIMBUS_SMT_FIFO_SETUP", 0x0002c05c},
	{"SLIMBUS_SMR_INFO", 0x0002c060},
	{"SLIMBUS_SMR_MESSAGE", 0x0002c064},
	{"SLIMBUS_SMR_CONTROL", 0x0002c068},
	{"SLIMBUS_SMR_FIFO_SETUP", 0x0002c06c},
	{"SLIMBUS_FL_INFO", 0x0002c070},
	{"SLIMBUS_FL_CONTROL", 0x0002c074},
	{"SLIMBUS_FL_SM", 0x0002c078},
	{"SLIMBUS_FL_CG", 0x0002c07c},
	{"SLIMBUS_FL_RF", 0x0002c080},
	{"SLIMBUS_FR_INFO", 0x0002c090},
	{"SLIMBUS_FR_CLOCK_SOURCE", 0x0002c094},
	{"SLIMBUS_FR_CONTROL", 0x0002c098},
	{"SLIMBUS_FR_FRAMER_HANDOVER", 0x0002c09c},
	{"SLIMBUS_FR_CLOCK_PAUSE", 0x0002c0a0},
};
void omap4_regdump_slimbus1_dsp(void) {
	pr_info("slimbus1_dsp:\n");
	regdump(regdata_slimbus1_dsp, ARRAY_SIZE(regdata_slimbus1_dsp));
	omap4_regdump_slimbus1_dsp_channel_0();
	omap4_regdump_slimbus1_dsp_channel_1();
	omap4_regdump_slimbus1_dsp_channel_2();
	omap4_regdump_slimbus1_dsp_channel_3();
	omap4_regdump_slimbus1_dsp_channel_4();
	omap4_regdump_slimbus1_dsp_channel_5();
	omap4_regdump_slimbus1_dsp_channel_6();
	omap4_regdump_slimbus1_dsp_channel_7();
}

const struct reginfo regdata_slimbus1_dsp_channel_0[] = {
	{"SLIMBUS_DCR_CONFIG1_j_0", 0x0002c314},
	{"SLIMBUS_DCR_CONFIG2_j_0", 0x0002c318},
	{"SLIMBUS_DCR_DATA_j_0", 0x0002c31c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_0", 0x0002c304},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_0", 0x0002c308},
	{"SLIMBUS_DCR_FIFO_STATUS_j_0", 0x0002c30c},
	{"SLIMBUS_DCR_INFO_j_0", 0x0002c300},
	{"SLIMBUS_DCR_MAP_j_0", 0x0002c310},
	{"SLIMBUS_DCT_CONFIG1_j_0", 0x0002c214},
	{"SLIMBUS_DCT_CONFIG2_j_0", 0x0002c218},
	{"SLIMBUS_DCT_DATA_j_0", 0x0002c21c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_0", 0x0002c204},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_0", 0x0002c208},
	{"SLIMBUS_DCT_FIFO_STATUS_j_0", 0x0002c20c},
	{"SLIMBUS_DCT_INFO_j_0", 0x0002c200},
	{"SLIMBUS_DCT_MAP_j_0", 0x0002c210},
	{"SLIMBUS_DEV_EA_HI_i_0", 0x0002c108},
	{"SLIMBUS_DEV_EA_LO_i_0", 0x0002c104},
	{"SLIMBUS_DEV_LA_i_0", 0x0002c100},
};
void omap4_regdump_slimbus1_dsp_channel_0(void) {
	pr_info("slimbus1_dsp_channel_0:\n");
	regdump(regdata_slimbus1_dsp_channel_0, ARRAY_SIZE(regdata_slimbus1_dsp_channel_0));
}

const struct reginfo regdata_slimbus1_dsp_channel_1[] = {
	{"SLIMBUS_DCR_CONFIG1_j_1", 0x0002c334},
	{"SLIMBUS_DCR_CONFIG2_j_1", 0x0002c338},
	{"SLIMBUS_DCR_DATA_j_1", 0x0002c33c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_1", 0x0002c324},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_1", 0x0002c328},
	{"SLIMBUS_DCR_FIFO_STATUS_j_1", 0x0002c32c},
	{"SLIMBUS_DCR_INFO_j_1", 0x0002c320},
	{"SLIMBUS_DCR_MAP_j_1", 0x0002c330},
	{"SLIMBUS_DCT_CONFIG1_j_1", 0x0002c234},
	{"SLIMBUS_DCT_CONFIG2_j_1", 0x0002c238},
	{"SLIMBUS_DCT_DATA_j_1", 0x0002c23c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_1", 0x0002c224},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_1", 0x0002c228},
	{"SLIMBUS_DCT_FIFO_STATUS_j_1", 0x0002c22c},
	{"SLIMBUS_DCT_INFO_j_1", 0x0002c220},
	{"SLIMBUS_DCT_MAP_j_1", 0x0002c230},
	{"SLIMBUS_DEV_EA_HI_i_1", 0x0002c118},
	{"SLIMBUS_DEV_EA_LO_i_1", 0x0002c114},
	{"SLIMBUS_DEV_LA_i_1", 0x0002c110},
};
void omap4_regdump_slimbus1_dsp_channel_1(void) {
	pr_info("slimbus1_dsp_channel_1:\n");
	regdump(regdata_slimbus1_dsp_channel_1, ARRAY_SIZE(regdata_slimbus1_dsp_channel_1));
}

const struct reginfo regdata_slimbus1_dsp_channel_2[] = {
	{"SLIMBUS_DCR_CONFIG1_j_2", 0x0002c354},
	{"SLIMBUS_DCR_CONFIG2_j_2", 0x0002c358},
	{"SLIMBUS_DCR_DATA_j_2", 0x0002c35c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_2", 0x0002c344},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_2", 0x0002c348},
	{"SLIMBUS_DCR_FIFO_STATUS_j_2", 0x0002c34c},
	{"SLIMBUS_DCR_INFO_j_2", 0x0002c340},
	{"SLIMBUS_DCR_MAP_j_2", 0x0002c350},
	{"SLIMBUS_DCT_CONFIG1_j_2", 0x0002c254},
	{"SLIMBUS_DCT_CONFIG2_j_2", 0x0002c258},
	{"SLIMBUS_DCT_DATA_j_2", 0x0002c25c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_2", 0x0002c244},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_2", 0x0002c248},
	{"SLIMBUS_DCT_FIFO_STATUS_j_2", 0x0002c24c},
	{"SLIMBUS_DCT_INFO_j_2", 0x0002c240},
	{"SLIMBUS_DCT_MAP_j_2", 0x0002c250},
	{"SLIMBUS_DEV_EA_HI_i_2", 0x0002c128},
	{"SLIMBUS_DEV_EA_LO_i_2", 0x0002c124},
	{"SLIMBUS_DEV_LA_i_2", 0x0002c120},
};
void omap4_regdump_slimbus1_dsp_channel_2(void) {
	pr_info("slimbus1_dsp_channel_2:\n");
	regdump(regdata_slimbus1_dsp_channel_2, ARRAY_SIZE(regdata_slimbus1_dsp_channel_2));
}

const struct reginfo regdata_slimbus1_dsp_channel_3[] = {
	{"SLIMBUS_DCR_CONFIG1_j_3", 0x0002c374},
	{"SLIMBUS_DCR_CONFIG2_j_3", 0x0002c378},
	{"SLIMBUS_DCR_DATA_j_3", 0x0002c37c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_3", 0x0002c364},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_3", 0x0002c368},
	{"SLIMBUS_DCR_FIFO_STATUS_j_3", 0x0002c36c},
	{"SLIMBUS_DCR_INFO_j_3", 0x0002c360},
	{"SLIMBUS_DCR_MAP_j_3", 0x0002c370},
	{"SLIMBUS_DCT_CONFIG1_j_3", 0x0002c274},
	{"SLIMBUS_DCT_CONFIG2_j_3", 0x0002c278},
	{"SLIMBUS_DCT_DATA_j_3", 0x0002c27c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_3", 0x0002c264},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_3", 0x0002c268},
	{"SLIMBUS_DCT_FIFO_STATUS_j_3", 0x0002c26c},
	{"SLIMBUS_DCT_INFO_j_3", 0x0002c260},
	{"SLIMBUS_DCT_MAP_j_3", 0x0002c270},
	{"SLIMBUS_DEV_EA_HI_i_3", 0x0002c138},
	{"SLIMBUS_DEV_EA_LO_i_3", 0x0002c134},
	{"SLIMBUS_DEV_LA_i_3", 0x0002c130},
};
void omap4_regdump_slimbus1_dsp_channel_3(void) {
	pr_info("slimbus1_dsp_channel_3:\n");
	regdump(regdata_slimbus1_dsp_channel_3, ARRAY_SIZE(regdata_slimbus1_dsp_channel_3));
}

const struct reginfo regdata_slimbus1_dsp_channel_4[] = {
	{"SLIMBUS_DCR_CONFIG1_j_4", 0x0002c394},
	{"SLIMBUS_DCR_CONFIG2_j_4", 0x0002c398},
	{"SLIMBUS_DCR_DATA_j_4", 0x0002c39c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_4", 0x0002c384},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_4", 0x0002c388},
	{"SLIMBUS_DCR_FIFO_STATUS_j_4", 0x0002c38c},
	{"SLIMBUS_DCR_INFO_j_4", 0x0002c380},
	{"SLIMBUS_DCR_MAP_j_4", 0x0002c390},
	{"SLIMBUS_DCT_CONFIG1_j_4", 0x0002c294},
	{"SLIMBUS_DCT_CONFIG2_j_4", 0x0002c298},
	{"SLIMBUS_DCT_DATA_j_4", 0x0002c29c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_4", 0x0002c284},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_4", 0x0002c288},
	{"SLIMBUS_DCT_FIFO_STATUS_j_4", 0x0002c28c},
	{"SLIMBUS_DCT_INFO_j_4", 0x0002c280},
	{"SLIMBUS_DCT_MAP_j_4", 0x0002c290},
	{"SLIMBUS_DEV_EA_HI_i_4", 0x0002c148},
	{"SLIMBUS_DEV_EA_LO_i_4", 0x0002c144},
	{"SLIMBUS_DEV_LA_i_4", 0x0002c140},
};
void omap4_regdump_slimbus1_dsp_channel_4(void) {
	pr_info("slimbus1_dsp_channel_4:\n");
	regdump(regdata_slimbus1_dsp_channel_4, ARRAY_SIZE(regdata_slimbus1_dsp_channel_4));
}

const struct reginfo regdata_slimbus1_dsp_channel_5[] = {
	{"SLIMBUS_DCR_CONFIG1_j_5", 0x0002c3b4},
	{"SLIMBUS_DCR_CONFIG2_j_5", 0x0002c3b8},
	{"SLIMBUS_DCR_DATA_j_5", 0x0002c3bc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_5", 0x0002c3a4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_5", 0x0002c3a8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_5", 0x0002c3ac},
	{"SLIMBUS_DCR_INFO_j_5", 0x0002c3a0},
	{"SLIMBUS_DCR_MAP_j_5", 0x0002c3b0},
	{"SLIMBUS_DCT_CONFIG1_j_5", 0x0002c2b4},
	{"SLIMBUS_DCT_CONFIG2_j_5", 0x0002c2b8},
	{"SLIMBUS_DCT_DATA_j_5", 0x0002c2bc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_5", 0x0002c2a4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_5", 0x0002c2a8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_5", 0x0002c2ac},
	{"SLIMBUS_DCT_INFO_j_5", 0x0002c2a0},
	{"SLIMBUS_DCT_MAP_j_5", 0x0002c2b0},
	{"SLIMBUS_DEV_EA_HI_i_5", 0x0002c158},
	{"SLIMBUS_DEV_EA_LO_i_5", 0x0002c154},
	{"SLIMBUS_DEV_LA_i_5", 0x0002c150},
};
void omap4_regdump_slimbus1_dsp_channel_5(void) {
	pr_info("slimbus1_dsp_channel_5:\n");
	regdump(regdata_slimbus1_dsp_channel_5, ARRAY_SIZE(regdata_slimbus1_dsp_channel_5));
}

const struct reginfo regdata_slimbus1_dsp_channel_6[] = {
	{"SLIMBUS_DCR_CONFIG1_j_6", 0x0002c3d4},
	{"SLIMBUS_DCR_CONFIG2_j_6", 0x0002c3d8},
	{"SLIMBUS_DCR_DATA_j_6", 0x0002c3dc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_6", 0x0002c3c4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_6", 0x0002c3c8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_6", 0x0002c3cc},
	{"SLIMBUS_DCR_INFO_j_6", 0x0002c3c0},
	{"SLIMBUS_DCR_MAP_j_6", 0x0002c3d0},
	{"SLIMBUS_DCT_CONFIG1_j_6", 0x0002c2d4},
	{"SLIMBUS_DCT_CONFIG2_j_6", 0x0002c2d8},
	{"SLIMBUS_DCT_DATA_j_6", 0x0002c2dc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_6", 0x0002c2c4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_6", 0x0002c2c8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_6", 0x0002c2cc},
	{"SLIMBUS_DCT_INFO_j_6", 0x0002c2c0},
	{"SLIMBUS_DCT_MAP_j_6", 0x0002c2d0},
	{"SLIMBUS_DEV_EA_HI_i_6", 0x0002c168},
	{"SLIMBUS_DEV_EA_LO_i_6", 0x0002c164},
	{"SLIMBUS_DEV_LA_i_6", 0x0002c160},
};
void omap4_regdump_slimbus1_dsp_channel_6(void) {
	pr_info("slimbus1_dsp_channel_6:\n");
	regdump(regdata_slimbus1_dsp_channel_6, ARRAY_SIZE(regdata_slimbus1_dsp_channel_6));
}

const struct reginfo regdata_slimbus1_dsp_channel_7[] = {
	{"SLIMBUS_DCR_CONFIG1_j_7", 0x0002c3f4},
	{"SLIMBUS_DCR_CONFIG2_j_7", 0x0002c3f8},
	{"SLIMBUS_DCR_DATA_j_7", 0x0002c3fc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_7", 0x0002c3e4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_7", 0x0002c3e8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_7", 0x0002c3ec},
	{"SLIMBUS_DCR_INFO_j_7", 0x0002c3e0},
	{"SLIMBUS_DCR_MAP_j_7", 0x0002c3f0},
	{"SLIMBUS_DCT_CONFIG1_j_7", 0x0002c2f4},
	{"SLIMBUS_DCT_CONFIG2_j_7", 0x0002c2f8},
	{"SLIMBUS_DCT_DATA_j_7", 0x0002c2fc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_7", 0x0002c2e4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_7", 0x0002c2e8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_7", 0x0002c2ec},
	{"SLIMBUS_DCT_INFO_j_7", 0x0002c2e0},
	{"SLIMBUS_DCT_MAP_j_7", 0x0002c2f0},
};
void omap4_regdump_slimbus1_dsp_channel_7(void) {
	pr_info("slimbus1_dsp_channel_7:\n");
	regdump(regdata_slimbus1_dsp_channel_7, ARRAY_SIZE(regdata_slimbus1_dsp_channel_7));
}

const struct reginfo regdata_slimbus1_cortex_a9[] = {
	{"SLIMBUS_CMP_REVISION", 0x4012c000},
	{"SLIMBUS_CMP_HWINFO", 0x4012c004},
	{"SLIMBUS_CMP_SYSCONFIG", 0x4012c010},
	{"SLIMBUS_CMP_IRQSTATUS_RAW", 0x4012c024},
	{"SLIMBUS_CMP_IRQSTATUS", 0x4012c028},
	{"SLIMBUS_CMP_IRQENABLE_SET", 0x4012c02c},
	{"SLIMBUS_CMP_IRQENABLE_CLR", 0x4012c030},
	{"SLIMBUS_CMP_DMAENABLE_SET", 0x4012c034},
	{"SLIMBUS_CMP_DMAENABLE_CLR", 0x4012c038},
	{"SLIMBUS_CMP_IV", 0x4012c040},
	{"SLIMBUS_CMP_MI_PC", 0x4012c044},
	{"SLIMBUS_SMT_INFO", 0x4012c050},
	{"SLIMBUS_SMT_MESSAGE", 0x4012c054},
	{"SLIMBUS_SMT_CONTROL", 0x4012c058},
	{"SLIMBUS_SMT_FIFO_SETUP", 0x4012c05c},
	{"SLIMBUS_SMR_INFO", 0x4012c060},
	{"SLIMBUS_SMR_MESSAGE", 0x4012c064},
	{"SLIMBUS_SMR_CONTROL", 0x4012c068},
	{"SLIMBUS_SMR_FIFO_SETUP", 0x4012c06c},
	{"SLIMBUS_FL_INFO", 0x4012c070},
	{"SLIMBUS_FL_CONTROL", 0x4012c074},
	{"SLIMBUS_FL_SM", 0x4012c078},
	{"SLIMBUS_FL_CG", 0x4012c07c},
	{"SLIMBUS_FL_RF", 0x4012c080},
	{"SLIMBUS_FR_INFO", 0x4012c090},
	{"SLIMBUS_FR_CLOCK_SOURCE", 0x4012c094},
	{"SLIMBUS_FR_CONTROL", 0x4012c098},
	{"SLIMBUS_FR_FRAMER_HANDOVER", 0x4012c09c},
	{"SLIMBUS_FR_CLOCK_PAUSE", 0x4012c0a0},
};
void omap4_regdump_slimbus1_cortex_a9(void) {
	pr_info("slimbus1_cortex_a9:\n");
	regdump(regdata_slimbus1_cortex_a9, ARRAY_SIZE(regdata_slimbus1_cortex_a9));
	omap4_regdump_slimbus1_cortex_a9_channel_0();
	omap4_regdump_slimbus1_cortex_a9_channel_1();
	omap4_regdump_slimbus1_cortex_a9_channel_2();
	omap4_regdump_slimbus1_cortex_a9_channel_3();
	omap4_regdump_slimbus1_cortex_a9_channel_4();
	omap4_regdump_slimbus1_cortex_a9_channel_5();
	omap4_regdump_slimbus1_cortex_a9_channel_6();
	omap4_regdump_slimbus1_cortex_a9_channel_7();
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_0[] = {
	{"SLIMBUS_DCR_CONFIG1_j_0", 0x4012c314},
	{"SLIMBUS_DCR_CONFIG2_j_0", 0x4012c318},
	{"SLIMBUS_DCR_DATA_j_0", 0x4012c31c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_0", 0x4012c304},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_0", 0x4012c308},
	{"SLIMBUS_DCR_FIFO_STATUS_j_0", 0x4012c30c},
	{"SLIMBUS_DCR_INFO_j_0", 0x4012c300},
	{"SLIMBUS_DCR_MAP_j_0", 0x4012c310},
	{"SLIMBUS_DCT_CONFIG1_j_0", 0x4012c214},
	{"SLIMBUS_DCT_CONFIG2_j_0", 0x4012c218},
	{"SLIMBUS_DCT_DATA_j_0", 0x4012c21c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_0", 0x4012c204},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_0", 0x4012c208},
	{"SLIMBUS_DCT_FIFO_STATUS_j_0", 0x4012c20c},
	{"SLIMBUS_DCT_INFO_j_0", 0x4012c200},
	{"SLIMBUS_DCT_MAP_j_0", 0x4012c210},
	{"SLIMBUS_DEV_EA_HI_i_0", 0x4012c108},
	{"SLIMBUS_DEV_EA_LO_i_0", 0x4012c104},
	{"SLIMBUS_DEV_LA_i_0", 0x4012c100},
};
void omap4_regdump_slimbus1_cortex_a9_channel_0(void) {
	pr_info("slimbus1_cortex_a9_channel_0:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_0, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_0));
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_1[] = {
	{"SLIMBUS_DCR_CONFIG1_j_1", 0x4012c334},
	{"SLIMBUS_DCR_CONFIG2_j_1", 0x4012c338},
	{"SLIMBUS_DCR_DATA_j_1", 0x4012c33c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_1", 0x4012c324},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_1", 0x4012c328},
	{"SLIMBUS_DCR_FIFO_STATUS_j_1", 0x4012c32c},
	{"SLIMBUS_DCR_INFO_j_1", 0x4012c320},
	{"SLIMBUS_DCR_MAP_j_1", 0x4012c330},
	{"SLIMBUS_DCT_CONFIG1_j_1", 0x4012c234},
	{"SLIMBUS_DCT_CONFIG2_j_1", 0x4012c238},
	{"SLIMBUS_DCT_DATA_j_1", 0x4012c23c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_1", 0x4012c224},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_1", 0x4012c228},
	{"SLIMBUS_DCT_FIFO_STATUS_j_1", 0x4012c22c},
	{"SLIMBUS_DCT_INFO_j_1", 0x4012c220},
	{"SLIMBUS_DCT_MAP_j_1", 0x4012c230},
	{"SLIMBUS_DEV_EA_HI_i_1", 0x4012c118},
	{"SLIMBUS_DEV_EA_LO_i_1", 0x4012c114},
	{"SLIMBUS_DEV_LA_i_1", 0x4012c110},
};
void omap4_regdump_slimbus1_cortex_a9_channel_1(void) {
	pr_info("slimbus1_cortex_a9_channel_1:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_1, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_1));
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_2[] = {
	{"SLIMBUS_DCR_CONFIG1_j_2", 0x4012c354},
	{"SLIMBUS_DCR_CONFIG2_j_2", 0x4012c358},
	{"SLIMBUS_DCR_DATA_j_2", 0x4012c35c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_2", 0x4012c344},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_2", 0x4012c348},
	{"SLIMBUS_DCR_FIFO_STATUS_j_2", 0x4012c34c},
	{"SLIMBUS_DCR_INFO_j_2", 0x4012c340},
	{"SLIMBUS_DCR_MAP_j_2", 0x4012c350},
	{"SLIMBUS_DCT_CONFIG1_j_2", 0x4012c254},
	{"SLIMBUS_DCT_CONFIG2_j_2", 0x4012c258},
	{"SLIMBUS_DCT_DATA_j_2", 0x4012c25c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_2", 0x4012c244},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_2", 0x4012c248},
	{"SLIMBUS_DCT_FIFO_STATUS_j_2", 0x4012c24c},
	{"SLIMBUS_DCT_INFO_j_2", 0x4012c240},
	{"SLIMBUS_DCT_MAP_j_2", 0x4012c250},
	{"SLIMBUS_DEV_EA_HI_i_2", 0x4012c128},
	{"SLIMBUS_DEV_EA_LO_i_2", 0x4012c124},
	{"SLIMBUS_DEV_LA_i_2", 0x4012c120},
};
void omap4_regdump_slimbus1_cortex_a9_channel_2(void) {
	pr_info("slimbus1_cortex_a9_channel_2:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_2, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_2));
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_3[] = {
	{"SLIMBUS_DCR_CONFIG1_j_3", 0x4012c374},
	{"SLIMBUS_DCR_CONFIG2_j_3", 0x4012c378},
	{"SLIMBUS_DCR_DATA_j_3", 0x4012c37c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_3", 0x4012c364},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_3", 0x4012c368},
	{"SLIMBUS_DCR_FIFO_STATUS_j_3", 0x4012c36c},
	{"SLIMBUS_DCR_INFO_j_3", 0x4012c360},
	{"SLIMBUS_DCR_MAP_j_3", 0x4012c370},
	{"SLIMBUS_DCT_CONFIG1_j_3", 0x4012c274},
	{"SLIMBUS_DCT_CONFIG2_j_3", 0x4012c278},
	{"SLIMBUS_DCT_DATA_j_3", 0x4012c27c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_3", 0x4012c264},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_3", 0x4012c268},
	{"SLIMBUS_DCT_FIFO_STATUS_j_3", 0x4012c26c},
	{"SLIMBUS_DCT_INFO_j_3", 0x4012c260},
	{"SLIMBUS_DCT_MAP_j_3", 0x4012c270},
	{"SLIMBUS_DEV_EA_HI_i_3", 0x4012c138},
	{"SLIMBUS_DEV_EA_LO_i_3", 0x4012c134},
	{"SLIMBUS_DEV_LA_i_3", 0x4012c130},
};
void omap4_regdump_slimbus1_cortex_a9_channel_3(void) {
	pr_info("slimbus1_cortex_a9_channel_3:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_3, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_3));
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_4[] = {
	{"SLIMBUS_DCR_CONFIG1_j_4", 0x4012c394},
	{"SLIMBUS_DCR_CONFIG2_j_4", 0x4012c398},
	{"SLIMBUS_DCR_DATA_j_4", 0x4012c39c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_4", 0x4012c384},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_4", 0x4012c388},
	{"SLIMBUS_DCR_FIFO_STATUS_j_4", 0x4012c38c},
	{"SLIMBUS_DCR_INFO_j_4", 0x4012c380},
	{"SLIMBUS_DCR_MAP_j_4", 0x4012c390},
	{"SLIMBUS_DCT_CONFIG1_j_4", 0x4012c294},
	{"SLIMBUS_DCT_CONFIG2_j_4", 0x4012c298},
	{"SLIMBUS_DCT_DATA_j_4", 0x4012c29c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_4", 0x4012c284},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_4", 0x4012c288},
	{"SLIMBUS_DCT_FIFO_STATUS_j_4", 0x4012c28c},
	{"SLIMBUS_DCT_INFO_j_4", 0x4012c280},
	{"SLIMBUS_DCT_MAP_j_4", 0x4012c290},
	{"SLIMBUS_DEV_EA_HI_i_4", 0x4012c148},
	{"SLIMBUS_DEV_EA_LO_i_4", 0x4012c144},
	{"SLIMBUS_DEV_LA_i_4", 0x4012c140},
};
void omap4_regdump_slimbus1_cortex_a9_channel_4(void) {
	pr_info("slimbus1_cortex_a9_channel_4:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_4, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_4));
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_5[] = {
	{"SLIMBUS_DCR_CONFIG1_j_5", 0x4012c3b4},
	{"SLIMBUS_DCR_CONFIG2_j_5", 0x4012c3b8},
	{"SLIMBUS_DCR_DATA_j_5", 0x4012c3bc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_5", 0x4012c3a4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_5", 0x4012c3a8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_5", 0x4012c3ac},
	{"SLIMBUS_DCR_INFO_j_5", 0x4012c3a0},
	{"SLIMBUS_DCR_MAP_j_5", 0x4012c3b0},
	{"SLIMBUS_DCT_CONFIG1_j_5", 0x4012c2b4},
	{"SLIMBUS_DCT_CONFIG2_j_5", 0x4012c2b8},
	{"SLIMBUS_DCT_DATA_j_5", 0x4012c2bc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_5", 0x4012c2a4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_5", 0x4012c2a8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_5", 0x4012c2ac},
	{"SLIMBUS_DCT_INFO_j_5", 0x4012c2a0},
	{"SLIMBUS_DCT_MAP_j_5", 0x4012c2b0},
	{"SLIMBUS_DEV_EA_HI_i_5", 0x4012c158},
	{"SLIMBUS_DEV_EA_LO_i_5", 0x4012c154},
	{"SLIMBUS_DEV_LA_i_5", 0x4012c150},
};
void omap4_regdump_slimbus1_cortex_a9_channel_5(void) {
	pr_info("slimbus1_cortex_a9_channel_5:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_5, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_5));
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_6[] = {
	{"SLIMBUS_DCR_CONFIG1_j_6", 0x4012c3d4},
	{"SLIMBUS_DCR_CONFIG2_j_6", 0x4012c3d8},
	{"SLIMBUS_DCR_DATA_j_6", 0x4012c3dc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_6", 0x4012c3c4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_6", 0x4012c3c8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_6", 0x4012c3cc},
	{"SLIMBUS_DCR_INFO_j_6", 0x4012c3c0},
	{"SLIMBUS_DCR_MAP_j_6", 0x4012c3d0},
	{"SLIMBUS_DCT_CONFIG1_j_6", 0x4012c2d4},
	{"SLIMBUS_DCT_CONFIG2_j_6", 0x4012c2d8},
	{"SLIMBUS_DCT_DATA_j_6", 0x4012c2dc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_6", 0x4012c2c4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_6", 0x4012c2c8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_6", 0x4012c2cc},
	{"SLIMBUS_DCT_INFO_j_6", 0x4012c2c0},
	{"SLIMBUS_DCT_MAP_j_6", 0x4012c2d0},
	{"SLIMBUS_DEV_EA_HI_i_6", 0x4012c168},
	{"SLIMBUS_DEV_EA_LO_i_6", 0x4012c164},
	{"SLIMBUS_DEV_LA_i_6", 0x4012c160},
};
void omap4_regdump_slimbus1_cortex_a9_channel_6(void) {
	pr_info("slimbus1_cortex_a9_channel_6:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_6, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_6));
}

const struct reginfo regdata_slimbus1_cortex_a9_channel_7[] = {
	{"SLIMBUS_DCR_CONFIG1_j_7", 0x4012c3f4},
	{"SLIMBUS_DCR_CONFIG2_j_7", 0x4012c3f8},
	{"SLIMBUS_DCR_DATA_j_7", 0x4012c3fc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_7", 0x4012c3e4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_7", 0x4012c3e8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_7", 0x4012c3ec},
	{"SLIMBUS_DCR_INFO_j_7", 0x4012c3e0},
	{"SLIMBUS_DCR_MAP_j_7", 0x4012c3f0},
	{"SLIMBUS_DCT_CONFIG1_j_7", 0x4012c2f4},
	{"SLIMBUS_DCT_CONFIG2_j_7", 0x4012c2f8},
	{"SLIMBUS_DCT_DATA_j_7", 0x4012c2fc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_7", 0x4012c2e4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_7", 0x4012c2e8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_7", 0x4012c2ec},
	{"SLIMBUS_DCT_INFO_j_7", 0x4012c2e0},
	{"SLIMBUS_DCT_MAP_j_7", 0x4012c2f0},
};
void omap4_regdump_slimbus1_cortex_a9_channel_7(void) {
	pr_info("slimbus1_cortex_a9_channel_7:\n");
	regdump(regdata_slimbus1_cortex_a9_channel_7, ARRAY_SIZE(regdata_slimbus1_cortex_a9_channel_7));
}

const struct reginfo regdata_slimbus1_l3interconnect[] = {
	{"SLIMBUS_CMP_REVISION", 0x4902c000},
	{"SLIMBUS_CMP_HWINFO", 0x4902c004},
	{"SLIMBUS_CMP_SYSCONFIG", 0x4902c010},
	{"SLIMBUS_CMP_IRQSTATUS_RAW", 0x4902c024},
	{"SLIMBUS_CMP_IRQSTATUS", 0x4902c028},
	{"SLIMBUS_CMP_IRQENABLE_SET", 0x4902c02c},
	{"SLIMBUS_CMP_IRQENABLE_CLR", 0x4902c030},
	{"SLIMBUS_CMP_DMAENABLE_SET", 0x4902c034},
	{"SLIMBUS_CMP_DMAENABLE_CLR", 0x4902c038},
	{"SLIMBUS_CMP_IV", 0x4902c040},
	{"SLIMBUS_CMP_MI_PC", 0x4902c044},
	{"SLIMBUS_SMT_INFO", 0x4902c050},
	{"SLIMBUS_SMT_MESSAGE", 0x4902c054},
	{"SLIMBUS_SMT_CONTROL", 0x4902c058},
	{"SLIMBUS_SMT_FIFO_SETUP", 0x4902c05c},
	{"SLIMBUS_SMR_INFO", 0x4902c060},
	{"SLIMBUS_SMR_MESSAGE", 0x4902c064},
	{"SLIMBUS_SMR_CONTROL", 0x4902c068},
	{"SLIMBUS_SMR_FIFO_SETUP", 0x4902c06c},
	{"SLIMBUS_FL_INFO", 0x4902c070},
	{"SLIMBUS_FL_CONTROL", 0x4902c074},
	{"SLIMBUS_FL_SM", 0x4902c078},
	{"SLIMBUS_FL_CG", 0x4902c07c},
	{"SLIMBUS_FL_RF", 0x4902c080},
	{"SLIMBUS_FR_INFO", 0x4902c090},
	{"SLIMBUS_FR_CLOCK_SOURCE", 0x4902c094},
	{"SLIMBUS_FR_CONTROL", 0x4902c098},
	{"SLIMBUS_FR_FRAMER_HANDOVER", 0x4902c09c},
	{"SLIMBUS_FR_CLOCK_PAUSE", 0x4902c0a0},
};
void omap4_regdump_slimbus1_l3interconnect(void) {
	pr_info("slimbus1_l3interconnect:\n");
	regdump(regdata_slimbus1_l3interconnect, ARRAY_SIZE(regdata_slimbus1_l3interconnect));
	omap4_regdump_slimbus1_l3interconnect_channel_0();
	omap4_regdump_slimbus1_l3interconnect_channel_1();
	omap4_regdump_slimbus1_l3interconnect_channel_2();
	omap4_regdump_slimbus1_l3interconnect_channel_3();
	omap4_regdump_slimbus1_l3interconnect_channel_4();
	omap4_regdump_slimbus1_l3interconnect_channel_5();
	omap4_regdump_slimbus1_l3interconnect_channel_6();
	omap4_regdump_slimbus1_l3interconnect_channel_7();
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_0[] = {
	{"SLIMBUS_DCR_CONFIG1_j_0", 0x4902c314},
	{"SLIMBUS_DCR_CONFIG2_j_0", 0x4902c318},
	{"SLIMBUS_DCR_DATA_j_0", 0x4902c31c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_0", 0x4902c304},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_0", 0x4902c308},
	{"SLIMBUS_DCR_FIFO_STATUS_j_0", 0x4902c30c},
	{"SLIMBUS_DCR_INFO_j_0", 0x4902c300},
	{"SLIMBUS_DCR_MAP_j_0", 0x4902c310},
	{"SLIMBUS_DCT_CONFIG1_j_0", 0x4902c214},
	{"SLIMBUS_DCT_CONFIG2_j_0", 0x4902c218},
	{"SLIMBUS_DCT_DATA_j_0", 0x4902c21c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_0", 0x4902c204},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_0", 0x4902c208},
	{"SLIMBUS_DCT_FIFO_STATUS_j_0", 0x4902c20c},
	{"SLIMBUS_DCT_INFO_j_0", 0x4902c200},
	{"SLIMBUS_DCT_MAP_j_0", 0x4902c210},
	{"SLIMBUS_DEV_EA_HI_i_0", 0x4902c108},
	{"SLIMBUS_DEV_EA_LO_i_0", 0x4902c104},
	{"SLIMBUS_DEV_LA_i_0", 0x4902c100},
};
void omap4_regdump_slimbus1_l3interconnect_channel_0(void) {
	pr_info("slimbus1_l3interconnect_channel_0:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_0, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_0));
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_1[] = {
	{"SLIMBUS_DCR_CONFIG1_j_1", 0x4902c334},
	{"SLIMBUS_DCR_CONFIG2_j_1", 0x4902c338},
	{"SLIMBUS_DCR_DATA_j_1", 0x4902c33c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_1", 0x4902c324},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_1", 0x4902c328},
	{"SLIMBUS_DCR_FIFO_STATUS_j_1", 0x4902c32c},
	{"SLIMBUS_DCR_INFO_j_1", 0x4902c320},
	{"SLIMBUS_DCR_MAP_j_1", 0x4902c330},
	{"SLIMBUS_DCT_CONFIG1_j_1", 0x4902c234},
	{"SLIMBUS_DCT_CONFIG2_j_1", 0x4902c238},
	{"SLIMBUS_DCT_DATA_j_1", 0x4902c23c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_1", 0x4902c224},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_1", 0x4902c228},
	{"SLIMBUS_DCT_FIFO_STATUS_j_1", 0x4902c22c},
	{"SLIMBUS_DCT_INFO_j_1", 0x4902c220},
	{"SLIMBUS_DCT_MAP_j_1", 0x4902c230},
	{"SLIMBUS_DEV_EA_HI_i_1", 0x4902c118},
	{"SLIMBUS_DEV_EA_LO_i_1", 0x4902c114},
	{"SLIMBUS_DEV_LA_i_1", 0x4902c110},
};
void omap4_regdump_slimbus1_l3interconnect_channel_1(void) {
	pr_info("slimbus1_l3interconnect_channel_1:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_1, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_1));
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_2[] = {
	{"SLIMBUS_DCR_CONFIG1_j_2", 0x4902c354},
	{"SLIMBUS_DCR_CONFIG2_j_2", 0x4902c358},
	{"SLIMBUS_DCR_DATA_j_2", 0x4902c35c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_2", 0x4902c344},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_2", 0x4902c348},
	{"SLIMBUS_DCR_FIFO_STATUS_j_2", 0x4902c34c},
	{"SLIMBUS_DCR_INFO_j_2", 0x4902c340},
	{"SLIMBUS_DCR_MAP_j_2", 0x4902c350},
	{"SLIMBUS_DCT_CONFIG1_j_2", 0x4902c254},
	{"SLIMBUS_DCT_CONFIG2_j_2", 0x4902c258},
	{"SLIMBUS_DCT_DATA_j_2", 0x4902c25c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_2", 0x4902c244},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_2", 0x4902c248},
	{"SLIMBUS_DCT_FIFO_STATUS_j_2", 0x4902c24c},
	{"SLIMBUS_DCT_INFO_j_2", 0x4902c240},
	{"SLIMBUS_DCT_MAP_j_2", 0x4902c250},
	{"SLIMBUS_DEV_EA_HI_i_2", 0x4902c128},
	{"SLIMBUS_DEV_EA_LO_i_2", 0x4902c124},
	{"SLIMBUS_DEV_LA_i_2", 0x4902c120},
};
void omap4_regdump_slimbus1_l3interconnect_channel_2(void) {
	pr_info("slimbus1_l3interconnect_channel_2:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_2, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_2));
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_3[] = {
	{"SLIMBUS_DCR_CONFIG1_j_3", 0x4902c374},
	{"SLIMBUS_DCR_CONFIG2_j_3", 0x4902c378},
	{"SLIMBUS_DCR_DATA_j_3", 0x4902c37c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_3", 0x4902c364},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_3", 0x4902c368},
	{"SLIMBUS_DCR_FIFO_STATUS_j_3", 0x4902c36c},
	{"SLIMBUS_DCR_INFO_j_3", 0x4902c360},
	{"SLIMBUS_DCR_MAP_j_3", 0x4902c370},
	{"SLIMBUS_DCT_CONFIG1_j_3", 0x4902c274},
	{"SLIMBUS_DCT_CONFIG2_j_3", 0x4902c278},
	{"SLIMBUS_DCT_DATA_j_3", 0x4902c27c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_3", 0x4902c264},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_3", 0x4902c268},
	{"SLIMBUS_DCT_FIFO_STATUS_j_3", 0x4902c26c},
	{"SLIMBUS_DCT_INFO_j_3", 0x4902c260},
	{"SLIMBUS_DCT_MAP_j_3", 0x4902c270},
	{"SLIMBUS_DEV_EA_HI_i_3", 0x4902c138},
	{"SLIMBUS_DEV_EA_LO_i_3", 0x4902c134},
	{"SLIMBUS_DEV_LA_i_3", 0x4902c130},
};
void omap4_regdump_slimbus1_l3interconnect_channel_3(void) {
	pr_info("slimbus1_l3interconnect_channel_3:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_3, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_3));
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_4[] = {
	{"SLIMBUS_DCR_CONFIG1_j_4", 0x4902c394},
	{"SLIMBUS_DCR_CONFIG2_j_4", 0x4902c398},
	{"SLIMBUS_DCR_DATA_j_4", 0x4902c39c},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_4", 0x4902c384},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_4", 0x4902c388},
	{"SLIMBUS_DCR_FIFO_STATUS_j_4", 0x4902c38c},
	{"SLIMBUS_DCR_INFO_j_4", 0x4902c380},
	{"SLIMBUS_DCR_MAP_j_4", 0x4902c390},
	{"SLIMBUS_DCT_CONFIG1_j_4", 0x4902c294},
	{"SLIMBUS_DCT_CONFIG2_j_4", 0x4902c298},
	{"SLIMBUS_DCT_DATA_j_4", 0x4902c29c},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_4", 0x4902c284},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_4", 0x4902c288},
	{"SLIMBUS_DCT_FIFO_STATUS_j_4", 0x4902c28c},
	{"SLIMBUS_DCT_INFO_j_4", 0x4902c280},
	{"SLIMBUS_DCT_MAP_j_4", 0x4902c290},
	{"SLIMBUS_DEV_EA_HI_i_4", 0x4902c148},
	{"SLIMBUS_DEV_EA_LO_i_4", 0x4902c144},
	{"SLIMBUS_DEV_LA_i_4", 0x4902c140},
};
void omap4_regdump_slimbus1_l3interconnect_channel_4(void) {
	pr_info("slimbus1_l3interconnect_channel_4:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_4, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_4));
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_5[] = {
	{"SLIMBUS_DCR_CONFIG1_j_5", 0x4902c3b4},
	{"SLIMBUS_DCR_CONFIG2_j_5", 0x4902c3b8},
	{"SLIMBUS_DCR_DATA_j_5", 0x4902c3bc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_5", 0x4902c3a4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_5", 0x4902c3a8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_5", 0x4902c3ac},
	{"SLIMBUS_DCR_INFO_j_5", 0x4902c3a0},
	{"SLIMBUS_DCR_MAP_j_5", 0x4902c3b0},
	{"SLIMBUS_DCT_CONFIG1_j_5", 0x4902c2b4},
	{"SLIMBUS_DCT_CONFIG2_j_5", 0x4902c2b8},
	{"SLIMBUS_DCT_DATA_j_5", 0x4902c2bc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_5", 0x4902c2a4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_5", 0x4902c2a8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_5", 0x4902c2ac},
	{"SLIMBUS_DCT_INFO_j_5", 0x4902c2a0},
	{"SLIMBUS_DCT_MAP_j_5", 0x4902c2b0},
	{"SLIMBUS_DEV_EA_HI_i_5", 0x4902c158},
	{"SLIMBUS_DEV_EA_LO_i_5", 0x4902c154},
	{"SLIMBUS_DEV_LA_i_5", 0x4902c150},
};
void omap4_regdump_slimbus1_l3interconnect_channel_5(void) {
	pr_info("slimbus1_l3interconnect_channel_5:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_5, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_5));
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_6[] = {
	{"SLIMBUS_DCR_CONFIG1_j_6", 0x4902c3d4},
	{"SLIMBUS_DCR_CONFIG2_j_6", 0x4902c3d8},
	{"SLIMBUS_DCR_DATA_j_6", 0x4902c3dc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_6", 0x4902c3c4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_6", 0x4902c3c8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_6", 0x4902c3cc},
	{"SLIMBUS_DCR_INFO_j_6", 0x4902c3c0},
	{"SLIMBUS_DCR_MAP_j_6", 0x4902c3d0},
	{"SLIMBUS_DCT_CONFIG1_j_6", 0x4902c2d4},
	{"SLIMBUS_DCT_CONFIG2_j_6", 0x4902c2d8},
	{"SLIMBUS_DCT_DATA_j_6", 0x4902c2dc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_6", 0x4902c2c4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_6", 0x4902c2c8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_6", 0x4902c2cc},
	{"SLIMBUS_DCT_INFO_j_6", 0x4902c2c0},
	{"SLIMBUS_DCT_MAP_j_6", 0x4902c2d0},
	{"SLIMBUS_DEV_EA_HI_i_6", 0x4902c168},
	{"SLIMBUS_DEV_EA_LO_i_6", 0x4902c164},
	{"SLIMBUS_DEV_LA_i_6", 0x4902c160},
};
void omap4_regdump_slimbus1_l3interconnect_channel_6(void) {
	pr_info("slimbus1_l3interconnect_channel_6:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_6, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_6));
}

const struct reginfo regdata_slimbus1_l3interconnect_channel_7[] = {
	{"SLIMBUS_DCR_CONFIG1_j_7", 0x4902c3f4},
	{"SLIMBUS_DCR_CONFIG2_j_7", 0x4902c3f8},
	{"SLIMBUS_DCR_DATA_j_7", 0x4902c3fc},
	{"SLIMBUS_DCR_FIFO_SETUP1_j_7", 0x4902c3e4},
	{"SLIMBUS_DCR_FIFO_SETUP2_j_7", 0x4902c3e8},
	{"SLIMBUS_DCR_FIFO_STATUS_j_7", 0x4902c3ec},
	{"SLIMBUS_DCR_INFO_j_7", 0x4902c3e0},
	{"SLIMBUS_DCR_MAP_j_7", 0x4902c3f0},
	{"SLIMBUS_DCT_CONFIG1_j_7", 0x4902c2f4},
	{"SLIMBUS_DCT_CONFIG2_j_7", 0x4902c2f8},
	{"SLIMBUS_DCT_DATA_j_7", 0x4902c2fc},
	{"SLIMBUS_DCT_FIFO_SETUP1_j_7", 0x4902c2e4},
	{"SLIMBUS_DCT_FIFO_SETUP2_j_7", 0x4902c2e8},
	{"SLIMBUS_DCT_FIFO_STATUS_j_7", 0x4902c2ec},
	{"SLIMBUS_DCT_INFO_j_7", 0x4902c2e0},
	{"SLIMBUS_DCT_MAP_j_7", 0x4902c2f0},
};
void omap4_regdump_slimbus1_l3interconnect_channel_7(void) {
	pr_info("slimbus1_l3interconnect_channel_7:\n");
	regdump(regdata_slimbus1_l3interconnect_channel_7, ARRAY_SIZE(regdata_slimbus1_l3interconnect_channel_7));
}

const struct reginfo regdata_mmchs1[] = {
	{"MMCHS_HL_REV", 0x4809c000},
	{"MMCHS_HL_HWINFO", 0x4809c004},
	{"MMCHS_HL_SYSCONFIG", 0x4809c010},
	{"MMCHS_SYSCONFIG", 0x4809c110},
	{"MMCHS_SYSSTATUS", 0x4809c114},
	{"MMCHS_CSRE", 0x4809c124},
	{"MMCHS_SYSTEST", 0x4809c128},
	{"MMCHS_CON", 0x4809c12c},
	{"MMCHS_PWCNT", 0x4809c130},
	{"MMCHS_BLK", 0x4809c204},
	{"MMCHS_ARG", 0x4809c208},
	{"MMCHS_CMD", 0x4809c20c},
	{"MMCHS_RSP10", 0x4809c210},
	{"MMCHS_RSP32", 0x4809c214},
	{"MMCHS_RSP54", 0x4809c218},
	{"MMCHS_RSP76", 0x4809c21c},
	{"MMCHS_DATA", 0x4809c220},
	{"MMCHS_PSTATE", 0x4809c224},
	{"MMCHS_HCTL", 0x4809c228},
	{"MMCHS_SYSCTL", 0x4809c22c},
	{"MMCHS_STAT", 0x4809c230},
	{"MMCHS_IE", 0x4809c234},
	{"MMCHS_ISE", 0x4809c238},
	{"MMCHS_AC12", 0x4809c23c},
	{"MMCHS_CAPA", 0x4809c240},
	{"MMCHS_CUR_CAPA", 0x4809c248},
	{"MMCHS_FE", 0x4809c250},
	{"MMCHS_ADMAES", 0x4809c254},
	{"MMCHS_ADMASAL", 0x4809c258},
	{"MMCHS_REV", 0x4809c2fc},
};
void omap4_regdump_mmchs1(void) {
	pr_info("mmchs1:\n");
	regdump(regdata_mmchs1, ARRAY_SIZE(regdata_mmchs1));
}

const struct reginfo regdata_mmchs2[] = {
	{"MMCHS_HL_REV", 0x480b4000},
	{"MMCHS_HL_HWINFO", 0x480b4004},
	{"MMCHS_HL_SYSCONFIG", 0x480b4010},
	{"MMCHS_SYSCONFIG", 0x480b4110},
	{"MMCHS_SYSSTATUS", 0x480b4114},
	{"MMCHS_CSRE", 0x480b4124},
	{"MMCHS_SYSTEST", 0x480b4128},
	{"MMCHS_CON", 0x480b412c},
	{"MMCHS_PWCNT", 0x480b4130},
	{"MMCHS_BLK", 0x480b4204},
	{"MMCHS_ARG", 0x480b4208},
	{"MMCHS_CMD", 0x480b420c},
	{"MMCHS_RSP10", 0x480b4210},
	{"MMCHS_RSP32", 0x480b4214},
	{"MMCHS_RSP54", 0x480b4218},
	{"MMCHS_RSP76", 0x480b421c},
	{"MMCHS_DATA", 0x480b4220},
	{"MMCHS_PSTATE", 0x480b4224},
	{"MMCHS_HCTL", 0x480b4228},
	{"MMCHS_SYSCTL", 0x480b422c},
	{"MMCHS_STAT", 0x480b4230},
	{"MMCHS_IE", 0x480b4234},
	{"MMCHS_ISE", 0x480b4238},
	{"MMCHS_AC12", 0x480b423c},
	{"MMCHS_CAPA", 0x480b4240},
	{"MMCHS_CUR_CAPA", 0x480b4248},
	{"MMCHS_FE", 0x480b4250},
	{"MMCHS_ADMAES", 0x480b4254},
	{"MMCHS_ADMASAL", 0x480b4258},
	{"MMCHS_REV", 0x480b42fc},
};
void omap4_regdump_mmchs2(void) {
	pr_info("mmchs2:\n");
	regdump(regdata_mmchs2, ARRAY_SIZE(regdata_mmchs2));
}

const struct reginfo regdata_mmchs3[] = {
	{"MMCHS_HL_REV", 0x480ad000},
	{"MMCHS_HL_HWINFO", 0x480ad004},
	{"MMCHS_HL_SYSCONFIG", 0x480ad010},
	{"MMCHS_SYSCONFIG", 0x480ad110},
	{"MMCHS_SYSSTATUS", 0x480ad114},
	{"MMCHS_CSRE", 0x480ad124},
	{"MMCHS_SYSTEST", 0x480ad128},
	{"MMCHS_CON", 0x480ad12c},
	{"MMCHS_PWCNT", 0x480ad130},
	{"MMCHS_BLK", 0x480ad204},
	{"MMCHS_ARG", 0x480ad208},
	{"MMCHS_CMD", 0x480ad20c},
	{"MMCHS_RSP10", 0x480ad210},
	{"MMCHS_RSP32", 0x480ad214},
	{"MMCHS_RSP54", 0x480ad218},
	{"MMCHS_RSP76", 0x480ad21c},
	{"MMCHS_DATA", 0x480ad220},
	{"MMCHS_PSTATE", 0x480ad224},
	{"MMCHS_HCTL", 0x480ad228},
	{"MMCHS_SYSCTL", 0x480ad22c},
	{"MMCHS_STAT", 0x480ad230},
	{"MMCHS_IE", 0x480ad234},
	{"MMCHS_ISE", 0x480ad238},
	{"MMCHS_AC12", 0x480ad23c},
	{"MMCHS_CAPA", 0x480ad240},
	{"MMCHS_CUR_CAPA", 0x480ad248},
	{"MMCHS_FE", 0x480ad250},
	{"MMCHS_REV", 0x480ad2fc},
};
void omap4_regdump_mmchs3(void) {
	pr_info("mmchs3:\n");
	regdump(regdata_mmchs3, ARRAY_SIZE(regdata_mmchs3));
}

const struct reginfo regdata_mmchs4[] = {
	{"MMCHS_HL_REV", 0x480d1000},
	{"MMCHS_HL_HWINFO", 0x480d1004},
	{"MMCHS_HL_SYSCONFIG", 0x480d1010},
	{"MMCHS_SYSCONFIG", 0x480d1110},
	{"MMCHS_SYSSTATUS", 0x480d1114},
	{"MMCHS_CSRE", 0x480d1124},
	{"MMCHS_SYSTEST", 0x480d1128},
	{"MMCHS_CON", 0x480d112c},
	{"MMCHS_PWCNT", 0x480d1130},
	{"MMCHS_BLK", 0x480d1204},
	{"MMCHS_ARG", 0x480d1208},
	{"MMCHS_CMD", 0x480d120c},
	{"MMCHS_RSP10", 0x480d1210},
	{"MMCHS_RSP32", 0x480d1214},
	{"MMCHS_RSP54", 0x480d1218},
	{"MMCHS_RSP76", 0x480d121c},
	{"MMCHS_DATA", 0x480d1220},
	{"MMCHS_PSTATE", 0x480d1224},
	{"MMCHS_HCTL", 0x480d1228},
	{"MMCHS_SYSCTL", 0x480d122c},
	{"MMCHS_STAT", 0x480d1230},
	{"MMCHS_IE", 0x480d1234},
	{"MMCHS_ISE", 0x480d1238},
	{"MMCHS_AC12", 0x480d123c},
	{"MMCHS_CAPA", 0x480d1240},
	{"MMCHS_CUR_CAPA", 0x480d1248},
	{"MMCHS_FE", 0x480d1250},
	{"MMCHS_REV", 0x480d12fc},
};
void omap4_regdump_mmchs4(void) {
	pr_info("mmchs4:\n");
	regdump(regdata_mmchs4, ARRAY_SIZE(regdata_mmchs4));
}

const struct reginfo regdata_mmchs5[] = {
	{"MMCHS_HL_REV", 0x480d5000},
	{"MMCHS_HL_HWINFO", 0x480d5004},
	{"MMCHS_HL_SYSCONFIG", 0x480d5010},
	{"MMCHS_SYSCONFIG", 0x480d5110},
	{"MMCHS_SYSSTATUS", 0x480d5114},
	{"MMCHS_CSRE", 0x480d5124},
	{"MMCHS_SYSTEST", 0x480d5128},
	{"MMCHS_CON", 0x480d512c},
	{"MMCHS_PWCNT", 0x480d5130},
	{"MMCHS_BLK", 0x480d5204},
	{"MMCHS_ARG", 0x480d5208},
	{"MMCHS_CMD", 0x480d520c},
	{"MMCHS_RSP10", 0x480d5210},
	{"MMCHS_RSP32", 0x480d5214},
	{"MMCHS_RSP54", 0x480d5218},
	{"MMCHS_RSP76", 0x480d521c},
	{"MMCHS_DATA", 0x480d5220},
	{"MMCHS_PSTATE", 0x480d5224},
	{"MMCHS_HCTL", 0x480d5228},
	{"MMCHS_SYSCTL", 0x480d522c},
	{"MMCHS_STAT", 0x480d5230},
	{"MMCHS_IE", 0x480d5234},
	{"MMCHS_ISE", 0x480d5238},
	{"MMCHS_AC12", 0x480d523c},
	{"MMCHS_CAPA", 0x480d5240},
	{"MMCHS_CUR_CAPA", 0x480d5248},
	{"MMCHS_FE", 0x480d5250},
	{"MMCHS_REV", 0x480d52fc},
};
void omap4_regdump_mmchs5(void) {
	pr_info("mmchs5:\n");
	regdump(regdata_mmchs5, ARRAY_SIZE(regdata_mmchs5));
}

const struct reginfo regdata_gpio2[] = {
	{"GPIO_REVISION", 0x48055000},
	{"GPIO_SYSCONFIG", 0x48055010},
	{"GPIO_IRQSTATUS_RAW_0", 0x48055024},
	{"GPIO_IRQSTATUS_RAW_1", 0x48055028},
	{"GPIO_IRQSTATUS_0", 0x4805502c},
	{"GPIO_IRQSTATUS_1", 0x48055030},
	{"GPIO_IRQSTATUS_SET_0", 0x48055034},
	{"GPIO_IRQSTATUS_SET_1", 0x48055038},
	{"GPIO_IRQSTATUS_CLR_0", 0x4805503c},
	{"GPIO_IRQSTATUS_CLR_1", 0x48055040},
	{"GPIO_IRQWAKEN_0", 0x48055044},
	{"GPIO_IRQWAKEN_1", 0x48055048},
	{"GPIO_SYSSTATUS", 0x48055114},
	{"GPIO_IRQSTATUS1", 0x48055118},
	{"GPIO_IRQENABLE1", 0x4805511c},
	{"GPIO_WAKEUPENABLE", 0x48055120},
	{"GPIO_IRQSTATUS2", 0x48055128},
	{"GPIO_IRQENABLE2", 0x4805512c},
	{"GPIO_CTRL", 0x48055130},
	{"GPIO_OE", 0x48055134},
	{"GPIO_DATAIN", 0x48055138},
	{"GPIO_DATAOUT", 0x4805513c},
	{"GPIO_LEVELDETECT0", 0x48055140},
	{"GPIO_LEVELDETECT1", 0x48055144},
	{"GPIO_RISINGDETECT", 0x48055148},
	{"GPIO_FALLINGDETECT", 0x4805514c},
	{"GPIO_DEBOUNCENABLE", 0x48055150},
	{"GPIO_DEBOUNCINGTIME", 0x48055154},
	{"GPIO_CLEARIRQENABLE1", 0x48055160},
	{"GPIO_SETIRQENABLE1", 0x48055164},
	{"GPIO_CLEARIRQENABLE2", 0x48055170},
	{"GPIO_SETIRQENABLE2", 0x48055174},
	{"GPIO_CLEARWKUPENA", 0x48055180},
	{"GPIO_SETWKUENA", 0x48055184},
	{"GPIO_CLEARDATAOUT", 0x48055190},
	{"GPIO_SETDATAOUT", 0x48055194},
};
void omap4_regdump_gpio2(void) {
	pr_info("gpio2:\n");
	regdump(regdata_gpio2, ARRAY_SIZE(regdata_gpio2));
}

const struct reginfo regdata_gpio3[] = {
	{"GPIO_REVISION", 0x48057000},
	{"GPIO_SYSCONFIG", 0x48057010},
	{"GPIO_IRQSTATUS_RAW_0", 0x48057024},
	{"GPIO_IRQSTATUS_RAW_1", 0x48057028},
	{"GPIO_IRQSTATUS_0", 0x4805702c},
	{"GPIO_IRQSTATUS_1", 0x48057030},
	{"GPIO_IRQSTATUS_SET_0", 0x48057034},
	{"GPIO_IRQSTATUS_SET_1", 0x48057038},
	{"GPIO_IRQSTATUS_CLR_0", 0x4805703c},
	{"GPIO_IRQSTATUS_CLR_1", 0x48057040},
	{"GPIO_IRQWAKEN_0", 0x48057044},
	{"GPIO_IRQWAKEN_1", 0x48057048},
	{"GPIO_SYSSTATUS", 0x48057114},
	{"GPIO_IRQSTATUS1", 0x48057118},
	{"GPIO_IRQENABLE1", 0x4805711c},
	{"GPIO_WAKEUPENABLE", 0x48057120},
	{"GPIO_IRQSTATUS2", 0x48057128},
	{"GPIO_IRQENABLE2", 0x4805712c},
	{"GPIO_CTRL", 0x48057130},
	{"GPIO_OE", 0x48057134},
	{"GPIO_DATAIN", 0x48057138},
	{"GPIO_DATAOUT", 0x4805713c},
	{"GPIO_LEVELDETECT0", 0x48057140},
	{"GPIO_LEVELDETECT1", 0x48057144},
	{"GPIO_RISINGDETECT", 0x48057148},
	{"GPIO_FALLINGDETECT", 0x4805714c},
	{"GPIO_DEBOUNCENABLE", 0x48057150},
	{"GPIO_DEBOUNCINGTIME", 0x48057154},
	{"GPIO_CLEARIRQENABLE1", 0x48057160},
	{"GPIO_SETIRQENABLE1", 0x48057164},
	{"GPIO_CLEARIRQENABLE2", 0x48057170},
	{"GPIO_SETIRQENABLE2", 0x48057174},
	{"GPIO_CLEARWKUPENA", 0x48057180},
	{"GPIO_SETWKUENA", 0x48057184},
	{"GPIO_CLEARDATAOUT", 0x48057190},
	{"GPIO_SETDATAOUT", 0x48057194},
};
void omap4_regdump_gpio3(void) {
	pr_info("gpio3:\n");
	regdump(regdata_gpio3, ARRAY_SIZE(regdata_gpio3));
}

const struct reginfo regdata_gpio4[] = {
	{"GPIO_REVISION", 0x48059000},
	{"GPIO_SYSCONFIG", 0x48059010},
	{"GPIO_IRQSTATUS_RAW_0", 0x48059024},
	{"GPIO_IRQSTATUS_RAW_1", 0x48059028},
	{"GPIO_IRQSTATUS_0", 0x4805902c},
	{"GPIO_IRQSTATUS_1", 0x48059030},
	{"GPIO_IRQSTATUS_SET_0", 0x48059034},
	{"GPIO_IRQSTATUS_SET_1", 0x48059038},
	{"GPIO_IRQSTATUS_CLR_0", 0x4805903c},
	{"GPIO_IRQSTATUS_CLR_1", 0x48059040},
	{"GPIO_IRQWAKEN_0", 0x48059044},
	{"GPIO_IRQWAKEN_1", 0x48059048},
	{"GPIO_SYSSTATUS", 0x48059114},
	{"GPIO_IRQSTATUS1", 0x48059118},
	{"GPIO_IRQENABLE1", 0x4805911c},
	{"GPIO_WAKEUPENABLE", 0x48059120},
	{"GPIO_IRQSTATUS2", 0x48059128},
	{"GPIO_IRQENABLE2", 0x4805912c},
	{"GPIO_CTRL", 0x48059130},
	{"GPIO_OE", 0x48059134},
	{"GPIO_DATAIN", 0x48059138},
	{"GPIO_DATAOUT", 0x4805913c},
	{"GPIO_LEVELDETECT0", 0x48059140},
	{"GPIO_LEVELDETECT1", 0x48059144},
	{"GPIO_RISINGDETECT", 0x48059148},
	{"GPIO_FALLINGDETECT", 0x4805914c},
	{"GPIO_DEBOUNCENABLE", 0x48059150},
	{"GPIO_DEBOUNCINGTIME", 0x48059154},
	{"GPIO_CLEARIRQENABLE1", 0x48059160},
	{"GPIO_SETIRQENABLE1", 0x48059164},
	{"GPIO_CLEARIRQENABLE2", 0x48059170},
	{"GPIO_SETIRQENABLE2", 0x48059174},
	{"GPIO_CLEARWKUPENA", 0x48059180},
	{"GPIO_SETWKUENA", 0x48059184},
	{"GPIO_CLEARDATAOUT", 0x48059190},
	{"GPIO_SETDATAOUT", 0x48059194},
};
void omap4_regdump_gpio4(void) {
	pr_info("gpio4:\n");
	regdump(regdata_gpio4, ARRAY_SIZE(regdata_gpio4));
}

const struct reginfo regdata_gpio5[] = {
	{"GPIO_REVISION", 0x4805b000},
	{"GPIO_SYSCONFIG", 0x4805b010},
	{"GPIO_IRQSTATUS_RAW_0", 0x4805b024},
	{"GPIO_IRQSTATUS_RAW_1", 0x4805b028},
	{"GPIO_IRQSTATUS_0", 0x4805b02c},
	{"GPIO_IRQSTATUS_1", 0x4805b030},
	{"GPIO_IRQSTATUS_SET_0", 0x4805b034},
	{"GPIO_IRQSTATUS_SET_1", 0x4805b038},
	{"GPIO_IRQSTATUS_CLR_0", 0x4805b03c},
	{"GPIO_IRQSTATUS_CLR_1", 0x4805b040},
	{"GPIO_IRQWAKEN_0", 0x4805b044},
	{"GPIO_IRQWAKEN_1", 0x4805b048},
	{"GPIO_SYSSTATUS", 0x4805b114},
	{"GPIO_IRQSTATUS1", 0x4805b118},
	{"GPIO_IRQENABLE1", 0x4805b11c},
	{"GPIO_WAKEUPENABLE", 0x4805b120},
	{"GPIO_IRQSTATUS2", 0x4805b128},
	{"GPIO_IRQENABLE2", 0x4805b12c},
	{"GPIO_CTRL", 0x4805b130},
	{"GPIO_OE", 0x4805b134},
	{"GPIO_DATAIN", 0x4805b138},
	{"GPIO_DATAOUT", 0x4805b13c},
	{"GPIO_LEVELDETECT0", 0x4805b140},
	{"GPIO_LEVELDETECT1", 0x4805b144},
	{"GPIO_RISINGDETECT", 0x4805b148},
	{"GPIO_FALLINGDETECT", 0x4805b14c},
	{"GPIO_DEBOUNCENABLE", 0x4805b150},
	{"GPIO_DEBOUNCINGTIME", 0x4805b154},
	{"GPIO_CLEARIRQENABLE1", 0x4805b160},
	{"GPIO_SETIRQENABLE1", 0x4805b164},
	{"GPIO_CLEARIRQENABLE2", 0x4805b170},
	{"GPIO_SETIRQENABLE2", 0x4805b174},
	{"GPIO_CLEARWKUPENA", 0x4805b180},
	{"GPIO_SETWKUENA", 0x4805b184},
	{"GPIO_CLEARDATAOUT", 0x4805b190},
	{"GPIO_SETDATAOUT", 0x4805b194},
};
void omap4_regdump_gpio5(void) {
	pr_info("gpio5:\n");
	regdump(regdata_gpio5, ARRAY_SIZE(regdata_gpio5));
}

const struct reginfo regdata_gpio6[] = {
	{"GPIO_REVISION", 0x4805d000},
	{"GPIO_SYSCONFIG", 0x4805d010},
	{"GPIO_IRQSTATUS_RAW_0", 0x4805d024},
	{"GPIO_IRQSTATUS_RAW_1", 0x4805d028},
	{"GPIO_IRQSTATUS_0", 0x4805d02c},
	{"GPIO_IRQSTATUS_1", 0x4805d030},
	{"GPIO_IRQSTATUS_SET_0", 0x4805d034},
	{"GPIO_IRQSTATUS_SET_1", 0x4805d038},
	{"GPIO_IRQSTATUS_CLR_0", 0x4805d03c},
	{"GPIO_IRQSTATUS_CLR_1", 0x4805d040},
	{"GPIO_IRQWAKEN_0", 0x4805d044},
	{"GPIO_IRQWAKEN_1", 0x4805d048},
	{"GPIO_SYSSTATUS", 0x4805d114},
	{"GPIO_IRQSTATUS1", 0x4805d118},
	{"GPIO_IRQENABLE1", 0x4805d11c},
	{"GPIO_WAKEUPENABLE", 0x4805d120},
	{"GPIO_IRQSTATUS2", 0x4805d128},
	{"GPIO_IRQENABLE2", 0x4805d12c},
	{"GPIO_CTRL", 0x4805d130},
	{"GPIO_OE", 0x4805d134},
	{"GPIO_DATAIN", 0x4805d138},
	{"GPIO_DATAOUT", 0x4805d13c},
	{"GPIO_LEVELDETECT0", 0x4805d140},
	{"GPIO_LEVELDETECT1", 0x4805d144},
	{"GPIO_RISINGDETECT", 0x4805d148},
	{"GPIO_FALLINGDETECT", 0x4805d14c},
	{"GPIO_DEBOUNCENABLE", 0x4805d150},
	{"GPIO_DEBOUNCINGTIME", 0x4805d154},
	{"GPIO_CLEARIRQENABLE1", 0x4805d160},
	{"GPIO_SETIRQENABLE1", 0x4805d164},
	{"GPIO_CLEARIRQENABLE2", 0x4805d170},
	{"GPIO_SETIRQENABLE2", 0x4805d174},
	{"GPIO_CLEARWKUPENA", 0x4805d180},
	{"GPIO_SETWKUENA", 0x4805d184},
	{"GPIO_CLEARDATAOUT", 0x4805d190},
	{"GPIO_SETDATAOUT", 0x4805d194},
};
void omap4_regdump_gpio6(void) {
	pr_info("gpio6:\n");
	regdump(regdata_gpio6, ARRAY_SIZE(regdata_gpio6));
}

const struct reginfo regdata_gpio1[] = {
	{"GPIO_REVISION", 0x4a310000},
	{"GPIO_SYSCONFIG", 0x4a310010},
	{"GPIO_IRQSTATUS_RAW_0", 0x4a310024},
	{"GPIO_IRQSTATUS_RAW_1", 0x4a310028},
	{"GPIO_IRQSTATUS_0", 0x4a31002c},
	{"GPIO_IRQSTATUS_1", 0x4a310030},
	{"GPIO_IRQSTATUS_SET_0", 0x4a310034},
	{"GPIO_IRQSTATUS_SET_1", 0x4a310038},
	{"GPIO_IRQSTATUS_CLR_0", 0x4a31003c},
	{"GPIO_IRQSTATUS_CLR_1", 0x4a310040},
	{"GPIO_IRQWAKEN_0", 0x4a310044},
	{"GPIO_IRQWAKEN_1", 0x4a310048},
	{"GPIO_SYSSTATUS", 0x4a310114},
	{"GPIO_IRQSTATUS1", 0x4a310118},
	{"GPIO_IRQENABLE1", 0x4a31011c},
	{"GPIO_WAKEUPENABLE", 0x4a310120},
	{"GPIO_IRQSTATUS2", 0x4a310128},
	{"GPIO_IRQENABLE2", 0x4a31012c},
	{"GPIO_CTRL", 0x4a310130},
	{"GPIO_OE", 0x4a310134},
	{"GPIO_DATAIN", 0x4a310138},
	{"GPIO_DATAOUT", 0x4a31013c},
	{"GPIO_LEVELDETECT0", 0x4a310140},
	{"GPIO_LEVELDETECT1", 0x4a310144},
	{"GPIO_RISINGDETECT", 0x4a310148},
	{"GPIO_FALLINGDETECT", 0x4a31014c},
	{"GPIO_DEBOUNCENABLE", 0x4a310150},
	{"GPIO_DEBOUNCINGTIME", 0x4a310154},
	{"GPIO_CLEARIRQENABLE1", 0x4a310160},
	{"GPIO_SETIRQENABLE1", 0x4a310164},
	{"GPIO_CLEARIRQENABLE2", 0x4a310170},
	{"GPIO_SETIRQENABLE2", 0x4a310174},
	{"GPIO_CLEARWKUPENA", 0x4a310180},
	{"GPIO_SETWKUENA", 0x4a310184},
	{"GPIO_CLEARDATAOUT", 0x4a310190},
	{"GPIO_SETDATAOUT", 0x4a310194},
};
void omap4_regdump_gpio1(void) {
	pr_info("gpio1:\n");
	regdump(regdata_gpio1, ARRAY_SIZE(regdata_gpio1));
}

const struct reginfo regdata_keyboard_controller[] = {
	{"KBD_REVISION", 0x4a31c000},
	{"KBD_SYSCONFIG", 0x4a31c010},
	{"KBD_SYSSTATUS", 0x4a31c014},
	{"KBD_IRQSTATUS", 0x4a31c018},
	{"KBD_IRQENABLE", 0x4a31c01c},
	{"KBD_WAKEUPENABLE", 0x4a31c020},
	{"KBD_PENDING", 0x4a31c024},
	{"KBD_CTRL", 0x4a31c028},
	{"KBD_DEBOUNCINGTIME", 0x4a31c02c},
	{"KBD_KEYLONGTIME", 0x4a31c030},
	{"KBD_TIMEOUT", 0x4a31c034},
	{"KBD_STATEMACHINE", 0x4a31c038},
	{"KBD_ROWINPUTS", 0x4a31c03c},
	{"KBD_COLUMNOUTPUTS", 0x4a31c040},
	{"KBD_FULLCODE31_0", 0x4a31c044},
	{"KBD_FULLCODE63_32", 0x4a31c048},
	{"KBD_FULLCODE17_0", 0x4a31c04c},
	{"KBD_FULLCODE35_18", 0x4a31c050},
	{"KBD_FULLCODE53_36", 0x4a31c054},
	{"KBD_FULLCODE71_54", 0x4a31c058},
	{"KBD_FULLCODE80_72", 0x4a31c05c},
};
void omap4_regdump_keyboard_controller(void) {
	pr_info("keyboard_controller:\n");
	regdump(regdata_keyboard_controller, ARRAY_SIZE(regdata_keyboard_controller));
}

const struct reginfo regdata_hsi_top[] = {
	{"HSI_REVISION", 0x4a058000},
	{"HSI_HWINFO", 0x4a058004},
	{"HSI_SYSCONFIG", 0x4a058010},
	{"HSI_SYSSTATUS", 0x4a058014},
	{"HSI_P1_M_IRQ0U_STATUS", 0x4a058408},
	{"HSI_P1_M_IRQ0U_ENABLE", 0x4a05840c},
	{"HSI_P1_M_IRQ1U_STATUS", 0x4a058410},
	{"HSI_P1_M_IRQ1U_ENABLE", 0x4a058414},
	{"HSI_P2_M_IRQ0U_STATUS", 0x4a058418},
	{"HSI_P2_M_IRQ0U_ENABLE", 0x4a05841c},
	{"HSI_P2_M_IRQ1U_STATUS", 0x4a058420},
	{"HSI_P2_M_IRQ1U_ENABLE", 0x4a058424},
	{"HSI_P1_D_IRQ0U_STATUS", 0x4a058430},
	{"HSI_P1_D_IRQ0U_ENABLE", 0x4a058434},
	{"HSI_P1_D_IRQ1U_STATUS", 0x4a058438},
	{"HSI_P1_D_IRQ1U_ENABLE", 0x4a05843c},
	{"HSI_P2_D_IRQ0U_STATUS", 0x4a058440},
	{"HSI_P2_D_IRQ0U_ENABLE", 0x4a058444},
	{"HSI_P2_D_IRQ1U_STATUS", 0x4a058448},
	{"HSI_P2_D_IRQ1U_ENABLE", 0x4a05844c},
	{"HSI_DMA_M_IRQSTATUS", 0x4a058800},
	{"HSI_DMA_M_IRQENABLE", 0x4a058804},
	{"HSI_P1_M_IRQ0_STATUS", 0x4a058808},
	{"HSI_P1_M_IRQ0_ENABLE", 0x4a05880c},
	{"HSI_P1_M_IRQ1_STATUS", 0x4a058810},
	{"HSI_P1_M_IRQ1_ENABLE", 0x4a058814},
	{"HSI_P2_M_IRQ0_STATUS", 0x4a058818},
	{"HSI_P2_M_IRQ0_ENABLE", 0x4a05881c},
	{"HSI_P2_M_IRQ1_STATUS", 0x4a058820},
	{"HSI_P2_M_IRQ1_ENABLE", 0x4a058824},
	{"HSI_DMA_D_IRQSTATUS", 0x4a058828},
	{"HSI_DMA_D_IRQENABLE", 0x4a05882c},
	{"HSI_P1_D_IRQ0_STATUS", 0x4a058830},
	{"HSI_P1_D_IRQ0_ENABLE", 0x4a058834},
	{"HSI_P1_D_IRQ1_STATUS", 0x4a058838},
	{"HSI_P1_D_IRQ1_ENABLE", 0x4a05883c},
	{"HSI_P2_D_IRQ0_STATUS", 0x4a058840},
	{"HSI_P2_D_IRQ0_ENABLE", 0x4a058844},
	{"HSI_P2_D_IRQ1_STATUS", 0x4a058848},
	{"HSI_P2_D_IRQ1_ENABLE", 0x4a05884c},
	{"HSI_P1_WAKE", 0x4a058c00},
	{"HSI_P1_CLEAR_WAKE", 0x4a058c04},
	{"HSI_P1_SET_WAKE", 0x4a058c08},
	{"HSI_P2_WAKE", 0x4a058c10},
	{"HSI_P2_CLEAR_WAKE", 0x4a058c14},
	{"HSI_P2_SET_WAKE", 0x4a058c18},
	{"DMA_GCR", 0x4a059100},
	{"DMA_GRST", 0x4a059200},
};
void omap4_regdump_hsi_top(void) {
	pr_info("hsi_top:\n");
	regdump(regdata_hsi_top, ARRAY_SIZE(regdata_hsi_top));
}

const struct reginfo regdata_hsi_ports[] = {
	{"HST_ID_P1", 0x4a05a000},
	{"HST_MODE_P1", 0x4a05a004},
	{"HST_FRAMESIZE_P1", 0x4a05a008},
	{"HST_TXSTATE_P1", 0x4a05a00c},
	{"HST_BUFSTATE_P1", 0x4a05a010},
	{"HST_DIVISOR_P1", 0x4a05a018},
	{"HST_BREAK_P1", 0x4a05a020},
	{"HST_CHANNELS_P1", 0x4a05a024},
	{"HST_ARBMODE_P1", 0x4a05a028},
	{"HST_MAPPING0", 0x4a05a100},
	{"HST_MAPPING1", 0x4a05a104},
	{"HST_MAPPING2", 0x4a05a108},
	{"HST_MAPPING3", 0x4a05a10c},
	{"HST_MAPPING4", 0x4a05a110},
	{"HST_MAPPING5", 0x4a05a114},
	{"HST_MAPPING6", 0x4a05a118},
	{"HST_MAPPING7", 0x4a05a11c},
	{"HST_MAPPING8", 0x4a05a120},
	{"HST_MAPPING9", 0x4a05a124},
	{"HST_MAPPING10", 0x4a05a128},
	{"HST_MAPPING11", 0x4a05a12c},
	{"HST_MAPPING12", 0x4a05a130},
	{"HST_MAPPING13", 0x4a05a134},
	{"HST_MAPPING14", 0x4a05a138},
	{"HST_MAPPING15", 0x4a05a13c},
	{"HSR_ID_P1", 0x4a05a800},
	{"HSR_MODE_P1", 0x4a05a804},
	{"HSR_FRAMESIZE_P1", 0x4a05a808},
	{"HSR_RXSTATE_P1", 0x4a05a80c},
	{"HSR_BUFSTATE_P1", 0x4a05a810},
	{"HSR_BREAK_P1", 0x4a05a81c},
	{"HSR_ERROR_P1", 0x4a05a820},
	{"HSR_ERRORACK_P1", 0x4a05a824},
	{"HSR_CHANNELS_P1", 0x4a05a828},
	{"HSR_OVERRUN_P1", 0x4a05a82c},
	{"HSR_OVERRUNACK_P1", 0x4a05a830},
	{"HSR_COUNTERS_P1", 0x4a05a834},
	{"HSR_MAPPING0", 0x4a05a900},
	{"HSR_MAPPING1", 0x4a05a904},
	{"HSR_MAPPING2", 0x4a05a908},
	{"HSR_MAPPING3", 0x4a05a90c},
	{"HSR_MAPPING4", 0x4a05a910},
	{"HSR_MAPPING5", 0x4a05a914},
	{"HSR_MAPPING6", 0x4a05a918},
	{"HSR_MAPPING7", 0x4a05a91c},
	{"HSR_MAPPING8", 0x4a05a920},
	{"HSR_MAPPING9", 0x4a05a924},
	{"HSR_MAPPING10", 0x4a05a928},
	{"HSR_MAPPING11", 0x4a05a92c},
	{"HSR_MAPPING12", 0x4a05a930},
	{"HSR_MAPPING13", 0x4a05a934},
	{"HSR_MAPPING14", 0x4a05a938},
	{"HSR_MAPPING15", 0x4a05a93c},
	{"HSR_DLL", 0x4a05a944},
	{"HSR_DIVISOR_P1", 0x4a05a94c},
	{"HST_ID_P2", 0x4a05b000},
	{"HST_MODE_P2", 0x4a05b004},
	{"HST_FRAMESIZE_P2", 0x4a05b008},
	{"HST_TXSTATE_P2", 0x4a05b00c},
	{"HST_BUFSTATE_P2", 0x4a05b010},
	{"HST_DIVISOR_P2", 0x4a05b018},
	{"HST_BREAK_P2", 0x4a05b020},
	{"HST_CHANNELS_P2", 0x4a05b024},
	{"HST_ARBMODE_P2", 0x4a05b028},
	{"HSR_ID_P2", 0x4a05b800},
	{"HSR_MODE_P2", 0x4a05b804},
	{"HSR_FRAMESIZE_P2", 0x4a05b808},
	{"HSR_RXSTATE_P2", 0x4a05b80c},
	{"HSR_BUFSTATE_P2", 0x4a05b810},
	{"HSR_BREAK_P2", 0x4a05b81c},
	{"HSR_ERROR_P2", 0x4a05b820},
	{"HSR_ERRORACK_P2", 0x4a05b824},
	{"HSR_CHANNELS_P2", 0x4a05b828},
	{"HSR_OVERRUN_P2", 0x4a05b82c},
	{"HSR_OVERRUNACK_P2", 0x4a05b830},
	{"HSR_COUNTERS_P2", 0x4a05b834},
	{"HSR_DIVISOR_P2", 0x4a05b94c},
};
void omap4_regdump_hsi_ports(void) {
	pr_info("hsi_ports:\n");
	regdump(regdata_hsi_ports, ARRAY_SIZE(regdata_hsi_ports));
	omap4_regdump_hsi_ports_channel_0();
	omap4_regdump_hsi_ports_channel_1();
	omap4_regdump_hsi_ports_channel_2();
	omap4_regdump_hsi_ports_channel_3();
	omap4_regdump_hsi_ports_channel_4();
	omap4_regdump_hsi_ports_channel_5();
	omap4_regdump_hsi_ports_channel_6();
	omap4_regdump_hsi_ports_channel_7();
}

const struct reginfo regdata_hsi_ports_channel_0[] = {
	{"HSR_BUFFER_P1_CHN_i_0", 0x4a05a880},
	{"HSR_BUFFER_P2_CHN_i_0", 0x4a05b880},
	{"HSR_SWAPBUFFER_P1_CHN_i_0", 0x4a05a8c0},
	{"HSR_SWAPBUFFER_P2_CHN_i_0", 0x4a05b8c0},
	{"HST_BUFFER_P1_CHN_i_0", 0x4a05a080},
	{"HST_BUFFER_P2_CHN_i_0", 0x4a05b080},
	{"HST_SWAPBUFFER_P1_CHN_i_0", 0x4a05a0c0},
	{"HST_SWAPBUFFER_P2_CHN_i_0", 0x4a05b0c0},
};
void omap4_regdump_hsi_ports_channel_0(void) {
	pr_info("hsi_ports_channel_0:\n");
	regdump(regdata_hsi_ports_channel_0, ARRAY_SIZE(regdata_hsi_ports_channel_0));
}

const struct reginfo regdata_hsi_ports_channel_1[] = {
	{"HSR_BUFFER_P1_CHN_i_1", 0x4a05a884},
	{"HSR_BUFFER_P2_CHN_i_1", 0x4a05b884},
	{"HSR_SWAPBUFFER_P1_CHN_i_1", 0x4a05a8c4},
	{"HSR_SWAPBUFFER_P2_CHN_i_1", 0x4a05b8c4},
	{"HST_BUFFER_P1_CHN_i_1", 0x4a05a084},
	{"HST_BUFFER_P2_CHN_i_1", 0x4a05b084},
	{"HST_SWAPBUFFER_P1_CHN_i_1", 0x4a05a0c4},
	{"HST_SWAPBUFFER_P2_CHN_i_1", 0x4a05b0c4},
};
void omap4_regdump_hsi_ports_channel_1(void) {
	pr_info("hsi_ports_channel_1:\n");
	regdump(regdata_hsi_ports_channel_1, ARRAY_SIZE(regdata_hsi_ports_channel_1));
}

const struct reginfo regdata_hsi_ports_channel_2[] = {
	{"HSR_BUFFER_P1_CHN_i_2", 0x4a05a888},
	{"HSR_BUFFER_P2_CHN_i_2", 0x4a05b888},
	{"HSR_SWAPBUFFER_P1_CHN_i_2", 0x4a05a8c8},
	{"HSR_SWAPBUFFER_P2_CHN_i_2", 0x4a05b8c8},
	{"HST_BUFFER_P1_CHN_i_2", 0x4a05a088},
	{"HST_BUFFER_P2_CHN_i_2", 0x4a05b088},
	{"HST_SWAPBUFFER_P1_CHN_i_2", 0x4a05a0c8},
	{"HST_SWAPBUFFER_P2_CHN_i_2", 0x4a05b0c8},
};
void omap4_regdump_hsi_ports_channel_2(void) {
	pr_info("hsi_ports_channel_2:\n");
	regdump(regdata_hsi_ports_channel_2, ARRAY_SIZE(regdata_hsi_ports_channel_2));
}

const struct reginfo regdata_hsi_ports_channel_3[] = {
	{"HSR_BUFFER_P1_CHN_i_3", 0x4a05a88c},
	{"HSR_BUFFER_P2_CHN_i_3", 0x4a05b88c},
	{"HSR_SWAPBUFFER_P1_CHN_i_3", 0x4a05a8cc},
	{"HSR_SWAPBUFFER_P2_CHN_i_3", 0x4a05b8cc},
	{"HST_BUFFER_P1_CHN_i_3", 0x4a05a08c},
	{"HST_BUFFER_P2_CHN_i_3", 0x4a05b08c},
	{"HST_SWAPBUFFER_P1_CHN_i_3", 0x4a05a0cc},
	{"HST_SWAPBUFFER_P2_CHN_i_3", 0x4a05b0cc},
};
void omap4_regdump_hsi_ports_channel_3(void) {
	pr_info("hsi_ports_channel_3:\n");
	regdump(regdata_hsi_ports_channel_3, ARRAY_SIZE(regdata_hsi_ports_channel_3));
}

const struct reginfo regdata_hsi_ports_channel_4[] = {
	{"HSR_BUFFER_P1_CHN_i_4", 0x4a05a890},
	{"HSR_BUFFER_P2_CHN_i_4", 0x4a05b890},
	{"HSR_SWAPBUFFER_P1_CHN_i_4", 0x4a05a8d0},
	{"HSR_SWAPBUFFER_P2_CHN_i_4", 0x4a05b8d0},
	{"HST_BUFFER_P1_CHN_i_4", 0x4a05a090},
	{"HST_BUFFER_P2_CHN_i_4", 0x4a05b090},
	{"HST_SWAPBUFFER_P1_CHN_i_4", 0x4a05a0d0},
	{"HST_SWAPBUFFER_P2_CHN_i_4", 0x4a05b0d0},
};
void omap4_regdump_hsi_ports_channel_4(void) {
	pr_info("hsi_ports_channel_4:\n");
	regdump(regdata_hsi_ports_channel_4, ARRAY_SIZE(regdata_hsi_ports_channel_4));
}

const struct reginfo regdata_hsi_ports_channel_5[] = {
	{"HSR_BUFFER_P1_CHN_i_5", 0x4a05a894},
	{"HSR_BUFFER_P2_CHN_i_5", 0x4a05b894},
	{"HSR_SWAPBUFFER_P1_CHN_i_5", 0x4a05a8d4},
	{"HSR_SWAPBUFFER_P2_CHN_i_5", 0x4a05b8d4},
	{"HST_BUFFER_P1_CHN_i_5", 0x4a05a094},
	{"HST_BUFFER_P2_CHN_i_5", 0x4a05b094},
	{"HST_SWAPBUFFER_P1_CHN_i_5", 0x4a05a0d4},
	{"HST_SWAPBUFFER_P2_CHN_i_5", 0x4a05b0d4},
};
void omap4_regdump_hsi_ports_channel_5(void) {
	pr_info("hsi_ports_channel_5:\n");
	regdump(regdata_hsi_ports_channel_5, ARRAY_SIZE(regdata_hsi_ports_channel_5));
}

const struct reginfo regdata_hsi_ports_channel_6[] = {
	{"HSR_BUFFER_P1_CHN_i_6", 0x4a05a898},
	{"HSR_BUFFER_P2_CHN_i_6", 0x4a05b898},
	{"HSR_SWAPBUFFER_P1_CHN_i_6", 0x4a05a8d8},
	{"HSR_SWAPBUFFER_P2_CHN_i_6", 0x4a05b8d8},
	{"HST_BUFFER_P1_CHN_i_6", 0x4a05a098},
	{"HST_BUFFER_P2_CHN_i_6", 0x4a05b098},
	{"HST_SWAPBUFFER_P1_CHN_i_6", 0x4a05a0d8},
	{"HST_SWAPBUFFER_P2_CHN_i_6", 0x4a05b0d8},
};
void omap4_regdump_hsi_ports_channel_6(void) {
	pr_info("hsi_ports_channel_6:\n");
	regdump(regdata_hsi_ports_channel_6, ARRAY_SIZE(regdata_hsi_ports_channel_6));
}

const struct reginfo regdata_hsi_ports_channel_7[] = {
	{"HSR_BUFFER_P1_CHN_i_7", 0x4a05a89c},
	{"HSR_BUFFER_P2_CHN_i_7", 0x4a05b89c},
	{"HSR_SWAPBUFFER_P1_CHN_i_7", 0x4a05a8dc},
	{"HSR_SWAPBUFFER_P2_CHN_i_7", 0x4a05b8dc},
	{"HST_BUFFER_P1_CHN_i_7", 0x4a05a09c},
	{"HST_BUFFER_P2_CHN_i_7", 0x4a05b09c},
	{"HST_SWAPBUFFER_P1_CHN_i_7", 0x4a05a0dc},
	{"HST_SWAPBUFFER_P2_CHN_i_7", 0x4a05b0dc},
};
void omap4_regdump_hsi_ports_channel_7(void) {
	pr_info("hsi_ports_channel_7:\n");
	regdump(regdata_hsi_ports_channel_7, ARRAY_SIZE(regdata_hsi_ports_channel_7));
}

const struct reginfo regdata_hsi_dma_channels[] = {
};
void omap4_regdump_hsi_dma_channels(void) {
	pr_info("hsi_dma_channels:\n");
	regdump(regdata_hsi_dma_channels, ARRAY_SIZE(regdata_hsi_dma_channels));
	omap4_regdump_hsi_dma_channels_dma_channel_0();
	omap4_regdump_hsi_dma_channels_dma_channel_1();
	omap4_regdump_hsi_dma_channels_dma_channel_2();
	omap4_regdump_hsi_dma_channels_dma_channel_3();
	omap4_regdump_hsi_dma_channels_dma_channel_4();
	omap4_regdump_hsi_dma_channels_dma_channel_5();
	omap4_regdump_hsi_dma_channels_dma_channel_6();
	omap4_regdump_hsi_dma_channels_dma_channel_7();
	omap4_regdump_hsi_dma_channels_dma_channel_8();
	omap4_regdump_hsi_dma_channels_dma_channel_9();
	omap4_regdump_hsi_dma_channels_dma_channel_10();
	omap4_regdump_hsi_dma_channels_dma_channel_11();
	omap4_regdump_hsi_dma_channels_dma_channel_12();
	omap4_regdump_hsi_dma_channels_dma_channel_13();
	omap4_regdump_hsi_dma_channels_dma_channel_14();
	omap4_regdump_hsi_dma_channels_dma_channel_15();
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_0[] = {
	{"DMA_CCR_CSDP_i_0", 0x4a059800},
	{"DMA_CDAC_CSAC_i_0", 0x4a059818},
	{"DMA_CDSA_i_0", 0x4a05980c},
	{"DMA_CEN_i_0", 0x4a059810},
	{"DMA_CSR_CCIR_i_0", 0x4a059804},
	{"DMA_CSSA_i_0", 0x4a059808},
};
void omap4_regdump_hsi_dma_channels_dma_channel_0(void) {
	pr_info("hsi_dma_channels_dma_channel_0:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_0, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_0));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_1[] = {
	{"DMA_CCR_CSDP_i_1", 0x4a059840},
	{"DMA_CDAC_CSAC_i_1", 0x4a059858},
	{"DMA_CDSA_i_1", 0x4a05984c},
	{"DMA_CEN_i_1", 0x4a059850},
	{"DMA_CSR_CCIR_i_1", 0x4a059844},
	{"DMA_CSSA_i_1", 0x4a059848},
};
void omap4_regdump_hsi_dma_channels_dma_channel_1(void) {
	pr_info("hsi_dma_channels_dma_channel_1:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_1, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_1));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_2[] = {
	{"DMA_CCR_CSDP_i_2", 0x4a059880},
	{"DMA_CDAC_CSAC_i_2", 0x4a059898},
	{"DMA_CDSA_i_2", 0x4a05988c},
	{"DMA_CEN_i_2", 0x4a059890},
	{"DMA_CSR_CCIR_i_2", 0x4a059884},
	{"DMA_CSSA_i_2", 0x4a059888},
};
void omap4_regdump_hsi_dma_channels_dma_channel_2(void) {
	pr_info("hsi_dma_channels_dma_channel_2:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_2, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_2));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_3[] = {
	{"DMA_CCR_CSDP_i_3", 0x4a0598c0},
	{"DMA_CDAC_CSAC_i_3", 0x4a0598d8},
	{"DMA_CDSA_i_3", 0x4a0598cc},
	{"DMA_CEN_i_3", 0x4a0598d0},
	{"DMA_CSR_CCIR_i_3", 0x4a0598c4},
	{"DMA_CSSA_i_3", 0x4a0598c8},
};
void omap4_regdump_hsi_dma_channels_dma_channel_3(void) {
	pr_info("hsi_dma_channels_dma_channel_3:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_3, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_3));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_4[] = {
	{"DMA_CCR_CSDP_i_4", 0x4a059900},
	{"DMA_CDAC_CSAC_i_4", 0x4a059918},
	{"DMA_CDSA_i_4", 0x4a05990c},
	{"DMA_CEN_i_4", 0x4a059910},
	{"DMA_CSR_CCIR_i_4", 0x4a059904},
	{"DMA_CSSA_i_4", 0x4a059908},
};
void omap4_regdump_hsi_dma_channels_dma_channel_4(void) {
	pr_info("hsi_dma_channels_dma_channel_4:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_4, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_4));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_5[] = {
	{"DMA_CCR_CSDP_i_5", 0x4a059940},
	{"DMA_CDAC_CSAC_i_5", 0x4a059958},
	{"DMA_CDSA_i_5", 0x4a05994c},
	{"DMA_CEN_i_5", 0x4a059950},
	{"DMA_CSR_CCIR_i_5", 0x4a059944},
	{"DMA_CSSA_i_5", 0x4a059948},
};
void omap4_regdump_hsi_dma_channels_dma_channel_5(void) {
	pr_info("hsi_dma_channels_dma_channel_5:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_5, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_5));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_6[] = {
	{"DMA_CCR_CSDP_i_6", 0x4a059980},
	{"DMA_CDAC_CSAC_i_6", 0x4a059998},
	{"DMA_CDSA_i_6", 0x4a05998c},
	{"DMA_CEN_i_6", 0x4a059990},
	{"DMA_CSR_CCIR_i_6", 0x4a059984},
	{"DMA_CSSA_i_6", 0x4a059988},
};
void omap4_regdump_hsi_dma_channels_dma_channel_6(void) {
	pr_info("hsi_dma_channels_dma_channel_6:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_6, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_6));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_7[] = {
	{"DMA_CCR_CSDP_i_7", 0x4a0599c0},
	{"DMA_CDAC_CSAC_i_7", 0x4a0599d8},
	{"DMA_CDSA_i_7", 0x4a0599cc},
	{"DMA_CEN_i_7", 0x4a0599d0},
	{"DMA_CSR_CCIR_i_7", 0x4a0599c4},
	{"DMA_CSSA_i_7", 0x4a0599c8},
};
void omap4_regdump_hsi_dma_channels_dma_channel_7(void) {
	pr_info("hsi_dma_channels_dma_channel_7:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_7, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_7));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_8[] = {
	{"DMA_CCR_CSDP_i_8", 0x4a059a00},
	{"DMA_CDAC_CSAC_i_8", 0x4a059a18},
	{"DMA_CDSA_i_8", 0x4a059a0c},
	{"DMA_CEN_i_8", 0x4a059a10},
	{"DMA_CSR_CCIR_i_8", 0x4a059a04},
	{"DMA_CSSA_i_8", 0x4a059a08},
};
void omap4_regdump_hsi_dma_channels_dma_channel_8(void) {
	pr_info("hsi_dma_channels_dma_channel_8:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_8, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_8));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_9[] = {
	{"DMA_CCR_CSDP_i_9", 0x4a059a40},
	{"DMA_CDAC_CSAC_i_9", 0x4a059a58},
	{"DMA_CDSA_i_9", 0x4a059a4c},
	{"DMA_CEN_i_9", 0x4a059a50},
	{"DMA_CSR_CCIR_i_9", 0x4a059a44},
	{"DMA_CSSA_i_9", 0x4a059a48},
};
void omap4_regdump_hsi_dma_channels_dma_channel_9(void) {
	pr_info("hsi_dma_channels_dma_channel_9:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_9, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_9));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_10[] = {
	{"DMA_CCR_CSDP_i_10", 0x4a059a80},
	{"DMA_CDAC_CSAC_i_10", 0x4a059a98},
	{"DMA_CDSA_i_10", 0x4a059a8c},
	{"DMA_CEN_i_10", 0x4a059a90},
	{"DMA_CSR_CCIR_i_10", 0x4a059a84},
	{"DMA_CSSA_i_10", 0x4a059a88},
};
void omap4_regdump_hsi_dma_channels_dma_channel_10(void) {
	pr_info("hsi_dma_channels_dma_channel_10:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_10, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_10));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_11[] = {
	{"DMA_CCR_CSDP_i_11", 0x4a059ac0},
	{"DMA_CDAC_CSAC_i_11", 0x4a059ad8},
	{"DMA_CDSA_i_11", 0x4a059acc},
	{"DMA_CEN_i_11", 0x4a059ad0},
	{"DMA_CSR_CCIR_i_11", 0x4a059ac4},
	{"DMA_CSSA_i_11", 0x4a059ac8},
};
void omap4_regdump_hsi_dma_channels_dma_channel_11(void) {
	pr_info("hsi_dma_channels_dma_channel_11:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_11, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_11));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_12[] = {
	{"DMA_CCR_CSDP_i_12", 0x4a059b00},
	{"DMA_CDAC_CSAC_i_12", 0x4a059b18},
	{"DMA_CDSA_i_12", 0x4a059b0c},
	{"DMA_CEN_i_12", 0x4a059b10},
	{"DMA_CSR_CCIR_i_12", 0x4a059b04},
	{"DMA_CSSA_i_12", 0x4a059b08},
};
void omap4_regdump_hsi_dma_channels_dma_channel_12(void) {
	pr_info("hsi_dma_channels_dma_channel_12:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_12, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_12));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_13[] = {
	{"DMA_CCR_CSDP_i_13", 0x4a059b40},
	{"DMA_CDAC_CSAC_i_13", 0x4a059b58},
	{"DMA_CDSA_i_13", 0x4a059b4c},
	{"DMA_CEN_i_13", 0x4a059b50},
	{"DMA_CSR_CCIR_i_13", 0x4a059b44},
	{"DMA_CSSA_i_13", 0x4a059b48},
};
void omap4_regdump_hsi_dma_channels_dma_channel_13(void) {
	pr_info("hsi_dma_channels_dma_channel_13:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_13, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_13));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_14[] = {
	{"DMA_CCR_CSDP_i_14", 0x4a059b80},
	{"DMA_CDAC_CSAC_i_14", 0x4a059b98},
	{"DMA_CDSA_i_14", 0x4a059b8c},
	{"DMA_CEN_i_14", 0x4a059b90},
	{"DMA_CSR_CCIR_i_14", 0x4a059b84},
	{"DMA_CSSA_i_14", 0x4a059b88},
};
void omap4_regdump_hsi_dma_channels_dma_channel_14(void) {
	pr_info("hsi_dma_channels_dma_channel_14:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_14, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_14));
}

const struct reginfo regdata_hsi_dma_channels_dma_channel_15[] = {
	{"DMA_CCR_CSDP_i_15", 0x4a059bc0},
	{"DMA_CDAC_CSAC_i_15", 0x4a059bd8},
	{"DMA_CDSA_i_15", 0x4a059bcc},
	{"DMA_CEN_i_15", 0x4a059bd0},
	{"DMA_CSR_CCIR_i_15", 0x4a059bc4},
	{"DMA_CSSA_i_15", 0x4a059bc8},
};
void omap4_regdump_hsi_dma_channels_dma_channel_15(void) {
	pr_info("hsi_dma_channels_dma_channel_15:\n");
	regdump(regdata_hsi_dma_channels_dma_channel_15, ARRAY_SIZE(regdata_hsi_dma_channels_dma_channel_15));
}

