Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug  1 03:15:06 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_accelerator_utilization -kernels { stencil_SLR:level0_i/ulp/stencil_SLR_1/inst:stencil_SLR_1 stencil_SLR:level0_i/ulp/stencil_SLR_2/inst:stencil_SLR_2 stencil_SLR:level0_i/ulp/stencil_SLR_3/inst:stencil_SLR_3 stencil_mem2stream:level0_i/ulp/stencil_mem2stream_1/inst:stencil_mem2stream_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                    | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                |  138992 [ 10.66%] |  10948 [  1.82%] |  172878 [  6.63%] |  215 [ 10.66%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget             | 1164688 [100.00%] | 590012 [100.00%] | 2434482 [100.00%] | 1801 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources       |  457027 [ 39.24%] |  52646 [  8.92%] |  668753 [ 27.47%] |  919 [ 51.03%] |   0 [  0.00%] | 6387 [ 70.81%] |
|    Unused Resources     |  707661 [ 60.76%] | 537366 [ 91.08%] | 1765729 [ 72.53%] |  882 [ 48.97%] | 960 [100.00%] | 2633 [ 29.19%] |
| stencil_SLR             |  447849 [ 38.45%] |  48684 [  8.25%] |  656346 [ 26.96%] |  888 [ 49.31%] |   0 [  0.00%] | 6378 [ 70.71%] |
|    stencil_SLR_1        |  149283 [ 12.82%] |  16228 [  2.75%] |  218782 [  8.99%] |  296 [ 16.44%] |   0 [  0.00%] | 2126 [ 23.57%] |
|    stencil_SLR_2        |  149283 [ 12.82%] |  16228 [  2.75%] |  218782 [  8.99%] |  296 [ 16.44%] |   0 [  0.00%] | 2126 [ 23.57%] |
|    stencil_SLR_3        |  149283 [ 12.82%] |  16228 [  2.75%] |  218782 [  8.99%] |  296 [ 16.44%] |   0 [  0.00%] | 2126 [ 23.57%] |
| stencil_mem2stream      |    9178 [  0.79%] |   3962 [  0.67%] |   12407 [  0.51%] |   31 [  1.72%] |   0 [  0.00%] |    9 [  0.10%] |
|    stencil_mem2stream_1 |    9178 [  0.79%] |   3962 [  0.67%] |   12407 [  0.51%] |   31 [  1.72%] |   0 [  0.00%] |    9 [  0.10%] |
+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


