{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428265676170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428265676180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 16:27:56 2015 " "Processing started: Sun Apr 05 16:27:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428265676180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428265676180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428265676180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1428265676571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 skeleton.v(22) " "Verilog HDL Declaration information at skeleton.v(22): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428265685505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 skeleton.v(22) " "Verilog HDL Declaration information at skeleton.v(22): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428265685505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 skeleton.v(22) " "Verilog HDL Declaration information at skeleton.v(22): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428265685505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 skeleton.v(22) " "Verilog HDL Declaration information at skeleton.v(22): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428265685505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 skeleton.v(22) " "Verilog HDL Declaration information at skeleton.v(22): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428265685505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 skeleton.v(22) " "Verilog HDL Declaration information at skeleton.v(22): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428265685505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 skeleton.v(22) " "Verilog HDL Declaration information at skeleton.v(22): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428265685505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 56 56 " "Found 56 design units, including 56 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "2 fetch " "Found entity 2: fetch" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "3 LFD " "Found entity 3: LFD" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode " "Found entity 4: decode" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "5 LDX " "Found entity 5: LDX" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "6 execute " "Found entity 6: execute" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "7 LXM " "Found entity 7: LXM" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "8 memory " "Found entity 8: memory" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "9 LMW " "Found entity 9: LMW" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "10 writeback " "Found entity 10: writeback" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "11 statusReg " "Found entity 11: statusReg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "12 stall " "Found entity 12: stall" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "13 bypass " "Found entity 13: bypass" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "14 regfile " "Found entity 14: regfile" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "15 dec5to32 " "Found entity 15: dec5to32" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "16 dec3to8 " "Found entity 16: dec3to8" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "17 dec2to4 " "Found entity 17: dec2to4" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "18 multdiv " "Found entity 18: multdiv" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "19 multFSM " "Found entity 19: multFSM" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "20 multiplicand_reg " "Found entity 20: multiplicand_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1068 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "21 product_reg " "Found entity 21: product_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "22 booth_recode " "Found entity 22: booth_recode" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "23 addsub_s " "Found entity 23: addsub_s" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "24 premult " "Found entity 24: premult" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "25 add_premult " "Found entity 25: add_premult" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "26 sub_premult " "Found entity 26: sub_premult" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "27 csa40b " "Found entity 27: csa40b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "28 sllnb_40b_ae " "Found entity 28: sllnb_40b_ae" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "29 divFSM " "Found entity 29: divFSM" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "30 remainder_reg " "Found entity 30: remainder_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "31 divisor_reg " "Found entity 31: divisor_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "32 quotient_reg " "Found entity 32: quotient_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "33 sign_reg " "Found entity 33: sign_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "34 twoscomplement " "Found entity 34: twoscomplement" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "35 correct_sign " "Found entity 35: correct_sign" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "36 shift_dividend " "Found entity 36: shift_dividend" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "37 result_correct_sign " "Found entity 37: result_correct_sign" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "38 sub_div " "Found entity 38: sub_div" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "39 dividebyzero " "Found entity 39: dividebyzero" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "40 alu " "Found entity 40: alu" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "41 addsub " "Found entity 41: addsub" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "42 csa32b " "Found entity 42: csa32b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "43 ks8bMux " "Found entity 43: ks8bMux" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "44 ks8b " "Found entity 44: ks8b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "45 GPcomb " "Found entity 45: GPcomb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1665 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "46 Gcomb " "Found entity 46: Gcomb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "47 GP " "Found entity 47: GP" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "48 and32b " "Found entity 48: and32b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "49 or32b " "Found entity 49: or32b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "50 sllnb " "Found entity 50: sllnb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "51 sll " "Found entity 51: sll" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "52 sranb " "Found entity 52: sranb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "53 sra " "Found entity 53: sra" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "54 myDFF " "Found entity 54: myDFF" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1802 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "55 regnb " "Found entity 55: regnb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""} { "Info" "ISGN_ENTITY_NAME" "56 trinb " "Found entity 56: trinb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428265685634 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] skeleton.v(20) " "Output port \"LEDG\[8\]\" at skeleton.v(20) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428265685634 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] skeleton.v(21) " "Output port \"LEDR\[17..1\]\" at skeleton.v(21) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428265685634 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685674 ""}  } { { "pll.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428265685674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem_inst\"" {  } { { "skeleton.v" "dmem_inst" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:dmem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:dmem_inst\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/dmem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:dmem_inst\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/dmem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265685704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:dmem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685714 ""}  } { { "dmem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/dmem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428265685714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kff2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kff2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kff2 " "Found entity 1: altsyncram_kff2" {  } { { "db/altsyncram_kff2.tdf" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/db/altsyncram_kff2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kff2 dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated " "Elaborating entity \"altsyncram_kff2\" for hierarchy \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statusReg processor:myprocessor\|statusReg:statusReg1 " "Elaborating entity \"statusReg\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\"" {  } { { "processor.v" "statusReg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|statusReg:statusReg1\|trinb:trinb_setxInst " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\|trinb:trinb_setxInst\"" {  } { { "processor.v" "trinb_setxInst" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDFF processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1\|myDFF:myDFFs\[0\].a_DFF " "Elaborating entity \"myDFF\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1\|myDFF:myDFFs\[0\].a_DFF\"" {  } { { "processor.v" "myDFFs\[0\].a_DFF" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processor:myprocessor\|fetch:fetch1 " "Elaborating entity \"fetch\" for hierarchy \"processor:myprocessor\|fetch:fetch1\"" {  } { { "processor.v" "fetch1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|fetch:fetch1\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265685794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685804 ""}  } { { "imem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428265685804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl81 " "Found entity 1: altsyncram_pl81" {  } { { "db/altsyncram_pl81.tdf" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/db/altsyncram_pl81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265685844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265685844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pl81 processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated " "Elaborating entity \"altsyncram_pl81\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685844 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4006 4096 0 1 1 " "4006 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "90 4095 " "Addresses ranging from 90 to 4095 are not initialized" {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.mif" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1428265685854 ""}  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.mif" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/imem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1428265685854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa32b processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1 " "Elaborating entity \"csa32b\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\"" {  } { { "processor.v" "csa32b_pcp1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks8b processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1 " "Elaborating entity \"ks8b\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\"" {  } { { "processor.v" "ks8b1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gcomb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|Gcomb:A0 " "Elaborating entity \"Gcomb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|Gcomb:A0\"" {  } { { "processor.v" "A0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPcomb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GPcomb:A1 " "Elaborating entity \"GPcomb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GPcomb:A1\"" {  } { { "processor.v" "A1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GP processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GP:Z0 " "Elaborating entity \"GP\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GP:Z0\"" {  } { { "processor.v" "Z0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks8bMux processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2 " "Elaborating entity \"ks8bMux\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\"" {  } { { "processor.v" "ks8b2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\"" {  } { { "processor.v" "tri0sum" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0cout " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0cout\"" {  } { { "processor.v" "tri0cout" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFD processor:myprocessor\|LFD:LFD1 " "Elaborating entity \"LFD\" for hierarchy \"processor:myprocessor\|LFD:LFD1\"" {  } { { "processor.v" "LFD1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\"" {  } { { "processor.v" "trinb_normal" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LFD:LFD1\|regnb:regnb1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265685995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode processor:myprocessor\|decode:decode1 " "Elaborating entity \"decode\" for hierarchy \"processor:myprocessor\|decode:decode1\"" {  } { { "processor.v" "decode1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|decode:decode1\|trinb:trinb_Rtype " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|decode:decode1\|trinb:trinb_Rtype\"" {  } { { "processor.v" "trinb_Rtype" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|decode:decode1\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\"" {  } { { "processor.v" "regfile1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5to32 processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg " "Elaborating entity \"dec5to32\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\"" {  } { { "processor.v" "dec_writeReg" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec2to4:dec2to4_0 " "Elaborating entity \"dec2to4\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec2to4:dec2to4_0\"" {  } { { "processor.v" "dec2to4_0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec3to8:dec3to8_3 " "Elaborating entity \"dec3to8\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec3to8:dec3to8_3\"" {  } { { "processor.v" "dec3to8_3" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDX processor:myprocessor\|LDX:LDX1 " "Elaborating entity \"LDX\" for hierarchy \"processor:myprocessor\|LDX:LDX1\"" {  } { { "processor.v" "LDX1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\"" {  } { { "processor.v" "trinb_normal" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LDX:LDX1\|regnb:regnb1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute processor:myprocessor\|execute:execute1 " "Elaborating entity \"execute\" for hierarchy \"processor:myprocessor\|execute:execute1\"" {  } { { "processor.v" "execute1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|execute:execute1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub " "Elaborating entity \"addsub\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\"" {  } { { "processor.v" "a_addsub" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32b processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b " "Elaborating entity \"and32b\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\"" {  } { { "processor.v" "a_and32b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32b processor:myprocessor\|execute:execute1\|alu:alu1\|or32b:a_or32b " "Elaborating entity \"or32b\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|or32b:a_or32b\"" {  } { { "processor.v" "a_or32b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll " "Elaborating entity \"sll\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\"" {  } { { "processor.v" "a_sll" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b " "Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\"" {  } { { "processor.v" "sll1b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b " "Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\"" {  } { { "processor.v" "sll2b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b " "Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\"" {  } { { "processor.v" "sll4b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b " "Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\"" {  } { { "processor.v" "sll8b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b " "Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\"" {  } { { "processor.v" "sll16b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra " "Elaborating entity \"sra\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\"" {  } { { "processor.v" "a_sra" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b " "Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\"" {  } { { "processor.v" "sra1b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b " "Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\"" {  } { { "processor.v" "sra2b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b " "Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\"" {  } { { "processor.v" "sra4b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b " "Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\"" {  } { { "processor.v" "sra8b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b " "Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\"" {  } { { "processor.v" "sra16b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:myprocessor\|execute:execute1\|multdiv:multdiv1 " "Elaborating entity \"multdiv\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\"" {  } { { "processor.v" "multdiv1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_recode processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1 " "Elaborating entity \"booth_recode\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\"" {  } { { "processor.v" "recode1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0 " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\"" {  } { { "processor.v" "tri_0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\"" {  } { { "processor.v" "reg_1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "premult processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1 " "Elaborating entity \"premult\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\"" {  } { { "processor.v" "premult1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb_40b_ae processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sllnb_40b_ae:sllA2 " "Elaborating entity \"sllnb_40b_ae\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sllnb_40b_ae:sllA2\"" {  } { { "processor.v" "sllA2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_premult processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3 " "Elaborating entity \"add_premult\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\"" {  } { { "processor.v" "addA3" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa40b processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b " "Elaborating entity \"csa40b\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\"" {  } { { "processor.v" "a_csa40b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265686795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_premult processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7 " "Elaborating entity \"sub_premult\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\"" {  } { { "processor.v" "subA7" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0 " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\"" {  } { { "processor.v" "tri_0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_s processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1 " "Elaborating entity \"addsub_s\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\"" {  } { { "processor.v" "addsub1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicand_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1 " "Elaborating entity \"multiplicand_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\"" {  } { { "processor.v" "multiplicand_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1 " "Elaborating entity \"product_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\"" {  } { { "processor.v" "product_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\"" {  } { { "processor.v" "reg_1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multFSM processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1 " "Elaborating entity \"multFSM\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1\"" {  } { { "processor.v" "multFSM1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1\|regnb:reg_state " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1\|regnb:reg_state\"" {  } { { "processor.v" "reg_state" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividebyzero processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|dividebyzero:dividebyzero1 " "Elaborating entity \"dividebyzero\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|dividebyzero:dividebyzero1\"" {  } { { "processor.v" "dividebyzero1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1 " "Elaborating entity \"divisor_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\"" {  } { { "processor.v" "divisor_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correct_sign processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1 " "Elaborating entity \"correct_sign\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\"" {  } { { "processor.v" "correct_sign1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoscomplement processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1 " "Elaborating entity \"twoscomplement\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\"" {  } { { "processor.v" "twoscomplement1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1 " "Elaborating entity \"remainder_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\"" {  } { { "processor.v" "remainder_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_div processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1 " "Elaborating entity \"sub_div\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\"" {  } { { "processor.v" "sub_div1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265687975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_dividend processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1 " "Elaborating entity \"shift_dividend\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\"" {  } { { "processor.v" "shift_dividend1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_correct_sign processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|result_correct_sign:result_correct_sign1 " "Elaborating entity \"result_correct_sign\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|result_correct_sign:result_correct_sign1\"" {  } { { "processor.v" "result_correct_sign1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotient_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1 " "Elaborating entity \"quotient_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\"" {  } { { "processor.v" "quotient_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1 " "Elaborating entity \"sign_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1\"" {  } { { "processor.v" "sign_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1\|regnb:reg_1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1\|regnb:reg_1\"" {  } { { "processor.v" "reg_1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFSM processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divFSM:divFSM1 " "Elaborating entity \"divFSM\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divFSM:divFSM1\"" {  } { { "processor.v" "divFSM1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LXM processor:myprocessor\|LXM:LXM1 " "Elaborating entity \"LXM\" for hierarchy \"processor:myprocessor\|LXM:LXM1\"" {  } { { "processor.v" "LXM1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\"" {  } { { "processor.v" "trinb_normal" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LXM:LXM1\|regnb:regnb1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processor:myprocessor\|memory:memory1 " "Elaborating entity \"memory\" for hierarchy \"processor:myprocessor\|memory:memory1\"" {  } { { "processor.v" "memory1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteAddr " "Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteAddr\"" {  } { { "processor.v" "trinb_nowriteAddr" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LMW processor:myprocessor\|LMW:LMW1 " "Elaborating entity \"LMW\" for hierarchy \"processor:myprocessor\|LMW:LMW1\"" {  } { { "processor.v" "LMW1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LMW:LMW1\|regnb:regnb1 " "Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LMW:LMW1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback processor:myprocessor\|writeback:writeback1 " "Elaborating entity \"writeback\" for hierarchy \"processor:myprocessor\|writeback:writeback1\"" {  } { { "processor.v" "writeback1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass processor:myprocessor\|bypass:bypass1 " "Elaborating entity \"bypass\" for hierarchy \"processor:myprocessor\|bypass:bypass1\"" {  } { { "processor.v" "bypass1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall processor:myprocessor\|stall:stall1 " "Elaborating entity \"stall\" for hierarchy \"processor:myprocessor\|stall:stall1\"" {  } { { "processor.v" "stall1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 processor.v(799) " "Verilog HDL assignment warning at processor.v(799): truncated value with size 5 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688855 "|skeleton|processor:myprocessor|stall:stall1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688855 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -10000 " "Parameter \"clk2_phase_shift\" = \"-10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688875 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428265688875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_k3n2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_k3n2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_k3n2 " "Found entity 1: altpll_k3n2" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/db/altpll_k3n2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428265688915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428265688915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_k3n2 VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated " "Elaborating entity \"altpll_k3n2\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_controller.v(81) " "Verilog HDL assignment warning at vga_controller.v(81): truncated value with size 32 to match size of target (12)" {  } { { "vga_controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/vga_controller.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688925 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_controller.v(82) " "Verilog HDL assignment warning at vga_controller.v(82): truncated value with size 32 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/vga_controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688925 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_controller.v(92) " "Verilog HDL assignment warning at vga_controller.v(92): truncated value with size 32 to match size of target (12)" {  } { { "vga_controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/vga_controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688925 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_controller.v(95) " "Verilog HDL assignment warning at vga_controller.v(95): truncated value with size 32 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/vga_controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688925 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/vga_controller.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(74) " "Verilog HDL assignment warning at video_sync_generator.v(74): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/video_sync_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688925 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428265688925 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Interface.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428265688935 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[115\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[115\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[114\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[114\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[113\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[113\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[112\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[112\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[111\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[111\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[110\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[110\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[109\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[109\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[108\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[108\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[107\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[107\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[106\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[106\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[105\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[105\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[104\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[104\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[103\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[103\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[102\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[102\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[101\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[101\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[100\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[100\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[99\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[99\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[98\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[98\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[97\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[97\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[96\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[96\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[95\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[95\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[94\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[94\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[93\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[93\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[92\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[92\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[91\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[91\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[90\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[90\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[89\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[89\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[88\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[88\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[87\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[87\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[86\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[86\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[85\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[85\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[84\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[84\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[78\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[78\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[77\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[77\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[76\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[76\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[75\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[75\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[74\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[74\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[9\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[8\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[7\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[6\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[5\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[4\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[3\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[2\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[1\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[0\]\" " "Converted tri-state node \"processor:myprocessor\|LXM:LXM1\|regnbWriteIn\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[31\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[30\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[29\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[28\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[27\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[26\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[25\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[24\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[23\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[22\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[21\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[20\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[19\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[18\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[17\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[16\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[15\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[14\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[13\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[12\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[11\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[10\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[9\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[8\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[7\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[6\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[5\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[4\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[3\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[2\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[1\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|mux32out\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|mux64out\[0\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|mux64out\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[39\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[39\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[38\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[38\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[37\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[37\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[36\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[36\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[35\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[35\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[34\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[34\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[33\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[33\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[32\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[32\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[31\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[30\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[29\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[28\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[27\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[26\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[25\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[24\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[23\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[22\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[21\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[20\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[19\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[18\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[17\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[16\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[15\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[14\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[13\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[12\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[11\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[10\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[9\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[8\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[7\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[6\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[5\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[4\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[3\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[2\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[1\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[0\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|mux_out\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1686 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[5\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[4\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[3\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[2\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[1\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[0\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[7\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[6\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[5\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[4\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[3\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[2\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[1\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[0\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[7\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[6\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[5\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[4\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[3\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[2\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[1\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[0\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[7\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[6\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[5\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[4\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[3\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[2\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[1\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[0\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|mux_out\[0\]\" " "Converted tri-state node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|mux_out\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1173 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[167\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[167\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[166\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[166\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[165\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[165\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[164\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[164\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[163\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[163\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[162\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[162\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[161\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[161\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[160\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[160\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[159\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[159\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[158\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[158\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[157\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[157\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[156\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[156\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[155\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[155\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[154\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[154\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[153\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[153\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[152\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[152\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[151\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[151\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[150\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[150\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[149\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[149\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[148\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[148\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[147\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[147\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[146\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[146\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[145\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[145\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[144\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[144\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[143\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[143\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[142\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[142\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[141\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[141\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[140\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[140\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[139\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[139\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[138\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[138\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[137\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[137\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[136\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[136\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[135\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[135\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[134\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[134\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[133\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[133\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[132\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[132\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[131\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[131\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[56\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[56\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[55\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[55\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[54\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[54\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[53\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[53\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[52\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[52\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[51\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[51\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[50\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[50\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[49\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[49\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[48\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[48\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[47\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[47\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[46\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[46\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[45\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[45\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[44\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[44\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[43\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[43\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[42\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[42\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[41\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[41\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[40\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[40\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[39\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[39\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[38\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[38\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[37\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[37\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[36\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[36\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[35\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[35\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[34\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[34\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[33\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[33\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[32\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[32\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[31\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[30\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[29\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[28\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[27\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[26\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[25\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[24\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[18\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[17\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[16\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[15\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[14\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[13\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[12\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[11\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[10\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[9\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[8\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[2\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[1\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[0\]\" " "Converted tri-state node \"processor:myprocessor\|LDX:LDX1\|regnbWriteIn\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|decode:decode1\|writeReg\[4\]\" " "Converted tri-state node \"processor:myprocessor\|decode:decode1\|writeReg\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 943 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|decode:decode1\|writeReg\[3\]\" " "Converted tri-state node \"processor:myprocessor\|decode:decode1\|writeReg\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 943 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|decode:decode1\|writeReg\[2\]\" " "Converted tri-state node \"processor:myprocessor\|decode:decode1\|writeReg\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 929 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|decode:decode1\|writeReg\[1\]\" " "Converted tri-state node \"processor:myprocessor\|decode:decode1\|writeReg\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 929 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|decode:decode1\|writeReg\[0\]\" " "Converted tri-state node \"processor:myprocessor\|decode:decode1\|writeReg\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 929 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[39\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[39\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[38\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[38\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[37\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[37\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[36\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[36\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[35\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[35\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[34\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[34\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[33\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[33\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[32\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[32\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[31\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[30\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[29\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[28\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[27\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[26\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[25\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[24\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[23\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[22\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[21\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[20\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[19\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[18\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[17\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[16\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[15\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[14\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[13\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[12\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[11\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[10\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[9\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[8\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[7\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[6\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[5\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[4\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[3\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[2\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[1\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[0\]\" " "Converted tri-state node \"processor:myprocessor\|LFD:LFD1\|regnbWriteIn\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[31\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[30\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[29\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[28\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[27\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[26\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[25\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[24\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[23\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[22\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[21\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[20\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[19\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[18\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[17\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[16\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[15\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[14\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[13\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[12\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[11\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[10\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[9\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[8\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[7\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[6\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[5\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[4\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[3\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[2\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[1\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[0\]\" " "Converted tri-state node \"processor:myprocessor\|statusReg:statusReg1\|statusRegWdata\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1804 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428265692496 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1428265692496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 1 -1 1428265696922 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[0\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[0\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[1\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[1\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[2\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[2\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[42\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[42\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[42\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[42\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[43\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[43\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[43\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[43\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[44\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[44\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[44\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[44\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[45\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[45\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[45\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[45\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[46\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[46\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[46\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[46\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[47\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[47\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[47\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[47\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[48\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[48\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[48\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[48\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[49\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[49\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[49\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[49\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[50\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[50\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[50\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[50\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[51\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[51\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[51\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[51\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[52\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[52\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[52\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[52\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[53\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[53\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[53\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[53\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[3\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[3\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[4\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[4\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[5\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[5\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[6\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[6\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[6\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[6\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[7\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[7\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[7\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[7\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[19\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[19\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[19\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[19\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[20\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[20\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[20\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[20\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[21\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[21\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[21\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[21\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[22\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[22\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[22\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[22\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[23\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[23\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[23\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[23\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[10\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[10\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[10\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[10\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[0\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[42\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[0\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[42\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[1\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[43\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[1\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[43\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[2\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[44\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[2\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[44\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[3\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[45\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[3\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[45\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[4\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[46\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[4\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[46\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[5\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[47\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[5\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[47\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[6\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[48\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[6\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[48\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[7\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[49\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[7\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[49\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[8\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[50\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[8\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[50\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[9\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[51\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[9\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[51\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[10\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[52\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[10\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[52\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[11\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[53\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[11\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[53\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[11\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[11\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[11\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[11\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[12\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[12\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[12\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[12\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[121\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[121\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[121\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[121\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[122\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[122\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[122\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[122\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[123\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[123\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[123\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[123\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[124\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[124\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[124\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[124\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[125\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[125\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[125\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[125\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[126\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[126\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[126\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[126\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[127\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[127\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[127\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[127\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[128\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[128\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[128\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[128\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[129\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[129\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[130\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[130\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[130\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[130\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[89\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[89\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[89\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[89\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[90\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[90\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[90\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[90\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[91\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[91\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[91\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[91\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[92\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[92\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[92\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[92\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[93\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[93\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[93\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[93\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[94\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[94\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[94\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[94\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[95\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[95\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[95\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[95\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[96\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[96\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[96\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[96\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[3\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[3\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[4\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[4\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[5\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[5\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[6\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[6\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[7\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[7\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[73\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[73\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[73\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[73\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[120\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[120\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[120\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[120\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[71\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[71\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[71\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[71\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[118\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[118\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[118\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[118\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[72\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[72\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[72\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[72\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[119\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[119\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[119\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[119\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[69\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[69\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[69\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[69\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[116\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[116\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[116\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[116\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[70\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[70\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[70\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[70\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[117\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[117\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[117\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[117\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[67\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[67\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[67\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[67\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[114\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[114\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[114\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[114\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[68\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[68\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[68\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[68\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[115\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[115\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[115\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[115\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[66\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[66\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[66\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[66\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[113\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[113\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[113\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[113\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[55\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[55\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[55\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[55\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[102\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[102\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[102\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[102\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[56\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[56\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[56\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[56\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[103\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[103\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[103\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[103\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[100\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[100\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[100\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[100\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[54\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[54\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[54\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[54\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[101\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[101\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[101\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[101\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[98\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[98\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[98\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[98\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[99\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[99\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[99\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[99\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[97\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[97\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[97\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[97\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[57\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[57\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[57\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[57\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[104\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[104\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[104\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[104\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[63\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[63\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[63\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[63\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[110\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[110\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[110\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[110\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[64\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[64\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[64\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[64\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[111\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[111\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[111\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[111\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[61\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[61\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[61\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[61\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[108\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[108\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[108\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[108\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[62\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[62\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[62\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[62\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[109\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[109\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[109\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[109\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[59\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[59\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[59\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[59\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[106\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[106\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[106\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[106\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[60\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[60\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[60\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[60\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[107\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[107\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[107\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[107\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[58\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[58\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[58\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[58\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[105\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[105\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[105\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[105\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[65\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[65\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[65\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[65\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[112\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[112\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[112\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[112\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[88\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[88\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[88\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[88\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[87\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[87\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[87\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[87\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[86\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[86\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[86\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[86\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[85\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[85\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[85\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[85\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[84\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[84\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[84\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[84\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[83\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[83\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[83\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[83\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[82\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[82\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[82\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[82\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[81\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[81\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[81\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[81\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[80\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[80\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[80\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[80\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[79\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[79\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[79\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[79\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[78\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[78\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[78\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[78\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[77\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[77\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[77\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[77\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[76\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[76\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[76\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[76\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[75\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[75\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[75\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[75\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[74\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[74\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[74\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[74\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[73\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[73\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[73\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[73\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[72\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[72\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[72\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[72\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[71\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[71\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[71\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[71\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[70\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[70\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[70\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[70\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[69\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[69\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[69\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[69\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[68\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[68\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[68\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[68\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[67\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[67\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[67\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[67\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[66\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[66\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[66\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[66\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[65\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[65\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[65\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[65\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[64\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[64\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[64\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[64\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[63\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[63\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[63\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[63\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[62\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[62\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[62\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[62\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[61\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[61\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[61\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[61\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[60\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[60\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[60\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[60\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[59\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[59\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[59\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[59\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[58\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[58\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[58\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[58\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[57\] processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[57\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_nop\|out\[57\]\" to the node \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[57\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[8\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[8\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[13\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[13\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[13\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[13\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[14\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[14\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[14\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[14\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[15\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[15\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[15\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[15\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[16\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[16\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[16\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[16\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[17\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[17\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[17\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[17\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[31\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[73\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[31\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[73\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[29\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[71\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[29\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[71\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[30\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[72\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[30\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[72\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[27\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[69\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[27\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[69\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[28\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[70\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[28\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[70\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[25\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[67\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[25\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[67\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[26\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[68\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[26\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[68\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[24\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[66\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[24\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[66\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[13\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[55\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[13\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[55\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[14\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[56\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[14\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[56\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[12\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[54\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[12\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[54\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[15\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[57\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[15\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[57\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[21\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[63\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[21\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[63\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[22\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[64\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[22\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[64\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[19\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[61\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[19\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[61\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[20\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[62\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[20\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[62\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[17\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[59\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[17\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[59\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[18\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[60\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[18\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[60\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[16\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[58\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[16\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[58\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[23\] processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[65\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[23\]\" to the node \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\|out\[65\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[32\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[32\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[32\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[32\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[33\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[33\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[33\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[33\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[34\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[34\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[34\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[34\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[35\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[35\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[35\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[35\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[31\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[31\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[29\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[29\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[30\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[30\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[27\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[27\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[28\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[28\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[25\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[25\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[26\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[26\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[24\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[24\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[13\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[13\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[14\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[14\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[11\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[11\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[12\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[12\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[9\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[9\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[10\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[10\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[8\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[8\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[15\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[15\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[21\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[21\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[22\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[22\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[19\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[19\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[20\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[20\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[17\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[17\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[18\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[18\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[16\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[16\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[23\] dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[23\]\" to the node \"dmem:dmem_inst\|altsyncram:altsyncram_component\|altsyncram_kff2:auto_generated\|q_a\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|trinb:tri_1\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|regnb:reg_1\|myDFF:myDFFs\[0\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|trinb:tri_1\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|regnb:reg_1\|myDFF:myDFFs\[0\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[36\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[36\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[36\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[36\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[37\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[37\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[37\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[37\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[38\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[38\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[38\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[38\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_3\|out\[39\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_5\|out\[39\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_6\|out\[39\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[39\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[40\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[40\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[40\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[40\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[41\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[41\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[41\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[41\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[42\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[42\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[42\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[42\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[43\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[43\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[43\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[43\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[12\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[12\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[63\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[63\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[63\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[63\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[61\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[61\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[61\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[61\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[62\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[62\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[62\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[62\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[59\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[59\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[59\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[59\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[60\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[60\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[60\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[60\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[57\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[57\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[57\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[57\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[58\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[58\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[58\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[58\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[56\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[56\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[56\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[56\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[45\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[45\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[45\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[45\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[46\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[46\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[46\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[46\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[44\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[44\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[44\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[44\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[47\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[47\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[47\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[47\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[53\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[53\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[53\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[53\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[54\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[54\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[54\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[54\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[51\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[51\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[51\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[51\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[52\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[52\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[52\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[52\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[49\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[49\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[49\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[49\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[50\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[50\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[50\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[50\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[48\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[48\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[48\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[48\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[55\] processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[55\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_nop\|out\[55\]\" to the node \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\|myDFF:myDFFs\[55\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[6\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[6\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[5\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[5\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[7\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[7\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[41\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[41\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[41\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[41\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[39\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[39\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[39\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[39\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[40\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[40\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[40\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[40\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[37\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[37\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[37\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[37\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[38\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[38\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[38\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[38\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[35\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[35\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[35\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[35\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[36\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[36\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[36\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[36\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[34\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[34\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[34\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[34\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[23\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[23\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[23\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[23\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[24\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[24\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[24\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[24\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[21\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[21\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[21\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[21\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[22\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[22\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[22\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[22\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[19\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[19\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[19\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[19\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[20\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[20\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[20\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[20\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[18\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[18\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[18\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[18\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[25\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[25\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[25\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[25\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[31\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[31\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[31\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[31\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[32\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[32\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[32\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[32\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[29\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[29\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[29\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[29\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[30\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[30\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[30\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[30\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[27\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[27\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[27\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[27\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[28\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[28\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[28\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[28\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[26\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[26\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[26\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[26\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisll\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:trisra\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_div\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[33\] processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[33\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_nop\|out\[33\]\" to the node \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[33\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[16\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[16\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|trinb:tri_1\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[31\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[31\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[29\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[29\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[60\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[60\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[60\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[60\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[30\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[30\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[61\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[61\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[61\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[61\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[27\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[27\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[58\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[58\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[58\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[58\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[28\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[28\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[59\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[59\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[59\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[59\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[25\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[25\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[56\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[56\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[56\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[56\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[26\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[26\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[57\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[57\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[57\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[57\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[24\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[24\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[55\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[55\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[55\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[55\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[62\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[62\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[62\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[62\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[10\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[10\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[9\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[9\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[11\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[11\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[60\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[60\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[61\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[61\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[58\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[58\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[59\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[59\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[56\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[56\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[57\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[57\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[55\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[55\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[62\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[62\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[22\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[22\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[53\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[53\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[53\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[53\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[23\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[23\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[54\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[54\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[54\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[54\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[20\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[20\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[51\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[51\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[51\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[51\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[21\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[21\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[52\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[52\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[52\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[52\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[18\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[18\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[49\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[49\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[49\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[49\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[19\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[19\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[50\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[50\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[50\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[50\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[16\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[16\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[47\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[47\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[47\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[47\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[17\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[17\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[48\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[48\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[48\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[48\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[20\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[20\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[14\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[14\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[13\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[13\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[15\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[15\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_branch\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[53\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[53\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[54\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[54\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[51\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[51\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[52\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[52\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[49\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[49\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[50\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[50\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[47\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[47\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[48\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[48\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[14\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[14\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[45\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[45\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[45\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[45\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[15\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[15\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[46\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[46\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[46\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[46\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[12\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[12\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[43\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[43\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[43\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[43\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[13\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[13\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[44\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[44\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[44\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[44\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[10\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[10\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[41\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[41\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[41\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[41\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[11\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[11\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[42\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[42\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[42\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[42\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[8\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[8\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[39\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[39\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[39\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[39\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[9\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[9\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[40\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[40\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[40\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[40\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[7\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[7\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[38\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[38\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[38\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[38\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[6\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[6\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[37\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[37\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[37\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[37\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[4\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[4\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[35\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[35\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[35\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[35\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[5\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[5\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[36\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[36\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[36\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[36\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[2\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[2\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[33\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[33\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[33\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[33\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[3\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[3\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[34\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[34\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[34\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[34\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[0\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[0\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[1\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|regnb:reg_1\|myDFF:myDFFs\[1\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[32\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[32\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[32\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[32\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[31\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[31\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[24\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[24\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[45\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[45\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[46\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[46\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[43\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[43\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[44\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[44\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[41\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[41\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[42\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[42\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[39\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|trinb:tri_1\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[40\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[40\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[38\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[37\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[35\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[36\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[33\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[34\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[32\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[18\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[18\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[17\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[17\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[19\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[19\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[30\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[30\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri32_0\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[28\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[28\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[22\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[22\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[21\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[21\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[23\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[23\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[29\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[29\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[32\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[32\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[32\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[32\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[26\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[26\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[25\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[25\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[27\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[27\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[28\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[28\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[30\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[30\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[29\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[29\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[31\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_1\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\|myDFF:myDFFs\[31\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[27\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[27\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[26\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[26\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[25\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[25\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[24\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[24\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[23\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[23\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[22\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[22\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[21\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[21\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[20\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[20\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[19\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[19\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[18\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[18\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[17\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[17\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[16\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[16\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[15\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[15\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[14\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[14\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[13\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[13\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[12\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[12\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[11\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[11\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[10\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[10\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[9\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[9\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[8\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[8\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[7\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[7\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[6\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[6\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[5\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[5\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[4\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[4\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[3\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[3\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[2\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[2\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[1\].a_DFF\|q " "Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|regnb:reg_1\|myDFF:myDFFs\[1\].a_DFF\|q\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1428265697212 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 1 -1 1428265697212 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[0\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[0\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[0\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[0\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[1\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[1\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[1\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[1\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[2\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[2\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[2\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[2\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[3\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[3\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[3\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[3\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[4\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[4\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[4\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[4\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[5\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[5\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[5\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[5\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[6\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[6\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[6\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[6\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[7\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[7\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[7\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[7\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[0\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[0\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[1\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[1\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[2\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[2\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[3\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[3\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[4\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[4\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[5\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[5\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[6\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[6\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[7\] processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[7\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_WB_data\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8b:ks8b1\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|WideOr0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[4\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec2to4:dec2to4_0\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[4\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec2to4:dec2to4_0\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[3\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec2to4:dec2to4_0\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[3\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec2to4:dec2to4_0\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[2\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec3to8:dec3to8_3\|out " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[2\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec3to8:dec3to8_3\|out\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[1\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec3to8:dec3to8_3\|out " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[1\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec3to8:dec3to8_3\|out\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[0\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec3to8:dec3to8_0\|out " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readA_r0\|out\[0\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegA\|dec3to8:dec3to8_0\|out\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[4\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec2to4:dec2to4_0\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[4\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec2to4:dec2to4_0\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[3\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec2to4:dec2to4_0\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[3\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec2to4:dec2to4_0\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[2\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec3to8:dec3to8_0\|out " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[2\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec3to8:dec3to8_0\|out\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[1\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec3to8:dec3to8_0\|out " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[1\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec3to8:dec3to8_0\|out\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[0\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec3to8:dec3to8_3\|out " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_readB_r0\|out\[0\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_readRegB\|dec3to8:dec3to8_3\|out\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|WideNor0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin1\|sum\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin1\|sum\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|trinb:triadd\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[31\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[30\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[29\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[28\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[27\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[26\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[25\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[24\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[23\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[22\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[21\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[20\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[19\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[18\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[17\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[16\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[15\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[14\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[13\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[12\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[11\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[10\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[9\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[8\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[7\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[6\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[5\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[4\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[3\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[2\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[1\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[0\] processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_readDataB\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[0\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[0\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[0\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[1\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[1\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[1\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[1\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[2\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[2\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[2\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[2\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[3\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[3\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[3\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[3\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[4\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[4\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[4\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[4\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[5\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[5\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[5\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[5\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[6\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[6\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[6\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[6\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[7\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[7\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[7\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[7\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[8\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[8\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[8\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[8\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[9\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[9\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[9\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[9\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[10\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[10\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[10\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[10\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[11\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[11\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[11\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[11\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[0\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[0\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[1\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[1\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[2\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[2\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[3\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[3\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[4\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_write_r0\|out\[4\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[0\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[0\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[1\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[1\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[2\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[2\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[3\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[3\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[4\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_Itypeadd\|out\[4\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[0\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[0\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[1\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[1\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[2\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[2\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[3\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[3\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[4\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[4\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[5\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[5\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[6\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[6\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[7\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[7\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[8\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[8\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[9\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[9\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[10\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[10\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[11\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[11\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE3 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE3\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|sum\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|sum\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[32\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z0\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[32\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z0\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[33\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[33\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[34\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[34\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[35\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[35\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[31\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[29\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[30\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[27\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[28\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[25\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[26\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[24\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[13\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[14\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[11\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[12\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[9\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[10\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[8\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[15\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[21\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[22\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[19\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[20\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[17\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[18\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[16\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[23\] processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|writeback:writeback1\|trinb:trinb_alutoReg\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_WXbypass\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[36\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[36\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[37\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[37\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[38\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[38\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[39\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin1\|sum\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[39\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|ks8b:kscin1\|sum\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[0\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[1\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[1\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[2\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[2\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[3\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[3\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[4\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[4\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[5\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[5\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[6\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[6\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[7\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[7\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[8\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[8\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[9\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[9\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[10\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[10\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[11\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[11\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[0\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[89\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[0\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[89\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[1\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[90\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[1\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[90\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[2\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[91\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[2\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[91\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[3\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[92\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[3\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[92\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[4\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[93\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[4\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[93\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[5\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[94\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[5\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[94\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[6\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[95\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[6\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[95\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[7\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[96\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[7\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[96\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[32\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[32\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[32\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[32\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[33\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[33\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[33\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[33\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[34\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[34\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[34\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[34\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[35\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[35\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[35\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[35\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[36\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[36\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[36\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[36\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[37\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[37\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[37\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[37\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[38\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[38\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[38\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[38\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[39\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[39\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[39\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[39\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[8\] processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[8\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[9\] processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[9\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[10\] processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[10\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[11\] processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[11\]\" to the node \"processor:myprocessor\|decode:decode1\|trinb:trinb_jr\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[31\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[120\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[31\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[120\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[29\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[118\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[29\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[118\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[30\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[119\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[30\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[119\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[27\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[116\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[27\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[116\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[28\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[117\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[28\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[117\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[25\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[114\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[25\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[114\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[26\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[115\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[26\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[115\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[24\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[113\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[24\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[113\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[13\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[102\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[13\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[102\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[14\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[103\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[14\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[103\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[12\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[101\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[12\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[101\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[15\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[104\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[15\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[104\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[21\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[110\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[21\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[110\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[22\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[111\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[22\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[111\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[19\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[108\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[19\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[108\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[20\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[109\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[20\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[109\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[17\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[106\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[17\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[106\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[18\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[107\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[18\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[107\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[16\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[105\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[16\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[105\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[23\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[112\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegA\|out\[23\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[112\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[31\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[88\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[31\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[88\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[30\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[87\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[30\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[87\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[29\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[86\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[29\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[86\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[28\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[85\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[28\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[85\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[27\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[84\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[27\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[84\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[26\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[83\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[26\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[83\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[25\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[82\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[25\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[82\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[24\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[81\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[24\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[81\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[23\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[80\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[23\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[80\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[22\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[79\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[22\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[79\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[21\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[78\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[21\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[78\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[20\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[77\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[20\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[77\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[19\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[76\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[19\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[76\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[18\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[75\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[18\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[75\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[17\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[74\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[17\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[74\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[16\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[73\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[16\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[73\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[15\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[72\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[15\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[72\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[14\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[71\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[14\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[71\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[13\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[70\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[13\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[70\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[12\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[69\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[12\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[69\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[11\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[68\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[11\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[68\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[10\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[67\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[10\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[67\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[9\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[66\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[9\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[66\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[8\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[65\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[8\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[65\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[7\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[64\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[7\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[64\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[6\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[63\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[6\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[63\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[5\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[62\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[5\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[62\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[4\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[61\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[4\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[61\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[3\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[60\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[3\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[60\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[2\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[59\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[2\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[59\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[1\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[58\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[1\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[58\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[0\] processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[57\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|trinb:trinb_readRegB\|out\[0\]\" to the node \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\|out\[57\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShiftn\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE8 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE8\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE0 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE3 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE3\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8b:ks8b1\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|g " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z5\|g\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z0\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z1\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z2\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z3\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z4\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z5\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z6\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z7\|p " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GP:Z7\|p\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[31\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[31\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[29\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[29\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[30\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[30\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[27\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[27\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[28\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[28\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[25\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[25\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[26\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[26\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[24\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[24\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[13\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[13\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[14\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[14\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[12\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[12\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[15\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[15\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[21\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[21\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[22\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[22\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[19\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[19\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[20\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[20\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[17\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[17\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[18\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[18\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[16\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[16\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[23\] processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|trinb:triaddsub\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_alu\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[23\] processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|trinb:tri_mult\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|trinb:trinb_multdiv\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShiftn\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA5\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA6\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b5\|trinb:tri0sum\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[8\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[8\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[8\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[8\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[9\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[9\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[9\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[9\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[10\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[10\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[10\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[10\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[11\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[11\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[11\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[11\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[31\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[31\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[31\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[31\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[29\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[29\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[29\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[29\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[30\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[30\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[30\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[30\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[27\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[27\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[27\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[27\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[28\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[28\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[28\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[28\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[25\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[25\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[25\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[25\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[26\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[26\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[26\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[26\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[24\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[24\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[24\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[24\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[13\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[13\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[13\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[13\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[14\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[14\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[14\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[14\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[12\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[12\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[12\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[12\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[15\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[15\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[15\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[15\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[21\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[21\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[21\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[21\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[22\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[22\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[22\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[22\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[19\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[19\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[19\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[19\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[20\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[20\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[20\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[20\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[17\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[17\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[17\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[17\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[18\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[18\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[18\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[18\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[16\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[16\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[16\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[16\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[23\] processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[23\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_KB_data\|out\[23\]\" to the node \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|regnb:reg32bs\[1\].a_reg\|myDFF:myDFFs\[23\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|trinb:tri_0\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|trinb:tri_0\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShiftn\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\|trinb:triShift\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[63\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[63\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[61\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[61\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[62\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[62\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[59\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[59\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[60\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[60\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[57\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[57\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[58\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[58\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[56\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[56\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[45\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[45\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[46\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[46\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[44\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[44\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[47\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[47\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[53\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[53\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[54\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[6\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[54\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[51\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[3\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[51\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[52\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[4\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[52\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[49\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[1\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[49\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[50\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[2\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[50\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[48\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[0\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[48\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\] processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[55\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[7\]\" to the node \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\|out\[55\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShift\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\|trinb:triShift\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\|trinb:triShiftn\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[0\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[30\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[1\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[31\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShiftn\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\|trinb:triShift\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[2\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[3\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[4\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[5\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[6\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[7\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[8\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[9\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[10\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[11\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[31\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[31\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[31\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[31\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[29\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[29\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[29\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[29\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[30\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[30\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[30\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[30\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[27\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[27\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[27\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[27\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[28\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[28\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[28\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[28\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[24\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[24\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[24\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[24\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[25\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[25\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[25\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[25\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[26\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[26\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[26\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[26\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShiftn\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\|trinb:triShift\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[13\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[13\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[13\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[13\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[12\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[12\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[12\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[12\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[14\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[14\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[14\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[14\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[15\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[15\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[15\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[15\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\|result_correct_sign:result_correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[21\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[21\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[21\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[21\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[16\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[16\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[16\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[16\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[17\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[17\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[17\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[17\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[18\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[18\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[18\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[18\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[19\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[19\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[19\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[19\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[20\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[20\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[20\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[20\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[22\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[22\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[22\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[22\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[23\] processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[23\].a_DFF\|q " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_pcp1\|out\[23\]\" to the node \"processor:myprocessor\|fetch:fetch1\|regnb:regnb_pc\|myDFF:myDFFs\[23\].a_DFF\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[31\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[31\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[29\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[29\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[30\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[30\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[27\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[27\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[28\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[28\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[24\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[24\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[25\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[25\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[26\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[26\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShiftn\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\|trinb:triShift\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[13\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[13\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[12\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[12\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[14\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[14\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[15\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[15\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[21\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[21\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[16\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[16\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[17\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[17\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[18\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[18\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[19\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[19\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[20\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[20\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[22\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[22\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[23\] processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|decode:decode1\|trinb:trinb_j\|out\[23\]\" to the node \"processor:myprocessor\|fetch:fetch1\|trinb:trinb_jump\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[13\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[15\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[17\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[19\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[21\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[23\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[25\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[27\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[29\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b4\|trinb:tri0sum\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[12\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[14\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[16\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[18\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[20\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[22\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[24\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[26\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShiftn\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[28\] processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\|trinb:triShift\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\|trinb:triShift\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|csa32b:csa32b1\|ks8bMux:ks8b3\|trinb:tri0sum\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\|csa32b:a_csa32b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[31\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[32\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[31\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[32\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[30\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[30\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[29\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[29\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[28\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[28\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[27\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[27\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[26\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[26\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[25\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[25\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[24\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_0\|out\[24\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|correct_sign:correct_sign1\|trinb:tri_0\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[23\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[23\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[22\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[22\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[21\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[21\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[20\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[20\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[19\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[19\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[18\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[18\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[17\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[17\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[16\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_24\|out\[16\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[15\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[15\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[14\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[14\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[13\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[13\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[12\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[12\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[11\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[11\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[10\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[10\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[9\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[9\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[8\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_16\|out\[8\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[7\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[7\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[6\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[6\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[5\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[5\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[4\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[4\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[3\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[3\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[2\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[2\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[1\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[1\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[0\] processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\|trinb:tri_8\|out\[0\]\" to the node \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|trinb:tri64_1\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1835 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428265697262 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1428265697262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428265703434 "|skeleton|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428265703434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428265703814 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1428265714179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1428265714949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428265716400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265716400 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/db/altpll_k3n2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 84 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1428265716590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265717020 "|skeleton|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265717020 "|skeleton|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428265717020 "|skeleton|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1428265717020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6214 " "Implemented 6214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428265717020 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428265717020 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1428265717020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6029 " "Implemented 6029 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428265717020 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1428265717020 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1428265717020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428265717020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2032 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2032 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428265717390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 16:28:37 2015 " "Processing ended: Sun Apr 05 16:28:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428265717390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428265717390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428265717390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428265717390 ""}
