// Seed: 1659205949
module module_0 (
    input  tri  id_0,
    output wand id_1
);
  supply0 id_3 = id_0;
  reg id_4;
  assign id_4 = 1'b0 == (1);
  always @(id_3, posedge 1 or posedge id_0) begin : LABEL_0
    if (id_4) id_4 <= 1'h0;
  end
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    output wor id_6,
    input tri1 id_7
);
  generate
    always #1 id_0 <= 1'h0;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
