{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671095691437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671095691437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 17:14:51 2022 " "Processing started: Thu Dec 15 17:14:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671095691437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671095691437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671095691437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671095691587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671095691610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671095691610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671095691634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74153 inst48 " "Block or symbol \"74153\" of instance \"inst48\" overlaps another block or symbol" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3056 2520 2640 3280 "inst48" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1671095691635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst39 " "Elaborating entity \"7404\" for hierarchy \"7404:inst39\"" {  } { { "final.bdf" "inst39" { Schematic "D:/code/final/final.bdf" { { 1144 2616 2664 1176 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst39 " "Elaborated megafunction instantiation \"7404:inst39\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1144 2616 2664 1176 "inst39" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7410 7410:inst36 " "Elaborating entity \"7410\" for hierarchy \"7410:inst36\"" {  } { { "final.bdf" "inst36" { Schematic "D:/code/final/final.bdf" { { 1136 2288 2352 1176 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7410:inst36 " "Elaborated megafunction instantiation \"7410:inst36\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1136 2288 2352 1176 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst19 " "Elaborating entity \"74161\" for hierarchy \"74161:inst19\"" {  } { { "final.bdf" "inst19" { Schematic "D:/code/final/final.bdf" { { 1328 1224 1344 1512 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst19 " "Elaborated megafunction instantiation \"74161:inst19\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1328 1224 1344 1512 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst19\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst19\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/altera/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst19\|f74161:sub 74161:inst19 " "Elaborated megafunction instantiation \"74161:inst19\|f74161:sub\", which is child of megafunction instantiation \"74161:inst19\"" {  } { { "74161.tdf" "" { Text "d:/altera/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1328 1224 1344 1512 "inst19" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst6 " "Elaborating entity \"74161\" for hierarchy \"74161:inst6\"" {  } { { "final.bdf" "inst6" { Schematic "D:/code/final/final.bdf" { { 256 1872 1992 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst6 " "Elaborated megafunction instantiation \"74161:inst6\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 256 1872 1992 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst " "Elaborating entity \"74161\" for hierarchy \"74161:inst\"" {  } { { "final.bdf" "inst" { Schematic "D:/code/final/final.bdf" { { 272 832 952 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst " "Elaborated megafunction instantiation \"74161:inst\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 272 832 952 456 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst8 " "Elaborating entity \"74161\" for hierarchy \"74161:inst8\"" {  } { { "final.bdf" "inst8" { Schematic "D:/code/final/final.bdf" { { 1312 1968 2088 1496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst8 " "Elaborated megafunction instantiation \"74161:inst8\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1312 1968 2088 1496 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst7 " "Elaborating entity \"7448\" for hierarchy \"7448:inst7\"" {  } { { "final.bdf" "inst7" { Schematic "D:/code/final/final.bdf" { { 3320 2824 2944 3480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst7 " "Elaborated megafunction instantiation \"7448:inst7\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3320 2824 2944 3480 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst48 " "Elaborating entity \"74153\" for hierarchy \"74153:inst48\"" {  } { { "final.bdf" "inst48" { Schematic "D:/code/final/final.bdf" { { 3056 2520 2640 3280 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst48 " "Elaborated megafunction instantiation \"74153:inst48\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3056 2520 2640 3280 "inst48" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 7400:inst31 " "Elaborating entity \"7400\" for hierarchy \"7400:inst31\"" {  } { { "final.bdf" "inst31" { Schematic "D:/code/final/final.bdf" { { 2192 2232 2296 2232 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7400:inst31 " "Elaborated megafunction instantiation \"7400:inst31\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 2192 2232 2296 2232 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M 74139M:inst44 " "Elaborating entity \"74139M\" for hierarchy \"74139M:inst44\"" {  } { { "final.bdf" "inst44" { Schematic "D:/code/final/final.bdf" { { 3832 1968 2072 3928 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671095691694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139M:inst44 " "Elaborated megafunction instantiation \"74139M:inst44\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3832 1968 2072 3928 "inst44" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095691695 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "25 " "Ignored 25 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "25 " "Ignored 25 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1671095691810 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1671095691810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671095692121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671095692293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671095692293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671095692316 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671095692316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671095692316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671095692316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671095692332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 17:14:52 2022 " "Processing ended: Thu Dec 15 17:14:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671095692332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671095692332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671095692332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671095692332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671095693405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671095693406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 17:14:53 2022 " "Processing started: Thu Dec 15 17:14:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671095693406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671095693406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671095693406 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671095693441 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1671095693442 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1671095693442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1671095693484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671095693491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671095693522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671095693522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671095693522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671095693573 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671095693703 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671095693703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671095693704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671095693704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671095693704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671095693704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671095693704 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671095693704 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671095693705 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 15 " "No exact pin location assignment(s) for 14 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Pin a not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { a } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3336 2952 3128 3352 "a" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Pin b not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { b } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3352 2952 3128 3368 "b" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Pin c not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { c } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3368 2952 3128 3384 "c" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d " "Pin d not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { d } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3384 2952 3128 3400 "d" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Pin e not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { e } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3400 2952 3128 3416 "e" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f " "Pin f not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { f } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3416 2952 3128 3432 "f" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g " "Pin g not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { g } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3432 2952 3128 3448 "g" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h " "Pin h not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { h } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3848 2080 2256 3864 "h" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "j " "Pin j not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { j } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3880 2080 2256 3896 "j" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k " "Pin k not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { k } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3896 2080 2256 3912 "k" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hh " "Pin hh not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { hh } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3864 2080 2256 3880 "hh" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hh } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputb " "Pin inputb not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { inputb } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3264 1000 1168 3280 "inputb" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputa " "Pin inputa not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { inputa } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 3216 1000 1168 3232 "inputa" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputa } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa " "Pin aa not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { aa } } } { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 432 112 280 448 "aa" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671095693929 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1671095693929 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671095694075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671095694075 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1671095694076 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1671095694076 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671095694076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node aa~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671095694084 ""}  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 432 112 280 448 "aa" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/final/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671095694084 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671095694282 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671095694282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671095694282 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671095694283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671095694283 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671095694283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671095694283 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671095694283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671095694284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671095694284 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671095694284 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 2 11 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 2 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1671095694285 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1671095694285 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1671095694285 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671095694285 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1671095694285 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1671095694285 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_clk " "Node \"adc_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_cs_n " "Node \"adc_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_data " "Node \"adc_data\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dac_iic_sck " "Node \"dac_iic_sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dac_iic_sck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dac_iic_sda " "Node \"dac_iic_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dac_iic_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_cs_n\[0\] " "Node \"dtube_cs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_cs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_cs_n\[1\] " "Node \"dtube_cs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_cs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_cs_n\[2\] " "Node \"dtube_cs_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_cs_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_cs_n\[3\] " "Node \"dtube_cs_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_cs_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[0\] " "Node \"dtube_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[1\] " "Node \"dtube_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[2\] " "Node \"dtube_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[3\] " "Node \"dtube_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[4\] " "Node \"dtube_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[5\] " "Node \"dtube_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[6\] " "Node \"dtube_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dtube_data\[7\] " "Node \"dtube_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dtube_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ext_clk_25m " "Node \"ext_clk_25m\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_clk_25m" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ext_rst_n " "Node \"ext_rst_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_h\[0\] " "Node \"key_h\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_h\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_h\[1\] " "Node \"key_h\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_h\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_h\[2\] " "Node \"key_h\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_h\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_h\[3\] " "Node \"key_h\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_h\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_v\[0\] " "Node \"key_v\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_v\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_v\[1\] " "Node \"key_v\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_v\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_v\[2\] " "Node \"key_v\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_v\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_v\[3\] " "Node \"key_v\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_v\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_b\[0\] " "Node \"lcd_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_b\[1\] " "Node \"lcd_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_b\[2\] " "Node \"lcd_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_b\[3\] " "Node \"lcd_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_b\[4\] " "Node \"lcd_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_clk " "Node \"lcd_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_g\[0\] " "Node \"lcd_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_g\[1\] " "Node \"lcd_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_g\[2\] " "Node \"lcd_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_g\[3\] " "Node \"lcd_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_g\[4\] " "Node \"lcd_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_g\[5\] " "Node \"lcd_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_hsy " "Node \"lcd_hsy\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_hsy" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_light_en " "Node \"lcd_light_en\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_light_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_r\[0\] " "Node \"lcd_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_r\[1\] " "Node \"lcd_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_r\[2\] " "Node \"lcd_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_r\[3\] " "Node \"lcd_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_r\[4\] " "Node \"lcd_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_vsy " "Node \"lcd_vsy\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_vsy" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rtc_iic_sck " "Node \"rtc_iic_sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rtc_iic_sck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rtc_iic_sda " "Node \"rtc_iic_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rtc_iic_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[0\] " "Node \"sram_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[10\] " "Node \"sram_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[11\] " "Node \"sram_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[12\] " "Node \"sram_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[13\] " "Node \"sram_addr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[14\] " "Node \"sram_addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[1\] " "Node \"sram_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[2\] " "Node \"sram_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[3\] " "Node \"sram_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[4\] " "Node \"sram_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[5\] " "Node \"sram_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[6\] " "Node \"sram_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[7\] " "Node \"sram_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[8\] " "Node \"sram_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[9\] " "Node \"sram_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_cs_n " "Node \"sram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[0\] " "Node \"sram_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[1\] " "Node \"sram_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[2\] " "Node \"sram_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[3\] " "Node \"sram_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[4\] " "Node \"sram_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[5\] " "Node \"sram_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[6\] " "Node \"sram_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data\[7\] " "Node \"sram_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_oe_n " "Node \"sram_oe_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_oe_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_we_n " "Node \"sram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[0\] " "Node \"switch\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[1\] " "Node \"switch\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[2\] " "Node \"switch\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[3\] " "Node \"switch\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ultrasound_echo " "Node \"ultrasound_echo\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultrasound_echo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ultrasound_trig " "Node \"ultrasound_trig\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultrasound_trig" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b " "Node \"vga_b\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g " "Node \"vga_g\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_hsy " "Node \"vga_hsy\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_hsy" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r " "Node \"vga_r\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_vsy " "Node \"vga_vsy\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_vsy" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671095694295 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1671095694295 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671095694300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671095694703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671095694746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671095694751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671095695134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671095695135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671095695340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/code/final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1671095695588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671095695588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671095695811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1671095695811 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671095695811 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1671095695816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671095695862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671095695970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671095696012 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671095696162 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671095696409 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671095696623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/final/output_files/final.fit.smsg " "Generated suppressed messages file D:/code/final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671095696663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5363 " "Peak virtual memory: 5363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671095696920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 17:14:56 2022 " "Processing ended: Thu Dec 15 17:14:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671095696920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671095696920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671095696920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671095696920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671095697922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671095697923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 17:14:57 2022 " "Processing started: Thu Dec 15 17:14:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671095697923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671095697923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671095697923 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671095698319 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671095698330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671095698477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 17:14:58 2022 " "Processing ended: Thu Dec 15 17:14:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671095698477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671095698477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671095698477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671095698477 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671095699079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671095699608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671095699609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 17:14:59 2022 " "Processing started: Thu Dec 15 17:14:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671095699609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671095699609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671095699609 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1671095699647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671095699721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671095699722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671095699754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671095699754 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1671095699919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1671095699919 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name aa aa " "create_clock -period 1.000 -name aa aa" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671095699920 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671095699920 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1671095699991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1671095699991 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1671095699991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1671095699995 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1671095700001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671095700001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.121 " "Worst-case setup slack is -2.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.121             -28.926 aa  " "   -2.121             -28.926 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 aa  " "    0.428               0.000 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671095700008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671095700010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.740 aa  " "   -3.000             -32.740 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700011 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1671095700037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1671095700054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1671095700226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700262 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1671095700265 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671095700265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.638 " "Worst-case setup slack is -1.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638             -21.141 aa  " "   -1.638             -21.141 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 aa  " "    0.344               0.000 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671095700277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671095700280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 aa  " "   -3.000             -28.700 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700285 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1671095700312 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1671095700448 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671095700448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.414 " "Worst-case setup slack is -0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -4.010 aa  " "   -0.414              -4.010 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 aa  " "    0.179               0.000 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671095700458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671095700462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.233 aa  " "   -3.000             -24.233 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671095700466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671095700466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671095700749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671095700750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671095700805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 17:15:00 2022 " "Processing ended: Thu Dec 15 17:15:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671095700805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671095700805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671095700805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671095700805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671095701856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671095701856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 17:15:01 2022 " "Processing started: Thu Dec 15 17:15:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671095701856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671095701856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671095701857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo D:/code/final/simulation/qsim// simulation " "Generated file final.vo in folder \"D:/code/final/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1671095702054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671095702083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 17:15:02 2022 " "Processing ended: Thu Dec 15 17:15:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671095702083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671095702083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671095702083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671095702083 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus II Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671095702657 ""}
