var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_2',['OB',['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l011xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l021xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l031xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l041xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l051xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l052xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l053xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l061xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l062xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l063xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l071xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l072xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l073xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l081xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l082xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l083xx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l100xb.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l100xba.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l100xc.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l151xb.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l151xba.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l151xc.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l151xca.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l151xd.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l151xdx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l151xe.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l152xb.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l152xba.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l152xc.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l152xca.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l152xd.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l152xdx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l152xe.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l162xc.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l162xca.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l162xd.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l162xdx.h'],['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'OB:&#160;stm32l162xe.h']]],
  ['ob_5fbase_3',['OB_BASE',['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l011xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l021xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l031xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l041xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l051xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l052xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l053xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l061xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l062xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l063xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l071xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l072xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l073xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l081xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l082xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l083xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l100xb.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l100xba.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l100xc.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l151xb.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l151xba.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l151xc.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l151xca.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l151xd.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l151xdx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l151xe.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l152xb.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l152xba.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l152xc.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l152xca.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l152xd.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l152xdx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l152xe.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l162xc.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l162xca.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l162xd.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l162xdx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE:&#160;stm32l162xe.h']]],
  ['ob_5fboot_5fbit1_5freset_4',['OB_BOOT_BIT1_RESET',['../group___f_l_a_s_h_ex___option___bytes___b_o_o_t_bit1.html#ga72932b05435cc0f206e2e1b497b55c03',1,'stm32l0xx_hal_flash_ex.h']]],
  ['ob_5fboot_5fbit1_5fset_5',['OB_BOOT_BIT1_SET',['../group___f_l_a_s_h_ex___option___bytes___b_o_o_t_bit1.html#ga43ad5fcc56cb46c23821a4ee0beebd93',1,'stm32l0xx_hal_flash_ex.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_6',['OB_BOOT_ENTRY_FORCED_FLASH',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93',1,'OB_BOOT_ENTRY_FORCED_FLASH:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93',1,'OB_BOOT_ENTRY_FORCED_FLASH:&#160;stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_7',['OB_BOOT_ENTRY_FORCED_NONE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'OB_BOOT_ENTRY_FORCED_NONE:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'OB_BOOT_ENTRY_FORCED_NONE:&#160;stm32_hal_legacy.h']]],
  ['ob_5fbor_5flevel1_8',['OB_BOR_LEVEL1',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'OB_BOR_LEVEL1:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'OB_BOR_LEVEL1:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel2_9',['OB_BOR_LEVEL2',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'OB_BOR_LEVEL2:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'OB_BOR_LEVEL2:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel3_10',['OB_BOR_LEVEL3',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga3132b8202c0a345e9dd33d136714b046',1,'OB_BOR_LEVEL3:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga3132b8202c0a345e9dd33d136714b046',1,'OB_BOR_LEVEL3:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel4_11',['OB_BOR_LEVEL4',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gaabff673365a8fc0c7e5b4d62f8b6f16c',1,'OB_BOR_LEVEL4:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gaabff673365a8fc0c7e5b4d62f8b6f16c',1,'OB_BOR_LEVEL4:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel5_12',['OB_BOR_LEVEL5',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga20a498ddcc36d0fe244f280227364c07',1,'OB_BOR_LEVEL5:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga20a498ddcc36d0fe244f280227364c07',1,'OB_BOR_LEVEL5:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5foff_13',['OB_BOR_OFF',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'OB_BOR_OFF:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'OB_BOR_OFF:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_14',['OB_IWDG_HW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'OB_IWDG_HW:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'OB_IWDG_HW:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_15',['OB_IWDG_SW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'OB_IWDG_SW:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'OB_IWDG_SW:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_16',['OB_RAM_PARITY_CHECK_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'OB_RAM_PARITY_CHECK_RESET:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'OB_RAM_PARITY_CHECK_RESET:&#160;stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_17',['OB_RAM_PARITY_CHECK_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'OB_RAM_PARITY_CHECK_SET:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'OB_RAM_PARITY_CHECK_SET:&#160;stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_18',['OB_RDP_LEVEL0',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'OB_RDP_LEVEL0:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'OB_RDP_LEVEL0:&#160;stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_19',['OB_RDP_LEVEL1',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'OB_RDP_LEVEL1:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'OB_RDP_LEVEL1:&#160;stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_20',['OB_RDP_LEVEL2',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'OB_RDP_LEVEL2:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'OB_RDP_LEVEL2:&#160;stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_21',['OB_RDP_LEVEL_0',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'OB_RDP_LEVEL_0:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'OB_RDP_LEVEL_0:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f1_22',['OB_RDP_LEVEL_1',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'OB_RDP_LEVEL_1:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'OB_RDP_LEVEL_1:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_23',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'OB_RDP_LEVEL_2:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'OB_RDP_LEVEL_2:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_24',['OB_SDADC12_VDD_MONITOR_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'OB_SDADC12_VDD_MONITOR_RESET:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'OB_SDADC12_VDD_MONITOR_RESET:&#160;stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_25',['OB_SDADC12_VDD_MONITOR_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'OB_SDADC12_VDD_MONITOR_SET:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'OB_SDADC12_VDD_MONITOR_SET:&#160;stm32_hal_legacy.h']]],
  ['ob_5fstdby_5fnorst_26',['OB_STDBY_NORST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga001d8bed938edd0640f5461f859c57af',1,'OB_STDBY_NORST:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga001d8bed938edd0640f5461f859c57af',1,'OB_STDBY_NORST:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_27',['OB_STDBY_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'OB_STDBY_RST:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'OB_STDBY_RST:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fnorst_28',['OB_STOP_NORST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'OB_STOP_NORST:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'OB_STOP_NORST:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_29',['OB_STOP_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'OB_STOP_RST:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'OB_STOP_RST:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5ftypedef_30',['OB_TypeDef',['../struct_o_b___type_def.html',1,'']]],
  ['ob_5fwdg_5fhw_31',['OB_WDG_HW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'OB_WDG_HW:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'OB_WDG_HW:&#160;stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_32',['OB_WDG_SW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'OB_WDG_SW:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'OB_WDG_SW:&#160;stm32_hal_legacy.h']]],
  ['ob_5fwrp1_5fallpages_33',['OB_WRP1_ALLPAGES',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gab270339eea70e4f316a4ef4bb790e9d4',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages0to15_34',['OB_WRP1_PAGES0TO15',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga42e432a1d2ce05a1b81e39031b179eeb',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages112to127_35',['OB_WRP1_PAGES112TO127',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga34415214e1370429b794a3f901245f8a',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages128to143_36',['OB_WRP1_PAGES128TO143',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gabc93a13ac0e32815e1af1a9dfc915492',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages144to159_37',['OB_WRP1_PAGES144TO159',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga10ef307e94042ec09d6fbc4f72f15300',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages160to175_38',['OB_WRP1_PAGES160TO175',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa66f520d8b8032ba3ab69f15f1402484',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages16to31_39',['OB_WRP1_PAGES16TO31',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga2864e4b0975b4875032ab400f0db28db',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages176to191_40',['OB_WRP1_PAGES176TO191',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gab8b61ded24cbe5504af23b06b8a8fff3',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages192to207_41',['OB_WRP1_PAGES192TO207',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga276127fff175fcd29a1d6969ede61aae',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages208to223_42',['OB_WRP1_PAGES208TO223',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga6a4314b828da6d71a8cb6606d935a7bb',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages224to239_43',['OB_WRP1_PAGES224TO239',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaef13309a73b31bc6b0c8ca37f5218725',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages240to255_44',['OB_WRP1_PAGES240TO255',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga82c2be21d61b00812544d0e81576f736',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages256to271_45',['OB_WRP1_PAGES256TO271',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gad11fa60c63c1c208b90706d974bc1741',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages272to287_46',['OB_WRP1_PAGES272TO287',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaeeca9479f273ad1e6792a297e801ef18',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages288to303_47',['OB_WRP1_PAGES288TO303',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga16971dcdfbafabfe552b5d8f3aa78468',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages304to319_48',['OB_WRP1_PAGES304TO319',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa1bd7bb5b0e9c2171c13f08967119a89',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages320to335_49',['OB_WRP1_PAGES320TO335',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga0e3542f2b50f94ad6ad4bad0d1ac4a1f',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages32to47_50',['OB_WRP1_PAGES32TO47',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa34e3505d6c7d97ea2397123d611121e',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages336to351_51',['OB_WRP1_PAGES336TO351',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga843ceb8570515e4a1308161488d2eaed',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages352to367_52',['OB_WRP1_PAGES352TO367',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gae261af190c20db2e3c94db13324644fc',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages368to383_53',['OB_WRP1_PAGES368TO383',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gab63edd9507ffc8a666133e9735efe17d',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages384to399_54',['OB_WRP1_PAGES384TO399',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga472584f0513bbaf9c290be53cfcff550',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages400to415_55',['OB_WRP1_PAGES400TO415',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaffe45cf6ef12157253e8cd4d8198ddfc',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages416to431_56',['OB_WRP1_PAGES416TO431',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga303b2306543406e7e3e248950b2cb6a3',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages432to447_57',['OB_WRP1_PAGES432TO447',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga6da4ac653ed25a8ceb52d4aeed47b63a',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages448to463_58',['OB_WRP1_PAGES448TO463',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga3daebad83275c64d5b6d98a5e87b604d',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages464to479_59',['OB_WRP1_PAGES464TO479',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa9ee5ab65aee13f1a4c55f96f85fe1e6',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages480to495_60',['OB_WRP1_PAGES480TO495',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaf6e7ec6a3e9a0b471275673e4a17362e',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages48to63_61',['OB_WRP1_PAGES48TO63',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga12bfcafda35ca43d79955e0c2d47ab03',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages496to511_62',['OB_WRP1_PAGES496TO511',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga5557c78d7304a1a2f469167c2a7959d6',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages64to79_63',['OB_WRP1_PAGES64TO79',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaec84f63434ebacd926e848a4ab99bdb4',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages80to95_64',['OB_WRP1_PAGES80TO95',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga085a4a14d23dadd69a61b07a434fab48',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages96to111_65',['OB_WRP1_PAGES96TO111',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gafc8af571733fa11eefcfb283f266fa88',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable_66',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'OB_WRPSTATE_DISABLE:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'OB_WRPSTATE_DISABLE:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_67',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'OB_WRPSTATE_ENABLE:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'OB_WRPSTATE_ENABLE:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['obex_5fbootconfig_68',['OBEX_BOOTCONFIG',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'OBEX_BOOTCONFIG:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'OBEX_BOOTCONFIG:&#160;stm32_hal_legacy.h']]],
  ['obex_5fpcrop_69',['OBEX_PCROP',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'OBEX_PCROP:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'OBEX_PCROP:&#160;stm32_hal_legacy.h']]],
  ['obr_70',['OBR',['../struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38',1,'FLASH_TypeDef']]],
  ['ocfastmode_71',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocmode_72',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocpolarity_73',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['oden_5fbitnumber_74',['ODEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'ODEN_BitNumber:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'ODEN_BitNumber:&#160;stm32_hal_legacy.h']]],
  ['odr_75',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odr_76',['odr',['../struct_h_t_s221___init__st.html#aa7d61789c4adf88902ccb0e4badbd7cc',1,'HTS221_Init_st']]],
  ['odswen_5fbitnumber_77',['ODSWEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'ODSWEN_BitNumber:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'ODSWEN_BitNumber:&#160;stm32_hal_legacy.h']]],
  ['oe_78',['OE',['../struct_u_a_r_t___type.html#ad46654da6cde2d58a47bf81bb2a43659',1,'UART_Type::OE'],['../struct_u_a_r_t___type.html#a24e0bbabb6b694d60377e50b340aad29',1,'UART_Type::OE']]],
  ['oeic_79',['OEIC',['../struct_u_a_r_t___type.html#a9779050bfee3a55c7b65923cca93ff68',1,'UART_Type']]],
  ['oeim_80',['OEIM',['../struct_u_a_r_t___type.html#a8791809cfab582992898b2d93487252d',1,'UART_Type']]],
  ['oeis_81',['OEIS',['../struct_u_a_r_t___type.html#a90540516a2197608da254741ce3a1071',1,'UART_Type']]],
  ['oemis_82',['OEMIS',['../struct_u_a_r_t___type.html#a3b5f415d10715e8d5d547fd6b6a500b2',1,'UART_Type']]],
  ['oen_83',['OEN',['../struct_g_p_i_o___type.html#a806f9090a393e908dac5c0a0817cc2b7',1,'GPIO_Type']]],
  ['of_20second_20value_84',['RTCEx Substract Fraction Of Second Value',['../group___r_t_c_ex___substract___fraction___of___second___value.html',1,'']]],
  ['of_20stop_20bits_85',['of Stop Bits',['../group___s_m_a_r_t_c_a_r_d___stop___bits.html',1,'SMARTCARD Number of Stop Bits'],['../group___u_a_r_t___stop___bits.html',1,'UART Number of Stop Bits'],['../group___u_s_a_r_t___stop___bits.html',1,'USART Number of Stop Bits']]],
  ['of_20view_86',['I2C Transfer Direction Master Point of View',['../group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n.html',1,'']]],
  ['off_5fr_5fdestination_87',['OFF_R_DESTINATION',['../group___radio___exported___constants.html#gabd31aa64d9df6fcf5b08e1068753c0c1',1,'BlueNRG1_radio.c']]],
  ['off_5fr_5fsleep_88',['OFF_R_SLEEP',['../group___radio___exported___constants.html#gacfe07117d6016b869203727d286a4417',1,'BlueNRG1_radio.c']]],
  ['offset_5flsb_89',['OFFSET_LSB',['../struct_a_d_c___type.html#ae2bae56454f528958b7406e6e8e5d4f2',1,'ADC_Type']]],
  ['offset_5fmsb_90',['OFFSET_MSB',['../struct_a_d_c___type.html#a52743ac52aaa3bee0183f4bf02455fe6',1,'ADC_Type']]],
  ['offsets_91',['Register offsets',['../group___r_c_c___register___offset.html',1,'']]],
  ['om_92',['OM',['../struct_i2_c___type.html#a9f3b731f5b7c24a3e2fc8cb73e70d3d0',1,'I2C_Type']]],
  ['on_93',['ON',['../struct_a_d_c___type.html#ace3119e65e293a3d58e5c0d31257ec51',1,'ADC_Type']]],
  ['on_20gpio_94',['Fast Mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['on_20rx_20error_95',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['on_20rx_20error_96',['SMARTCARD advanced feature DMA Disable on Rx Error',['../group___s_m_a_r_t_c_a_r_d___d_m_a___disable__on___rx___error.html',1,'']]],
  ['one_20bit_20sampling_97',['IRDA One Bit Sampling',['../group___i_r_d_a___one___bit.html',1,'']]],
  ['one_20bit_20sampling_20method_98',['One Bit Sampling Method',['../group___s_m_a_r_t_c_a_r_d___one_bit___sampling.html',1,'SMARTCARD One Bit Sampling Method'],['../group___u_a_r_t___one_bit___sampling.html',1,'UART One Bit Sampling Method']]],
  ['one_20pulse_20functions_99',['TIM One Pulse functions',['../group___t_i_m___exported___functions___group5.html',1,'']]],
  ['one_20pulse_20mode_100',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebitsampling_101',['OneBitSampling',['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#aa9e1e2730d3764f6bcc994a41f30c28c',1,'SMARTCARD_InitTypeDef::OneBitSampling'],['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef::OneBitSampling']]],
  ['op_102',['OP',['../struct_i2_c___type.html#a99c4cceffff918af2aaf43c51b7808e7',1,'I2C_Type::OP'],['../struct_i2_c___type.html#af6d1a27cfea99d0e455d56d8a45ecd8b',1,'I2C_Type::OP']]],
  ['opamp_103',['OPAMP',['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l151xc.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l151xca.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l151xd.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l151xdx.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l151xe.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l152xc.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l152xca.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l152xd.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l152xdx.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l152xe.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l162xc.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l162xca.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l162xd.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l162xdx.h'],['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'OPAMP:&#160;stm32l162xe.h']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_104',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_105',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['opamp1_106',['OPAMP1',['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l151xc.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l151xca.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l151xd.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l151xdx.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l151xe.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l152xc.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l152xca.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l152xd.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l152xdx.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l152xe.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l162xc.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l162xca.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l162xd.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l162xdx.h'],['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'OPAMP1:&#160;stm32l162xe.h']]],
  ['opamp123_5fcommon_107',['OPAMP123_COMMON',['../group___peripheral__declaration.html#ga5f91c9f0aeea63522eb4019896a09a44',1,'OPAMP123_COMMON:&#160;stm32l151xd.h'],['../group___peripheral__declaration.html#ga5f91c9f0aeea63522eb4019896a09a44',1,'OPAMP123_COMMON:&#160;stm32l152xd.h'],['../group___peripheral__declaration.html#ga5f91c9f0aeea63522eb4019896a09a44',1,'OPAMP123_COMMON:&#160;stm32l162xd.h']]],
  ['opamp12_5fcommon_108',['OPAMP12_COMMON',['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l151xc.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l151xca.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l151xdx.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l151xe.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l152xc.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l152xca.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l152xdx.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l152xe.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l162xc.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l162xca.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l162xdx.h'],['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'OPAMP12_COMMON:&#160;stm32l162xe.h']]],
  ['opamp2_109',['OPAMP2',['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l151xc.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l151xca.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l151xd.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l151xdx.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l151xe.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l152xc.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l152xca.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l152xd.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l152xdx.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l152xe.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l162xc.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l162xca.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l162xd.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l162xdx.h'],['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'OPAMP2:&#160;stm32l162xe.h']]],
  ['opamp3_110',['OPAMP3',['../group___peripheral__declaration.html#ga50369700b1093ec17ad8d1835223b1e0',1,'OPAMP3:&#160;stm32l151xd.h'],['../group___peripheral__declaration.html#ga50369700b1093ec17ad8d1835223b1e0',1,'OPAMP3:&#160;stm32l152xd.h'],['../group___peripheral__declaration.html#ga50369700b1093ec17ad8d1835223b1e0',1,'OPAMP3:&#160;stm32l162xd.h']]],
  ['opamp_5fbase_111',['OPAMP_BASE',['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l151xc.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l151xca.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l151xd.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l151xdx.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l151xe.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l152xc.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l152xca.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l152xd.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l152xdx.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l152xe.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l162xc.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l162xca.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l162xd.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l162xdx.h'],['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'OPAMP_BASE:&#160;stm32l162xe.h']]],
  ['opamp_5fcommon_5ftypedef_112',['OPAMP_Common_TypeDef',['../struct_o_p_a_m_p___common___type_def.html',1,'']]],
  ['opamp_5fcsr_5fanawsel1_113',['OPAMP_CSR_ANAWSEL1',['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'OPAMP_CSR_ANAWSEL1:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fanawsel1_5fmsk_114',['OPAMP_CSR_ANAWSEL1_Msk',['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'OPAMP_CSR_ANAWSEL1_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fanawsel1_5fpos_115',['OPAMP_CSR_ANAWSEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'OPAMP_CSR_ANAWSEL1_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fanawsel2_116',['OPAMP_CSR_ANAWSEL2',['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'OPAMP_CSR_ANAWSEL2:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fanawsel2_5fmsk_117',['OPAMP_CSR_ANAWSEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'OPAMP_CSR_ANAWSEL2_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fanawsel2_5fpos_118',['OPAMP_CSR_ANAWSEL2_Pos',['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'OPAMP_CSR_ANAWSEL2_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fanawsel3_119',['OPAMP_CSR_ANAWSEL3',['../group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691',1,'OPAMP_CSR_ANAWSEL3:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691',1,'OPAMP_CSR_ANAWSEL3:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691',1,'OPAMP_CSR_ANAWSEL3:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fanawsel3_5fmsk_120',['OPAMP_CSR_ANAWSEL3_Msk',['../group___peripheral___registers___bits___definition.html#gafc92e06941ae674b76ff0d7ef6ea1564',1,'OPAMP_CSR_ANAWSEL3_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gafc92e06941ae674b76ff0d7ef6ea1564',1,'OPAMP_CSR_ANAWSEL3_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gafc92e06941ae674b76ff0d7ef6ea1564',1,'OPAMP_CSR_ANAWSEL3_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fanawsel3_5fpos_121',['OPAMP_CSR_ANAWSEL3_Pos',['../group___peripheral___registers___bits___definition.html#gab6d41cfc8f87341f2d6ce4f4cf46cef9',1,'OPAMP_CSR_ANAWSEL3_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab6d41cfc8f87341f2d6ce4f4cf46cef9',1,'OPAMP_CSR_ANAWSEL3_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab6d41cfc8f87341f2d6ce4f4cf46cef9',1,'OPAMP_CSR_ANAWSEL3_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5faop_5frange_122',['OPAMP_CSR_AOP_RANGE',['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'OPAMP_CSR_AOP_RANGE:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5faop_5frange_5fmsk_123',['OPAMP_CSR_AOP_RANGE_Msk',['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'OPAMP_CSR_AOP_RANGE_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5faop_5frange_5fpos_124',['OPAMP_CSR_AOP_RANGE_Pos',['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'OPAMP_CSR_AOP_RANGE_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fh_125',['OPAMP_CSR_OPA1CAL_H',['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'OPAMP_CSR_OPA1CAL_H:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fh_5fmsk_126',['OPAMP_CSR_OPA1CAL_H_Msk',['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'OPAMP_CSR_OPA1CAL_H_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fh_5fpos_127',['OPAMP_CSR_OPA1CAL_H_Pos',['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'OPAMP_CSR_OPA1CAL_H_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fl_128',['OPAMP_CSR_OPA1CAL_L',['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'OPAMP_CSR_OPA1CAL_L:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fl_5fmsk_129',['OPAMP_CSR_OPA1CAL_L_Msk',['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'OPAMP_CSR_OPA1CAL_L_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fl_5fpos_130',['OPAMP_CSR_OPA1CAL_L_Pos',['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'OPAMP_CSR_OPA1CAL_L_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1calout_131',['OPAMP_CSR_OPA1CALOUT',['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'OPAMP_CSR_OPA1CALOUT:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1calout_5fmsk_132',['OPAMP_CSR_OPA1CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'OPAMP_CSR_OPA1CALOUT_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1calout_5fpos_133',['OPAMP_CSR_OPA1CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'OPAMP_CSR_OPA1CALOUT_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1lpm_134',['OPAMP_CSR_OPA1LPM',['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'OPAMP_CSR_OPA1LPM:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1lpm_5fmsk_135',['OPAMP_CSR_OPA1LPM_Msk',['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'OPAMP_CSR_OPA1LPM_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1lpm_5fpos_136',['OPAMP_CSR_OPA1LPM_Pos',['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'OPAMP_CSR_OPA1LPM_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1pd_137',['OPAMP_CSR_OPA1PD',['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'OPAMP_CSR_OPA1PD:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1pd_5fmsk_138',['OPAMP_CSR_OPA1PD_Msk',['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'OPAMP_CSR_OPA1PD_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa1pd_5fpos_139',['OPAMP_CSR_OPA1PD_Pos',['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'OPAMP_CSR_OPA1PD_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fh_140',['OPAMP_CSR_OPA2CAL_H',['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'OPAMP_CSR_OPA2CAL_H:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fh_5fmsk_141',['OPAMP_CSR_OPA2CAL_H_Msk',['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'OPAMP_CSR_OPA2CAL_H_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fh_5fpos_142',['OPAMP_CSR_OPA2CAL_H_Pos',['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'OPAMP_CSR_OPA2CAL_H_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fl_143',['OPAMP_CSR_OPA2CAL_L',['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'OPAMP_CSR_OPA2CAL_L:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fl_5fmsk_144',['OPAMP_CSR_OPA2CAL_L_Msk',['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'OPAMP_CSR_OPA2CAL_L_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fl_5fpos_145',['OPAMP_CSR_OPA2CAL_L_Pos',['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'OPAMP_CSR_OPA2CAL_L_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2calout_146',['OPAMP_CSR_OPA2CALOUT',['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'OPAMP_CSR_OPA2CALOUT:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2calout_5fmsk_147',['OPAMP_CSR_OPA2CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'OPAMP_CSR_OPA2CALOUT_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2calout_5fpos_148',['OPAMP_CSR_OPA2CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'OPAMP_CSR_OPA2CALOUT_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2lpm_149',['OPAMP_CSR_OPA2LPM',['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'OPAMP_CSR_OPA2LPM:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2lpm_5fmsk_150',['OPAMP_CSR_OPA2LPM_Msk',['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'OPAMP_CSR_OPA2LPM_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2lpm_5fpos_151',['OPAMP_CSR_OPA2LPM_Pos',['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'OPAMP_CSR_OPA2LPM_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2pd_152',['OPAMP_CSR_OPA2PD',['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'OPAMP_CSR_OPA2PD:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2pd_5fmsk_153',['OPAMP_CSR_OPA2PD_Msk',['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'OPAMP_CSR_OPA2PD_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa2pd_5fpos_154',['OPAMP_CSR_OPA2PD_Pos',['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'OPAMP_CSR_OPA2PD_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fopa3cal_5fh_155',['OPAMP_CSR_OPA3CAL_H',['../group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78',1,'OPAMP_CSR_OPA3CAL_H:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78',1,'OPAMP_CSR_OPA3CAL_H:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78',1,'OPAMP_CSR_OPA3CAL_H:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3cal_5fh_5fmsk_156',['OPAMP_CSR_OPA3CAL_H_Msk',['../group___peripheral___registers___bits___definition.html#ga82758309a685d16e99dc6a831da1e21d',1,'OPAMP_CSR_OPA3CAL_H_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga82758309a685d16e99dc6a831da1e21d',1,'OPAMP_CSR_OPA3CAL_H_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga82758309a685d16e99dc6a831da1e21d',1,'OPAMP_CSR_OPA3CAL_H_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3cal_5fh_5fpos_157',['OPAMP_CSR_OPA3CAL_H_Pos',['../group___peripheral___registers___bits___definition.html#ga252cc716583972f6499af9029570d1a2',1,'OPAMP_CSR_OPA3CAL_H_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga252cc716583972f6499af9029570d1a2',1,'OPAMP_CSR_OPA3CAL_H_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga252cc716583972f6499af9029570d1a2',1,'OPAMP_CSR_OPA3CAL_H_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3cal_5fl_158',['OPAMP_CSR_OPA3CAL_L',['../group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc',1,'OPAMP_CSR_OPA3CAL_L:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc',1,'OPAMP_CSR_OPA3CAL_L:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc',1,'OPAMP_CSR_OPA3CAL_L:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3cal_5fl_5fmsk_159',['OPAMP_CSR_OPA3CAL_L_Msk',['../group___peripheral___registers___bits___definition.html#gae779504ca46136a02408f1cd04560a4b',1,'OPAMP_CSR_OPA3CAL_L_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae779504ca46136a02408f1cd04560a4b',1,'OPAMP_CSR_OPA3CAL_L_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae779504ca46136a02408f1cd04560a4b',1,'OPAMP_CSR_OPA3CAL_L_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3cal_5fl_5fpos_160',['OPAMP_CSR_OPA3CAL_L_Pos',['../group___peripheral___registers___bits___definition.html#ga2dce6066df79119c844e7047442aa5c1',1,'OPAMP_CSR_OPA3CAL_L_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2dce6066df79119c844e7047442aa5c1',1,'OPAMP_CSR_OPA3CAL_L_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2dce6066df79119c844e7047442aa5c1',1,'OPAMP_CSR_OPA3CAL_L_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3calout_161',['OPAMP_CSR_OPA3CALOUT',['../group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c',1,'OPAMP_CSR_OPA3CALOUT:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c',1,'OPAMP_CSR_OPA3CALOUT:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c',1,'OPAMP_CSR_OPA3CALOUT:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3calout_5fmsk_162',['OPAMP_CSR_OPA3CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#gaf2666fa63c217489332b6fc35f7cb08b',1,'OPAMP_CSR_OPA3CALOUT_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaf2666fa63c217489332b6fc35f7cb08b',1,'OPAMP_CSR_OPA3CALOUT_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaf2666fa63c217489332b6fc35f7cb08b',1,'OPAMP_CSR_OPA3CALOUT_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3calout_5fpos_163',['OPAMP_CSR_OPA3CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga173d730916942dd1798fb7f2bbdbc409',1,'OPAMP_CSR_OPA3CALOUT_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga173d730916942dd1798fb7f2bbdbc409',1,'OPAMP_CSR_OPA3CALOUT_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga173d730916942dd1798fb7f2bbdbc409',1,'OPAMP_CSR_OPA3CALOUT_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3lpm_164',['OPAMP_CSR_OPA3LPM',['../group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd',1,'OPAMP_CSR_OPA3LPM:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd',1,'OPAMP_CSR_OPA3LPM:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd',1,'OPAMP_CSR_OPA3LPM:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3lpm_5fmsk_165',['OPAMP_CSR_OPA3LPM_Msk',['../group___peripheral___registers___bits___definition.html#gafb797377c5200761cc4eec7c6d441d2a',1,'OPAMP_CSR_OPA3LPM_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gafb797377c5200761cc4eec7c6d441d2a',1,'OPAMP_CSR_OPA3LPM_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gafb797377c5200761cc4eec7c6d441d2a',1,'OPAMP_CSR_OPA3LPM_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3lpm_5fpos_166',['OPAMP_CSR_OPA3LPM_Pos',['../group___peripheral___registers___bits___definition.html#ga35a16a3b0295e0cc0bcfbcf03d329a9b',1,'OPAMP_CSR_OPA3LPM_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga35a16a3b0295e0cc0bcfbcf03d329a9b',1,'OPAMP_CSR_OPA3LPM_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga35a16a3b0295e0cc0bcfbcf03d329a9b',1,'OPAMP_CSR_OPA3LPM_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3pd_167',['OPAMP_CSR_OPA3PD',['../group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676',1,'OPAMP_CSR_OPA3PD:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676',1,'OPAMP_CSR_OPA3PD:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676',1,'OPAMP_CSR_OPA3PD:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3pd_5fmsk_168',['OPAMP_CSR_OPA3PD_Msk',['../group___peripheral___registers___bits___definition.html#ga30c5be10e21e6894703d3a3b6f7e9ee1',1,'OPAMP_CSR_OPA3PD_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga30c5be10e21e6894703d3a3b6f7e9ee1',1,'OPAMP_CSR_OPA3PD_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga30c5be10e21e6894703d3a3b6f7e9ee1',1,'OPAMP_CSR_OPA3PD_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fopa3pd_5fpos_169',['OPAMP_CSR_OPA3PD_Pos',['../group___peripheral___registers___bits___definition.html#ga6c479eeaf2dd758fd50147b9e24701d8',1,'OPAMP_CSR_OPA3PD_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga6c479eeaf2dd758fd50147b9e24701d8',1,'OPAMP_CSR_OPA3PD_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga6c479eeaf2dd758fd50147b9e24701d8',1,'OPAMP_CSR_OPA3PD_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs3sel1_170',['OPAMP_CSR_S3SEL1',['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'OPAMP_CSR_S3SEL1:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs3sel1_5fmsk_171',['OPAMP_CSR_S3SEL1_Msk',['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'OPAMP_CSR_S3SEL1_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs3sel1_5fpos_172',['OPAMP_CSR_S3SEL1_Pos',['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'OPAMP_CSR_S3SEL1_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs3sel2_173',['OPAMP_CSR_S3SEL2',['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'OPAMP_CSR_S3SEL2:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs3sel2_5fmsk_174',['OPAMP_CSR_S3SEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'OPAMP_CSR_S3SEL2_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs3sel2_5fpos_175',['OPAMP_CSR_S3SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'OPAMP_CSR_S3SEL2_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs3sel3_176',['OPAMP_CSR_S3SEL3',['../group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8',1,'OPAMP_CSR_S3SEL3:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8',1,'OPAMP_CSR_S3SEL3:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8',1,'OPAMP_CSR_S3SEL3:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs3sel3_5fmsk_177',['OPAMP_CSR_S3SEL3_Msk',['../group___peripheral___registers___bits___definition.html#gab78bafd5f66b103d8bab0f1e5457670b',1,'OPAMP_CSR_S3SEL3_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab78bafd5f66b103d8bab0f1e5457670b',1,'OPAMP_CSR_S3SEL3_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab78bafd5f66b103d8bab0f1e5457670b',1,'OPAMP_CSR_S3SEL3_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs3sel3_5fpos_178',['OPAMP_CSR_S3SEL3_Pos',['../group___peripheral___registers___bits___definition.html#ga3c7676e153e2b7d48da2aabbcc21bd18',1,'OPAMP_CSR_S3SEL3_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3c7676e153e2b7d48da2aabbcc21bd18',1,'OPAMP_CSR_S3SEL3_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3c7676e153e2b7d48da2aabbcc21bd18',1,'OPAMP_CSR_S3SEL3_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs4sel1_179',['OPAMP_CSR_S4SEL1',['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'OPAMP_CSR_S4SEL1:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs4sel1_5fmsk_180',['OPAMP_CSR_S4SEL1_Msk',['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'OPAMP_CSR_S4SEL1_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs4sel1_5fpos_181',['OPAMP_CSR_S4SEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'OPAMP_CSR_S4SEL1_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs4sel2_182',['OPAMP_CSR_S4SEL2',['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'OPAMP_CSR_S4SEL2:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs4sel2_5fmsk_183',['OPAMP_CSR_S4SEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'OPAMP_CSR_S4SEL2_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs4sel2_5fpos_184',['OPAMP_CSR_S4SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'OPAMP_CSR_S4SEL2_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs4sel3_185',['OPAMP_CSR_S4SEL3',['../group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d',1,'OPAMP_CSR_S4SEL3:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d',1,'OPAMP_CSR_S4SEL3:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d',1,'OPAMP_CSR_S4SEL3:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs4sel3_5fmsk_186',['OPAMP_CSR_S4SEL3_Msk',['../group___peripheral___registers___bits___definition.html#gae34d0c29e3058b46e5c091f55dad0e86',1,'OPAMP_CSR_S4SEL3_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae34d0c29e3058b46e5c091f55dad0e86',1,'OPAMP_CSR_S4SEL3_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae34d0c29e3058b46e5c091f55dad0e86',1,'OPAMP_CSR_S4SEL3_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs4sel3_5fpos_187',['OPAMP_CSR_S4SEL3_Pos',['../group___peripheral___registers___bits___definition.html#ga353a24a3c645825aeff47f47405a8113',1,'OPAMP_CSR_S4SEL3_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga353a24a3c645825aeff47f47405a8113',1,'OPAMP_CSR_S4SEL3_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga353a24a3c645825aeff47f47405a8113',1,'OPAMP_CSR_S4SEL3_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs5sel1_188',['OPAMP_CSR_S5SEL1',['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'OPAMP_CSR_S5SEL1:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs5sel1_5fmsk_189',['OPAMP_CSR_S5SEL1_Msk',['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'OPAMP_CSR_S5SEL1_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs5sel1_5fpos_190',['OPAMP_CSR_S5SEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'OPAMP_CSR_S5SEL1_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs5sel2_191',['OPAMP_CSR_S5SEL2',['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'OPAMP_CSR_S5SEL2:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs5sel2_5fmsk_192',['OPAMP_CSR_S5SEL2_Msk',['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'OPAMP_CSR_S5SEL2_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs5sel2_5fpos_193',['OPAMP_CSR_S5SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'OPAMP_CSR_S5SEL2_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs5sel3_194',['OPAMP_CSR_S5SEL3',['../group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2',1,'OPAMP_CSR_S5SEL3:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2',1,'OPAMP_CSR_S5SEL3:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2',1,'OPAMP_CSR_S5SEL3:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs5sel3_5fmsk_195',['OPAMP_CSR_S5SEL3_Msk',['../group___peripheral___registers___bits___definition.html#gaa901ec8b1e3a58c6d519f7ebb7f84f1d',1,'OPAMP_CSR_S5SEL3_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaa901ec8b1e3a58c6d519f7ebb7f84f1d',1,'OPAMP_CSR_S5SEL3_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaa901ec8b1e3a58c6d519f7ebb7f84f1d',1,'OPAMP_CSR_S5SEL3_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs5sel3_5fpos_196',['OPAMP_CSR_S5SEL3_Pos',['../group___peripheral___registers___bits___definition.html#ga3873054a52c410044dec9b72037495ed',1,'OPAMP_CSR_S5SEL3_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3873054a52c410044dec9b72037495ed',1,'OPAMP_CSR_S5SEL3_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3873054a52c410044dec9b72037495ed',1,'OPAMP_CSR_S5SEL3_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs6sel1_197',['OPAMP_CSR_S6SEL1',['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'OPAMP_CSR_S6SEL1:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs6sel1_5fmsk_198',['OPAMP_CSR_S6SEL1_Msk',['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'OPAMP_CSR_S6SEL1_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs6sel1_5fpos_199',['OPAMP_CSR_S6SEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'OPAMP_CSR_S6SEL1_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs6sel2_200',['OPAMP_CSR_S6SEL2',['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'OPAMP_CSR_S6SEL2:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs6sel2_5fmsk_201',['OPAMP_CSR_S6SEL2_Msk',['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'OPAMP_CSR_S6SEL2_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs6sel2_5fpos_202',['OPAMP_CSR_S6SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'OPAMP_CSR_S6SEL2_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs6sel3_203',['OPAMP_CSR_S6SEL3',['../group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d',1,'OPAMP_CSR_S6SEL3:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d',1,'OPAMP_CSR_S6SEL3:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d',1,'OPAMP_CSR_S6SEL3:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs6sel3_5fmsk_204',['OPAMP_CSR_S6SEL3_Msk',['../group___peripheral___registers___bits___definition.html#gaebd33e5dd9864967b8f32b03afdf60c9',1,'OPAMP_CSR_S6SEL3_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaebd33e5dd9864967b8f32b03afdf60c9',1,'OPAMP_CSR_S6SEL3_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaebd33e5dd9864967b8f32b03afdf60c9',1,'OPAMP_CSR_S6SEL3_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs6sel3_5fpos_205',['OPAMP_CSR_S6SEL3_Pos',['../group___peripheral___registers___bits___definition.html#ga4a63d02a1fa632aa26089edcbbcb0fd4',1,'OPAMP_CSR_S6SEL3_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga4a63d02a1fa632aa26089edcbbcb0fd4',1,'OPAMP_CSR_S6SEL3_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga4a63d02a1fa632aa26089edcbbcb0fd4',1,'OPAMP_CSR_S6SEL3_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fcsr_5fs7sel2_206',['OPAMP_CSR_S7SEL2',['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'OPAMP_CSR_S7SEL2:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs7sel2_5fmsk_207',['OPAMP_CSR_S7SEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'OPAMP_CSR_S7SEL2_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fcsr_5fs7sel2_5fpos_208',['OPAMP_CSR_S7SEL2_Pos',['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'OPAMP_CSR_S7SEL2_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5finvertinginput_5fvinm_209',['OPAMP_INVERTINGINPUT_VINM',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'OPAMP_INVERTINGINPUT_VINM:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'OPAMP_INVERTINGINPUT_VINM:&#160;stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_210',['OPAMP_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'OPAMP_INVERTINGINPUT_VM0:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'OPAMP_INVERTINGINPUT_VM0:&#160;stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_211',['OPAMP_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'OPAMP_INVERTINGINPUT_VM1:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'OPAMP_INVERTINGINPUT_VM1:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_212',['OPAMP_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'OPAMP_NONINVERTINGINPUT_VP0:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'OPAMP_NONINVERTINGINPUT_VP0:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_213',['OPAMP_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'OPAMP_NONINVERTINGINPUT_VP1:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'OPAMP_NONINVERTINGINPUT_VP1:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_214',['OPAMP_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'OPAMP_NONINVERTINGINPUT_VP2:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'OPAMP_NONINVERTINGINPUT_VP2:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_215',['OPAMP_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'OPAMP_NONINVERTINGINPUT_VP3:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'OPAMP_NONINVERTINGINPUT_VP3:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5fhigh_216',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH',['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5fhigh_5fmsk_217',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5fhigh_5fpos_218',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flow_219',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW',['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flow_5fmsk_220',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk',['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flow_5fpos_221',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos',['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5fhigh_222',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH',['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5fhigh_5fmsk_223',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5fhigh_5fpos_224',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5flow_225',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW',['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5flow_5fmsk_226',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk',['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5flow_5fpos_227',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos',['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5fhigh_228',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH',['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5fhigh_5fmsk_229',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5fhigh_5fpos_230',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flow_231',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW',['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flow_5fmsk_232',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk',['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flow_5fpos_233',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos',['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5fhigh_234',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH',['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5fhigh_5fmsk_235',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5fhigh_5fpos_236',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5flow_237',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW',['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5flow_5fmsk_238',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk',['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5flow_5fpos_239',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos',['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5fhigh_240',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH',['../group___peripheral___registers___bits___definition.html#ga5bfb84b0c8940cea0b06496013dcada0',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5bfb84b0c8940cea0b06496013dcada0',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5bfb84b0c8940cea0b06496013dcada0',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5fhigh_5fmsk_241',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga7f16cd2d2f5cefb328d6255426aa283b',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7f16cd2d2f5cefb328d6255426aa283b',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7f16cd2d2f5cefb328d6255426aa283b',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5fhigh_5fpos_242',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#gac59c15ddf1f157169b40da0536093a80',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac59c15ddf1f157169b40da0536093a80',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac59c15ddf1f157169b40da0536093a80',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_HIGH_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flow_243',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW',['../group___peripheral___registers___bits___definition.html#ga60eef9da77800ba678d964ea4b0b6c66',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga60eef9da77800ba678d964ea4b0b6c66',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga60eef9da77800ba678d964ea4b0b6c66',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flow_5fmsk_244',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Msk',['../group___peripheral___registers___bits___definition.html#ga630426e7b6dc664ae66bc74757347eaa',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga630426e7b6dc664ae66bc74757347eaa',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga630426e7b6dc664ae66bc74757347eaa',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flow_5fpos_245',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Pos',['../group___peripheral___registers___bits___definition.html#gaf7746f9f33e3afb25989eb257eeb9af4',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaf7746f9f33e3afb25989eb257eeb9af4',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaf7746f9f33e3afb25989eb257eeb9af4',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LOW_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flp_5fhigh_246',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH',['../group___peripheral___registers___bits___definition.html#ga7efee3f7d3c4c2e36a597d751ccdd00c',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7efee3f7d3c4c2e36a597d751ccdd00c',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7efee3f7d3c4c2e36a597d751ccdd00c',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flp_5fhigh_5fmsk_247',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga9d050494bc4e995158c3c41fb10e4f2a',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9d050494bc4e995158c3c41fb10e4f2a',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9d050494bc4e995158c3c41fb10e4f2a',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flp_5fhigh_5fpos_248',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#ga5796452ec1dca4dead9eb766f01a2686',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5796452ec1dca4dead9eb766f01a2686',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5796452ec1dca4dead9eb766f01a2686',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_HIGH_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flp_5flow_249',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW',['../group___peripheral___registers___bits___definition.html#ga575bc5921e70c6cfdbfbd1634592405c',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga575bc5921e70c6cfdbfbd1634592405c',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga575bc5921e70c6cfdbfbd1634592405c',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flp_5flow_5fmsk_250',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Msk',['../group___peripheral___registers___bits___definition.html#gac81351b372b68d4f3c8c9d8627761b47',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac81351b372b68d4f3c8c9d8627761b47',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac81351b372b68d4f3c8c9d8627761b47',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Msk:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flp_5flow_5fpos_251',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Pos',['../group___peripheral___registers___bits___definition.html#ga588f002cfaa9e74f38ff0cc6f3ccc4f3',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga588f002cfaa9e74f38ff0cc6f3ccc4f3',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga588f002cfaa9e74f38ff0cc6f3ccc4f3',1,'OPAMP_OTR_AO3_OPT_OFFSET_TRIM_LP_LOW_Pos:&#160;stm32l162xd.h']]],
  ['opamp_5fotr_5fot_5fuser_252',['OPAMP_OTR_OT_USER',['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'OPAMP_OTR_OT_USER:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fot_5fuser_5fmsk_253',['OPAMP_OTR_OT_USER_Msk',['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'OPAMP_OTR_OT_USER_Msk:&#160;stm32l162xe.h']]],
  ['opamp_5fotr_5fot_5fuser_5fpos_254',['OPAMP_OTR_OT_USER_Pos',['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'OPAMP_OTR_OT_USER_Pos:&#160;stm32l162xe.h']]],
  ['opamp_5fpgaconnect_5fno_255',['OPAMP_PGACONNECT_NO',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'OPAMP_PGACONNECT_NO:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'OPAMP_PGACONNECT_NO:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_256',['OPAMP_PGACONNECT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'OPAMP_PGACONNECT_VM0:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'OPAMP_PGACONNECT_VM0:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_257',['OPAMP_PGACONNECT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'OPAMP_PGACONNECT_VM1:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'OPAMP_PGACONNECT_VM1:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_258',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'OPAMP_SEC_INVERTINGINPUT_VM0:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'OPAMP_SEC_INVERTINGINPUT_VM0:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_259',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'OPAMP_SEC_INVERTINGINPUT_VM1:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'OPAMP_SEC_INVERTINGINPUT_VM1:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_260',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'OPAMP_SEC_NONINVERTINGINPUT_VP0:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'OPAMP_SEC_NONINVERTINGINPUT_VP0:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_261',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'OPAMP_SEC_NONINVERTINGINPUT_VP1:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'OPAMP_SEC_NONINVERTINGINPUT_VP1:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_262',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'OPAMP_SEC_NONINVERTINGINPUT_VP2:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'OPAMP_SEC_NONINVERTINGINPUT_VP2:&#160;stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_263',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'OPAMP_SEC_NONINVERTINGINPUT_VP3:&#160;stm32_hal_legacy.h'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'OPAMP_SEC_NONINVERTINGINPUT_VP3:&#160;stm32_hal_legacy.h']]],
  ['opamp_5ftypedef_264',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['operating_20mode_20definition_265',['Operating Mode Definition',['../group___i2_c___operating___mode___definition.html',1,'']]],
  ['operating_20mode_20definitions_266',['Timer Operating Mode Definitions',['../group___r_t_c___timer___operating___mode___definitions.html',1,'']]],
  ['operation_267',['Operation',['../struct_i2_c___transaction_type.html#aeada6b6345b80cdc054856e28008b0fd',1,'I2C_TransactionType']]],
  ['operation_20definition_268',['Operation Definition',['../group___i2_c___operation___definition.html',1,'']]],
  ['operation_20functions_269',['operation functions',['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___s_m_b_u_s___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___d_a_c___exported___functions___group2.html',1,'IO operation functions'],['../group___g_p_i_o___exported___functions___group2.html',1,'IO operation functions'],['../group___i_w_d_g___exported___functions___group2.html',1,'IO operation functions'],['../group___i_r_d_a___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions'],['../group___u_s_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['option_270',['IWDG Window option',['../group___i_w_d_g___window__option.html',1,'']]],
  ['option_20bytes_20boot_20bit1_20setup_271',['FLASH Option Bytes BOOT Bit1 Setup',['../group___f_l_a_s_h_ex___option___bytes___b_o_o_t_bit1.html',1,'']]],
  ['option_20bytes_20bor_20level_272',['FLASHEx Option Bytes BOR Level',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html',1,'']]],
  ['option_20bytes_20iwatchdog_273',['FLASHEx Option Bytes IWatchdog',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html',1,'']]],
  ['option_20bytes_20nrst_5fstdby_274',['FLASHEx Option Bytes nRST_STDBY',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html',1,'']]],
  ['option_20bytes_20nrst_5fstop_275',['FLASHEx Option Bytes nRST_STOP',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20read_20protection_276',['FLASHEx Option Bytes Read Protection',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html',1,'']]],
  ['option_20bytes_20write_20protection1_277',['FLASHEx Option Bytes Write Protection1',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html',1,'']]],
  ['option_20type_278',['FLASHEx Option Type',['../group___f_l_a_s_h_ex___option___type.html',1,'']]],
  ['optionbyte_5fboot_5fbit1_279',['OPTIONBYTE_BOOT_BIT1',['../group___f_l_a_s_h_ex___option___type.html#ga09d23020634e411297e48a97cd6aacaf',1,'stm32l0xx_hal_flash_ex.h']]],
  ['optionbyte_5fbor_280',['OPTIONBYTE_BOR',['../group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07',1,'OPTIONBYTE_BOR:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07',1,'OPTIONBYTE_BOR:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_281',['OPTIONBYTE_RDP',['../group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'OPTIONBYTE_RDP:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'OPTIONBYTE_RDP:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_282',['OPTIONBYTE_USER',['../group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'OPTIONBYTE_USER:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'OPTIONBYTE_USER:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_283',['OPTIONBYTE_WRP',['../group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'OPTIONBYTE_WRP:&#160;stm32l0xx_hal_flash_ex.h'],['../group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'OPTIONBYTE_WRP:&#160;stm32l1xx_hal_flash_ex.h']]],
  ['options_284',['I2C Sequential Transfer Options',['../group___i2_c___x_f_e_r_o_p_t_i_o_n_s.html',1,'']]],
  ['optiontype_285',['OptionType',['../group___s_t_m32_l0xx___h_a_l___driver.html#gac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_286',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_287',['OPTR',['../struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_288',['OR',['../struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'RTC_TypeDef::OR'],['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef::OR']]],
  ['or_20disabled_20status_289',['or Disabled Status',['../group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html',1,'AHB Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html',1,'AHB Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html',1,'IOPORT Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html',1,'IOPORT Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['or_20not_20default_20init_20value_20is_20used_290',['Indicates whether or not default init value is used',['../group___c_r_c___default___init_value___use.html',1,'']]],
  ['or_20not_20default_20polynomial_20is_20used_291',['Indicates whether or not default polynomial is used',['../group___c_r_c___default___polynomial.html',1,'']]],
  ['or_20stop_20mode_292',['I2C Start or Stop Mode',['../group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e.html',1,'']]],
  ['os_293',['OS',['../struct_r_t_c___type.html#a61dbecc531295c0bab72f5e3c6c2b0b3',1,'RTC_Type']]],
  ['osal_2ec_294',['osal.c',['../osal_8c.html',1,'']]],
  ['osal_2eh_295',['osal.h',['../osal_8h.html',1,'']]],
  ['osal_5fmemcmp_296',['Osal_MemCmp',['../osal_8h.html#aafa25e8f089b94cd4b15f2a7821b3f73',1,'Osal_MemCmp(void *s1, void *s2, unsigned int size):&#160;osal.c'],['../osal_8c.html#aafa25e8f089b94cd4b15f2a7821b3f73',1,'Osal_MemCmp(void *s1, void *s2, unsigned int size):&#160;osal.c']]],
  ['osal_5fmemcpy_297',['Osal_MemCpy',['../osal_8h.html#ab3b0d2cd30b2a53bbd084f7aaf4cef34',1,'Osal_MemCpy(void *dest, const void *src, unsigned int size):&#160;osal.c'],['../osal_8c.html#ab3b0d2cd30b2a53bbd084f7aaf4cef34',1,'Osal_MemCpy(void *dest, const void *src, unsigned int size):&#160;osal.c']]],
  ['osal_5fmemset_298',['Osal_MemSet',['../osal_8h.html#a3d3b6bd16fbb6bffbc3d830ba79746a3',1,'Osal_MemSet(void *ptr, int value, unsigned int size):&#160;osal.c'],['../osal_8c.html#a3d3b6bd16fbb6bffbc3d830ba79746a3',1,'Osal_MemSet(void *ptr, int value, unsigned int size):&#160;osal.c']]],
  ['oscillator_20type_299',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_300',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_301',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['osr_302',['OSR',['../struct_a_d_c___type.html#a9acf9ccf8f7f6cb9b1f773a1f788ba0e',1,'ADC_Type']]],
  ['ota_5fsw_5factivation_303',['ota_sw_activation',['../group__system__bluenrg___exported___variables.html#ga617bf9171af3bcae7509005d3d478977',1,'system_bluenrg.h']]],
  ['ota_5fvalid_5fapp_5ftag_304',['OTA_VALID_APP_TAG',['../system__bluenrg1_8c.html#ad1ff14270691d58c15974dff821ad308',1,'system_bluenrg1.c']]],
  ['otr_305',['OTR',['../struct_o_p_a_m_p___type_def.html#ad35ad0a223a46ee5853526142d2da26c',1,'OPAMP_TypeDef::OTR'],['../struct_o_p_a_m_p___common___type_def.html#ad35ad0a223a46ee5853526142d2da26c',1,'OPAMP_Common_TypeDef::OTR']]],
  ['otyper_306',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['out_307',['RTC Output Type ALARM OUT',['../group___r_t_c___output___type___a_l_a_r_m___o_u_t.html',1,'']]],
  ['out_20remap_308',['RTC Output ALARM OUT Remap',['../group___r_t_c___output___a_l_a_r_m___o_u_t___remap.html',1,'']]],
  ['out_20selection_309',['SYSCFG VREFINT Out Selection',['../group___s_y_s_c_f_g___v_r_e_f_i_n_t___o_u_t___s_e_l_e_c_t.html',1,'']]],
  ['out_20value_310',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['output_311',['OutPut',['../struct_r_t_c___init_type_def.html#a1ac04944c56d427908f5dec0bd80155f',1,'RTC_InitTypeDef']]],
  ['output_312',['Output',['../group___c_o_m_p___output.html',1,'COMP Output'],['../group___s_t_m32_l1xx___h_a_l___driver.html#gad5e4ea49460e3594f6acd6a02daeac00',1,'COMP_InitTypeDef::Output']]],
  ['output_20alarm_20out_20remap_313',['RTC Output ALARM OUT Remap',['../group___r_t_c___output___a_l_a_r_m___o_u_t___remap.html',1,'']]],
  ['output_20buffer_314',['DAC output buffer',['../group___d_a_c__output__buffer.html',1,'']]],
  ['output_20compare_20and_20pwm_20modes_315',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_316',['TIM Output Compare functions',['../group___t_i_m___exported___functions___group2.html',1,'']]],
  ['output_20compare_20polarity_317',['TIM Output Compare Polarity',['../group___t_i_m___output___compare___polarity.html',1,'']]],
  ['output_20compare_20state_318',['Output Compare State',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20data_20inversion_20modes_319',['Output Data Inversion Modes',['../group___c_r_c_ex___output___data___inversion.html',1,'']]],
  ['output_20fast_20state_320',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_20level_321',['COMP Output Level',['../group___c_o_m_p___output_level.html',1,'']]],
  ['output_20operation_20functions_322',['Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___s_m_b_u_s___exported___functions___group2.html',1,'Input and Output operation functions']]],
  ['output_20polarity_323',['COMP output Polarity',['../group___c_o_m_p___output_polarity.html',1,'']]],
  ['output_20polarity_20definitions_324',['RTC Output Polarity Definitions',['../group___r_t_c___output___polarity___definitions.html',1,'']]],
  ['output_20selection_20definition_325',['Output Selection Definition',['../group___r_t_c_ex___output__selection___definitions.html',1,'RTCEx Output Selection Definition'],['../group___r_t_c_ex___output__selection___definition.html',1,'RTCEx Output Selection Definition']]],
  ['output_20selection_20definitions_326',['Calib Output Selection Definitions',['../group___r_t_c_ex___calib___output___selection___definitions.html',1,'']]],
  ['output_20selection_20definitions_327',['RTCEx Calib Output selection Definitions',['../group___r_t_c_ex___calib___output__selection___definitions.html',1,'']]],
  ['output_20to_20exti_328',['COMP output to EXTI',['../group___c_o_m_p___e_x_t_i___trigger_mode.html',1,'']]],
  ['output_20type_20alarm_20out_329',['RTC Output Type ALARM OUT',['../group___r_t_c___output___type___a_l_a_r_m___o_u_t.html',1,'']]],
  ['outputdatainversionmode_330',['OutputDataInversionMode',['../struct_c_r_c___init_type_def.html#a70287496add23b9e3dbaaf370a83040a',1,'CRC_InitTypeDef']]],
  ['outputdatarate_331',['OutputDataRate',['../struct_p_r_e_s_s_u_r_e___init_type_def.html#afb2eb6d6b8d5b341dd49cf709d88c684',1,'PRESSURE_InitTypeDef']]],
  ['outputlevel_332',['OutputLevel',['../group___gpio___exported___types.html#ga6bcb6b3fe3d480eff62b980e53515a37',1,'S2LP_Gpio.h']]],
  ['outputpol_333',['OutputPol',['../struct_c_o_m_p___init_type_def.html#adb18fd26ab0e809833b2e629af1febf5',1,'COMP_InitTypeDef']]],
  ['outputpolarity_334',['OutPutPolarity',['../struct_r_t_c___init_type_def.html#a1db55b29ddfca7107f6ef6389e13d423',1,'RTC_InitTypeDef']]],
  ['outputremap_335',['OutPutRemap',['../struct_r_t_c___init_type_def.html#a4acbd76552c69452f4c8ce0862cc6c1e',1,'RTC_InitTypeDef']]],
  ['outputtype_336',['OutPutType',['../struct_r_t_c___init_type_def.html#ad01c869fb5e798c037f1d0b04a52d80d',1,'RTC_InitTypeDef']]],
  ['over_20sampling_337',['Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'UART Over Sampling'],['../group___u_s_a_r_t___over___sampling.html',1,'USART Over Sampling']]],
  ['overrun_338',['Overrun',['../group___a_d_c___overrun.html',1,'ADC Overrun'],['../struct_a_d_c___init_type_def.html#ac20c5da6d0ffd3de9c705eff0f5a13bc',1,'ADC_InitTypeDef::Overrun']]],
  ['overrun_20disable_339',['Overrun Disable',['../group___s_m_a_r_t_c_a_r_d___overrun___disable.html',1,'SMARTCARD advanced feature Overrun Disable'],['../group___u_a_r_t___overrun___disable.html',1,'UART Advanced Feature Overrun Disable']]],
  ['overrundisable_340',['OverrunDisable',['../struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'SMARTCARD_AdvFeatureInitTypeDef::OverrunDisable'],['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef::OverrunDisable']]],
  ['oversample_341',['Oversample',['../struct_a_d_c___init_type_def.html#ab6feb010bf7ff77ecd663959a250816e',1,'ADC_InitTypeDef']]],
  ['oversampling_342',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['oversampling_20mode_343',['ADC Triggered Oversampling Mode',['../group___a_d_c___triggered___oversampling___mode.html',1,'']]],
  ['oversampling_20ratio_344',['ADC Oversampling Ratio',['../group___a_d_c___oversampling___ratio.html',1,'']]],
  ['oversamplingmode_345',['OversamplingMode',['../struct_a_d_c___init_type_def.html#a53cacc617db77b7056929dd39f70b6cc',1,'ADC_InitTypeDef']]],
  ['ovr_5fdata_5foverwritten_346',['OVR_DATA_OVERWRITTEN',['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'OVR_DATA_OVERWRITTEN:&#160;stm32_hal_legacy.h'],['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'OVR_DATA_OVERWRITTEN:&#160;stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_347',['OVR_DATA_PRESERVED',['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'OVR_DATA_PRESERVED:&#160;stm32_hal_legacy.h'],['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'OVR_DATA_PRESERVED:&#160;stm32_hal_legacy.h']]],
  ['ovr_5fevent_348',['OVR_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'OVR_EVENT:&#160;stm32_hal_legacy.h'],['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'OVR_EVENT:&#160;stm32_hal_legacy.h']]],
  ['ovsfact_349',['OVSFACT',['../struct_u_a_r_t___type.html#a794ef4d98bc70f44e72c087e81ef5340',1,'UART_Type']]],
  ['own_20address_350',['Own address',['../group___i2_c___own___address.html',1,'']]],
  ['own_20address2_20masks_351',['I2C Own Address2 Masks',['../group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s.html',1,'']]],
  ['ownaddress1_352',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef::OwnAddress1'],['../struct_s_m_b_u_s___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'SMBUS_InitTypeDef::OwnAddress1']]],
  ['ownaddress2_353',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef::OwnAddress2'],['../struct_s_m_b_u_s___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'SMBUS_InitTypeDef::OwnAddress2']]],
  ['ownaddress2_20masks_354',['SMBUS ownaddress2 masks',['../group___s_m_b_u_s__own__address2__masks.html',1,'']]],
  ['ownaddress2masks_355',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef::OwnAddress2Masks'],['../struct_s_m_b_u_s___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'SMBUS_InitTypeDef::OwnAddress2Masks']]]
];
