// Seed: 1522785292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri id_8
    , id_22,
    output tri0 id_9,
    output tri id_10,
    input tri0 id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri id_14,
    input wire id_15,
    input uwire id_16,
    output supply1 id_17,
    output tri0 id_18,
    input tri id_19,
    input uwire id_20
);
  wire id_23;
  and (
      id_10,
      id_20,
      id_3,
      id_22,
      id_8,
      id_15,
      id_11,
      id_4,
      id_23,
      id_16,
      id_2,
      id_14,
      id_13,
      id_1,
      id_5,
      id_19,
      id_7
  );
  module_0(
      id_22, id_23, id_23, id_22
  );
endmodule
