-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon May 17 21:42:39 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v14
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                     244  606309     606314            0  0        ? 
    Design Total:                            244  606309     606314            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIT/core     
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    vec:rsc(0)(0).qa        IN   Unsigned        64                                     
    vec:rsc(0)(1).qa        IN   Unsigned        64                                     
    p:rsc.dat               IN   Unsigned        64                                     
    r:rsc.dat               IN   Unsigned        64                                     
    vec:rsc(0)(0).adra      OUT  Unsigned        11                                     
    vec:rsc(0)(0).da        OUT  Unsigned        64                                     
    vec:rsc(0)(0).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    vec:rsc(0)(1).adra      OUT  Unsigned        11                                     
    vec:rsc(0)(1).da        OUT  Unsigned        64                                     
    vec:rsc(0)(1).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    p:rsc.triosy.lz         OUT  Unsigned         1                                     
    r:rsc.triosy.lz         OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIT/vec:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIT/vec    0:63 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block         Original Addresses 
      ------------- ------------------
      vec:rsc(0)(0)   0, 2, ..., 4094  
      vec:rsc(0)(1)   1, 3, ..., 4095  
      
    Resource Name: /inPlaceNTT_DIT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIT/r    0:63 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop                                       Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ------------------------------------------ ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIT/core core:rlp                                     Infinite       0     606314 ?   12.13 ms                       
    /inPlaceNTT_DIT/core  main                                        Infinite       2     606314 ?   12.13 ms                       
    /inPlaceNTT_DIT/core   STAGE_LOOP                                        9       7     606312 ?   12.13 ms                       
    /inPlaceNTT_DIT/core    modExp:while                                     ?      25         25 ?  500.00 ns                       
    /inPlaceNTT_DIT/core    VEC_LOOP                                         ?       2      67336 ?    1.35 ms       2               
    /inPlaceNTT_DIT/core     VEC_LOOP-1:COMP_LOOP                          257      81      33667 ?  673.34 us       2               
    /inPlaceNTT_DIT/core      VEC_LOOP-1:COMP_LOOP-1:modExp#1:while          ?      25         25 ?  500.00 ns                       
    /inPlaceNTT_DIT/core      VEC_LOOP-1:COMP_LOOP-2:modExp#1:while          ?      25         25 ?  500.00 ns                       
    /inPlaceNTT_DIT/core     VEC_LOOP-2:COMP_LOOP                          257      81      33667 ?  673.34 us       2               
    /inPlaceNTT_DIT/core      VEC_LOOP-2:COMP_LOOP-1:modExp#1:while          ?      25         25 ?  500.00 ns                       
    /inPlaceNTT_DIT/core      VEC_LOOP-2:COMP_LOOP-2:modExp#1:while          ?      25         25 ?  500.00 ns                       
    
  Loop Execution Profile
    Process              Loop                                       Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ------------------------------------------ ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIT/core core:rlp                                           0 ?                        0.00         606314 ?           
    /inPlaceNTT_DIT/core  main                                              2 ?                        0.00         606314 ?           
    /inPlaceNTT_DIT/core   STAGE_LOOP                                      63 ?                        0.01         606312 ?           
    /inPlaceNTT_DIT/core    modExp:while                                  225 ?                        0.04            225 ?           
    /inPlaceNTT_DIT/core    VEC_LOOP                                       18 ?                        0.00         606024 ?           
    /inPlaceNTT_DIT/core     VEC_LOOP-1:COMP_LOOP                      187353 ?                       30.90         303003 ?           
    /inPlaceNTT_DIT/core      VEC_LOOP-1:COMP_LOOP-1:modExp#1:while     57825 ?                        9.54          57825 ?           
    /inPlaceNTT_DIT/core      VEC_LOOP-1:COMP_LOOP-2:modExp#1:while     57825 ?                        9.54          57825 ?           
    /inPlaceNTT_DIT/core     VEC_LOOP-2:COMP_LOOP                      187353 ?                       30.90         303003 ?           
    /inPlaceNTT_DIT/core      VEC_LOOP-2:COMP_LOOP-1:modExp#1:while     57825 ?                        9.54          57825 ?           
    /inPlaceNTT_DIT/core      VEC_LOOP-2:COMP_LOOP-2:modExp#1:while     57825 ?                        9.54          57825 ?           
    
  End of Report
