```verilog
assign one = 1;
endmodule
```