// Seed: 2979396521
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_20 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_5 = id_5;
  assign id_1 = id_3;
  logic id_6 = 1'b0;
  logic id_7;
  always @(posedge 1 or negedge id_5) begin
    id_1 = 1;
    id_2 <= id_3;
    id_4 = 1'b0;
  end
endmodule
