<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1736811754" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/micro_sd.dcp">
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../hdl/design/counter.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../hdl/design/latency.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../hdl/design/palette.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../hdl/design/vga.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../hdl/design/gpu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../hdl/design/microsd.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_2/hdl/design_2_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0_1/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../hdl/design/ram.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2/ip/design_2_mig_7series_0_0/board.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_2_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../constraint/Nexys-A7-100T.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/micro_sd.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_micro_sd_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_gpu_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_quad_spi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_microblaze_riscv_0_axi_periph_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_gpu_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_micro_sd_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_microblaze_riscv_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_microblaze_riscv_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mig_7series_0_0"/>
</GenRun>
