../../../../../pu/or1k/bench/verilog/testbench.sv

../../../../../pu/or1k/rtl/verilog/design.sv

../../../../../pu-or1k/rtl/verilog/core/control/or1k_cfgrs.sv
../../../../../pu-or1k/rtl/verilog/core/control/or1k_ctrl_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/core/control/or1k_pcu.sv
../../../../../pu-or1k/rtl/verilog/core/control/or1k_pic.sv
../../../../../pu-or1k/rtl/verilog/core/control/or1k_ticktimer.sv

../../../../../pu-or1k/rtl/verilog/core/decode/or1k_decode.sv

../../../../../pu-or1k/rtl/verilog/core/execute/or1k_execute_alu.sv
../../../../../pu-or1k/rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/core/execute/or1k_rf_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv
../../../../../pu-or1k/rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv
../../../../../pu-or1k/rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv
../../../../../pu-or1k/rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv
../../../../../pu-or1k/rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv
../../../../../pu-or1k/rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv
../../../../../pu-or1k/rtl/verilog/core/execute/pfpu32/pfpu32_top.sv

../../../../../pu-or1k/rtl/verilog/core/fetch/or1k_cache_lru.sv
../../../../../pu-or1k/rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/core/fetch/or1k_icache.sv
../../../../../pu-or1k/rtl/verilog/core/fetch/or1k_immu.sv

../../../../../pu-or1k/rtl/verilog/core/memory/or1k_dcache.sv
../../../../../pu-or1k/rtl/verilog/core/memory/or1k_dmmu.sv
../../../../../pu-or1k/rtl/verilog/core/memory/or1k_lsu_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/core/memory/or1k_store_buffer.sv

../../../../../pu-or1k/rtl/verilog/core/or1k_branch_prediction.sv
../../../../../pu-or1k/rtl/verilog/core/or1k_branch_predictor_gshare.sv
../../../../../pu-or1k/rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv
../../../../../pu-or1k/rtl/verilog/core/or1k_branch_predictor_simple.sv
../../../../../pu-or1k/rtl/verilog/core/or1k_bus_if_wb32.sv
../../../../../pu-or1k/rtl/verilog/core/or1k_cpu_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/core/or1k_cpu.sv
../../../../../pu-or1k/rtl/verilog/core/or1k_decode_execute_cappuccino.sv
../../../../../pu-or1k/rtl/verilog/memory/or1k_simple_dpram_sclk.sv
../../../../../pu-or1k/rtl/verilog/memory/or1k_true_dpram_sclk.sv
