`timescale 1ns / 1ps

module top (
    input  wire [7:0] d_in,       // 8 ngo vao cho MUX
    input  wire [2:0] sel,        // tin hieu chon (3-bit) dung chung
    input  wire       din_demux,  // ngo vao du lieu cho DEMUX
    output wire       y_mux,      // ngo ra cua MUX
    output wire [7:0] y_demux     // 8 ngo ra cua DEMUX
);

    // Bo giai ma 3->8 DUNG CHUNG cho ca MUX va DEMUX
    wire [7:0] dec = 8'b0000_0001 << sel;

    assign y_mux   = |(d_in & dec);       // MUX: lay bit duoc chon
    assign y_demux = dec & {8{din_demux}}; // DEMUX: dua din vao dung ngo

endmodule