{"Source Block": ["hdl/library/axi_dmac/request_arb.v@234:244@HdlIdDef", "wire src_valid;\nwire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\nwire src_fifo_empty;\n\nwire fifo_empty;\n\nwire response_dest_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@233:243", "\nwire src_valid;\nwire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\nwire src_fifo_empty;\n\nwire fifo_empty;\n\n"], ["hdl/library/axi_dmac/request_arb.v@235:245", "wire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\nwire src_fifo_empty;\n\nwire fifo_empty;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\n"], ["hdl/library/axi_dmac/request_arb.v@206:216", "\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\n"], ["hdl/library/axi_dmac/request_arb.v@232:242", "wire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\nwire src_fifo_empty;\n\nwire fifo_empty;\n"], ["hdl/library/axi_dmac/request_arb.v@229:239", "wire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\n"], ["hdl/library/axi_dmac/request_arb.v@231:241", "wire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\nwire src_fifo_empty;\n\n"], ["hdl/library/axi_dmac/request_arb.v@210:220", "wire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@208:218", "wire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\n"], ["hdl/library/axi_dmac/request_arb.v@209:219", "\nwire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@230:240", "\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\nwire src_fifo_empty;\n"]], "Diff Content": {"Delete": [[239, "wire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\n"]], "Add": [[239, "wire [C_DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\n"], [239, "wire src_fifo_repacked_valid;\n"], [239, "wire src_fifo_repacked_ready;\n"], [239, "wire [DMA_DATA_WIDTH-1:0] src_fifo_repacked_data;\n"]]}}