<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="coreConv" LaunchDir="/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/coreConv/coreConv" FlowId="Build_IP" FromStepId="vitis_hls" ToStepId="vitis_hls"/>
</Runs>

