# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do traffic_signal_control_system_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/XP/Documents/CPE\ 166/TrafficSignalControlSystem {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_colors_pkg.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:10:33 on May 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem" C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_colors_pkg.sv 
# -- Compiling package traffic_signal_colors_pkg
# 
# Top level modules:
# 	--none--
# End time: 05:10:33 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/XP/Documents/CPE\ 166/TrafficSignalControlSystem {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:10:33 on May 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem" C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv 
# -- Compiling module traffic_signal_control_system
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system
# End time: 05:10:33 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/XP/Documents/CPE\ 166/TrafficSignalControlSystem {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:10:33 on May 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem" C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv 
# -- Compiling module traffic_signal_control_system_tb
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system_tb
# End time: 05:10:33 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  traffic_signal_control_system_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" traffic_signal_control_system_tb 
# Start time: 05:10:33 on May 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "traffic_signal_control_system(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 181 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/traffic_signal_control_system_tb/uut/timer \
sim:/traffic_signal_control_system_tb/uut/cs \
sim:/traffic_signal_control_system_tb/uut/ns
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 181 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:33:28 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv 
# -- Compiling module traffic_signal_control_system
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system
# End time: 05:33:28 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "traffic_signal_control_system(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 181 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:04:45 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv 
# -- Compiling module traffic_signal_control_system
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system
# End time: 14:04:45 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:04:53 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv 
# -- Compiling module traffic_signal_control_system_tb
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system_tb
# End time: 14:04:53 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "traffic_signal_control_system(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 201 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:06:45 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv 
# -- Compiling module traffic_signal_control_system
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system
# End time: 14:06:45 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:06:45 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv 
# -- Compiling module traffic_signal_control_system_tb
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system_tb
# End time: 14:06:45 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "traffic_signal_control_system(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 201 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:11:32 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv 
# -- Compiling module traffic_signal_control_system
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system
# End time: 14:11:32 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "traffic_signal_control_system(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 201 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:19:17 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv 
# -- Compiling module traffic_signal_control_system
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system
# End time: 14:19:17 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "traffic_signal_control_system(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 201 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:30:49 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system.sv 
# -- Compiling module traffic_signal_control_system
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system
# End time: 14:30:49 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:30:49 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv 
# -- Compiling module traffic_signal_control_system_tb
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system_tb
# End time: 14:30:49 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 200500 ms  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:34:05 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv 
# -- Compiling module traffic_signal_control_system_tb
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system_tb
# End time: 14:34:05 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 199500 ms  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:37:55 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv 
# -- Compiling module traffic_signal_control_system_tb
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system_tb
# End time: 14:37:55 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 200 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:40:37 on May 04,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv 
# -- Compiling module traffic_signal_control_system_tb
# -- Importing package traffic_signal_colors_pkg
# 
# Top level modules:
# 	traffic_signal_control_system_tb
# End time: 14:40:37 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.traffic_signal_colors_pkg(fast)
# Loading work.traffic_signal_control_system_tb(fast)
# Loading work.traffic_signal_control_system(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv(50)
#    Time: 200 sec  Iteration: 0  Instance: /traffic_signal_control_system_tb
# Break in Module traffic_signal_control_system_tb at C:/Users/XP/Documents/CPE 166/TrafficSignalControlSystem/traffic_signal_control_system_tb.sv line 50
# End time: 15:14:44 on May 04,2024, Elapsed time: 10:04:11
# Errors: 0, Warnings: 1
