|lights
CLOCK_50 => clk_0.IN1
KEY[0] => reset_n.IN1
KEY[1] => in_port_to_the_keys[0].IN1
KEY[2] => in_port_to_the_keys[1].IN1
KEY[3] => in_port_to_the_keys[2].IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= nios_system:DUT.out_port_from_the_HEX0
HEX0[1] <= nios_system:DUT.out_port_from_the_HEX0
HEX0[2] <= nios_system:DUT.out_port_from_the_HEX0
HEX0[3] <= nios_system:DUT.out_port_from_the_HEX0
HEX0[4] <= nios_system:DUT.out_port_from_the_HEX0
HEX0[5] <= nios_system:DUT.out_port_from_the_HEX0
HEX0[6] <= nios_system:DUT.out_port_from_the_HEX0
HEX1[0] <= nios_system:DUT.out_port_from_the_HEX1
HEX1[1] <= nios_system:DUT.out_port_from_the_HEX1
HEX1[2] <= nios_system:DUT.out_port_from_the_HEX1
HEX1[3] <= nios_system:DUT.out_port_from_the_HEX1
HEX1[4] <= nios_system:DUT.out_port_from_the_HEX1
HEX1[5] <= nios_system:DUT.out_port_from_the_HEX1
HEX1[6] <= nios_system:DUT.out_port_from_the_HEX1
HEX2[0] <= nios_system:DUT.out_port_from_the_HEX2
HEX2[1] <= nios_system:DUT.out_port_from_the_HEX2
HEX2[2] <= nios_system:DUT.out_port_from_the_HEX2
HEX2[3] <= nios_system:DUT.out_port_from_the_HEX2
HEX2[4] <= nios_system:DUT.out_port_from_the_HEX2
HEX2[5] <= nios_system:DUT.out_port_from_the_HEX2
HEX2[6] <= nios_system:DUT.out_port_from_the_HEX2
HEX3[0] <= nios_system:DUT.out_port_from_the_HEX3
HEX3[1] <= nios_system:DUT.out_port_from_the_HEX3
HEX3[2] <= nios_system:DUT.out_port_from_the_HEX3
HEX3[3] <= nios_system:DUT.out_port_from_the_HEX3
HEX3[4] <= nios_system:DUT.out_port_from_the_HEX3
HEX3[5] <= nios_system:DUT.out_port_from_the_HEX3
HEX3[6] <= nios_system:DUT.out_port_from_the_HEX3
HEX4[0] <= nios_system:DUT.out_port_from_the_HEX4
HEX4[1] <= nios_system:DUT.out_port_from_the_HEX4
HEX4[2] <= nios_system:DUT.out_port_from_the_HEX4
HEX4[3] <= nios_system:DUT.out_port_from_the_HEX4
HEX4[4] <= nios_system:DUT.out_port_from_the_HEX4
HEX4[5] <= nios_system:DUT.out_port_from_the_HEX4
HEX4[6] <= nios_system:DUT.out_port_from_the_HEX4
HEX5[0] <= nios_system:DUT.out_port_from_the_HEX5
HEX5[1] <= nios_system:DUT.out_port_from_the_HEX5
HEX5[2] <= nios_system:DUT.out_port_from_the_HEX5
HEX5[3] <= nios_system:DUT.out_port_from_the_HEX5
HEX5[4] <= nios_system:DUT.out_port_from_the_HEX5
HEX5[5] <= nios_system:DUT.out_port_from_the_HEX5
HEX5[6] <= nios_system:DUT.out_port_from_the_HEX5
HEX6[0] <= nios_system:DUT.out_port_from_the_HEX6
HEX6[1] <= nios_system:DUT.out_port_from_the_HEX6
HEX6[2] <= nios_system:DUT.out_port_from_the_HEX6
HEX6[3] <= nios_system:DUT.out_port_from_the_HEX6
HEX6[4] <= nios_system:DUT.out_port_from_the_HEX6
HEX6[5] <= nios_system:DUT.out_port_from_the_HEX6
HEX6[6] <= nios_system:DUT.out_port_from_the_HEX6
HEX7[0] <= nios_system:DUT.out_port_from_the_HEX7
HEX7[1] <= nios_system:DUT.out_port_from_the_HEX7
HEX7[2] <= nios_system:DUT.out_port_from_the_HEX7
HEX7[3] <= nios_system:DUT.out_port_from_the_HEX7
HEX7[4] <= nios_system:DUT.out_port_from_the_HEX7
HEX7[5] <= nios_system:DUT.out_port_from_the_HEX7
HEX7[6] <= nios_system:DUT.out_port_from_the_HEX7
LEDG[0] <= nios_system:DUT.out_port_from_the_leds
LEDG[1] <= nios_system:DUT.out_port_from_the_leds
LEDG[2] <= nios_system:DUT.out_port_from_the_leds
LEDG[3] <= nios_system:DUT.out_port_from_the_leds
LEDG[4] <= nios_system:DUT.out_port_from_the_leds
LEDG[5] <= nios_system:DUT.out_port_from_the_leds
LEDG[6] <= nios_system:DUT.out_port_from_the_leds
LEDG[7] <= nios_system:DUT.out_port_from_the_leds
LEDG[8] <= <GND>
LEDR[0] <= nios_system:DUT.out_port_from_the_leds
LEDR[1] <= nios_system:DUT.out_port_from_the_leds
LEDR[2] <= nios_system:DUT.out_port_from_the_leds
LEDR[3] <= nios_system:DUT.out_port_from_the_leds
LEDR[4] <= nios_system:DUT.out_port_from_the_leds
LEDR[5] <= nios_system:DUT.out_port_from_the_leds
LEDR[6] <= nios_system:DUT.out_port_from_the_leds
LEDR[7] <= nios_system:DUT.out_port_from_the_leds
LEDR[8] <= nios_system:DUT.out_port_from_the_leds
LEDR[9] <= nios_system:DUT.out_port_from_the_leds
LEDR[10] <= nios_system:DUT.out_port_from_the_leds
LEDR[11] <= nios_system:DUT.out_port_from_the_leds
LEDR[12] <= nios_system:DUT.out_port_from_the_leds
LEDR[13] <= nios_system:DUT.out_port_from_the_leds
LEDR[14] <= nios_system:DUT.out_port_from_the_leds
LEDR[15] <= nios_system:DUT.out_port_from_the_leds
LEDR[16] <= nios_system:DUT.out_port_from_the_leds
LEDR[17] <= nios_system:DUT.out_port_from_the_leds
DRAM_DQ[0] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[1] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[2] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[3] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[4] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[5] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[6] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[7] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[8] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[9] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[10] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[11] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[12] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[13] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[14] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[15] <> nios_system:DUT.zs_dq_to_and_from_the_sdram_0
DRAM_ADDR[0] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[1] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[2] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[3] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[4] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[5] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[6] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[7] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[8] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[9] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[10] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_ADDR[11] <= nios_system:DUT.zs_addr_from_the_sdram_0
DRAM_LDQM <= nios_system:DUT.zs_dqm_from_the_sdram_0
DRAM_UDQM <= nios_system:DUT.zs_dqm_from_the_sdram_0
DRAM_WE_N <= nios_system:DUT.zs_we_n_from_the_sdram_0
DRAM_CAS_N <= nios_system:DUT.zs_cas_n_from_the_sdram_0
DRAM_RAS_N <= nios_system:DUT.zs_ras_n_from_the_sdram_0
DRAM_CS_N <= nios_system:DUT.zs_cs_n_from_the_sdram_0
DRAM_BA_0 <= nios_system:DUT.zs_ba_from_the_sdram_0
DRAM_BA_1 <= nios_system:DUT.zs_ba_from_the_sdram_0
DRAM_CLK <= nios_system:DUT.sdram_clk
DRAM_CKE <= nios_system:DUT.zs_cke_from_the_sdram_0
LCD_DATA[0] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_DATA[1] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_DATA[2] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_DATA[3] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_DATA[4] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_DATA[5] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_DATA[6] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_DATA[7] <> nios_system:DUT.LCD_data_to_and_from_the_lcd_0
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= nios_system:DUT.LCD_RW_from_the_lcd_0
LCD_EN <= nios_system:DUT.LCD_E_from_the_lcd_0
LCD_RS <= nios_system:DUT.LCD_RS_from_the_lcd_0
SRAM_DQ[0] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[1] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[2] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[3] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[4] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[5] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[6] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[7] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[8] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[9] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[10] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[11] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[12] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[13] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[14] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[15] <> nios_system:DUT.SRAM_DQ_to_and_from_the_sram_0
SRAM_ADDR[0] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[1] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[2] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[3] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[4] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[5] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[6] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[7] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[8] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[9] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[10] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[11] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[12] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[13] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[14] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[15] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[16] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[17] <= nios_system:DUT.SRAM_ADDR_from_the_sram_0
SRAM_UB_N <= nios_system:DUT.SRAM_UB_N_from_the_sram_0
SRAM_LB_N <= nios_system:DUT.SRAM_LB_N_from_the_sram_0
SRAM_WE_N <= nios_system:DUT.SRAM_WE_N_from_the_sram_0
SRAM_CE_N <= nios_system:DUT.SRAM_CE_N_from_the_sram_0
SRAM_OE_N <= nios_system:DUT.SRAM_OE_N_from_the_sram_0
VGA_CLK <= nios_system:DUT.VGA_CLK_from_the_video_vga_controller_0
VGA_HS <= nios_system:DUT.VGA_HS_from_the_video_vga_controller_0
VGA_VS <= nios_system:DUT.VGA_VS_from_the_video_vga_controller_0
VGA_BLANK <= nios_system:DUT.VGA_BLANK_from_the_video_vga_controller_0
VGA_SYNC <= nios_system:DUT.VGA_SYNC_from_the_video_vga_controller_0
VGA_R[0] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[1] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[2] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[3] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[4] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[5] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[6] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[7] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[8] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_R[9] <= nios_system:DUT.VGA_R_from_the_video_vga_controller_0
VGA_G[0] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[1] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[2] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[3] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[4] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[5] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[6] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[7] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[8] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_G[9] <= nios_system:DUT.VGA_G_from_the_video_vga_controller_0
VGA_B[0] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[1] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[2] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[3] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[4] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[5] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[6] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[7] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[8] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
VGA_B[9] <= nios_system:DUT.VGA_B_from_the_video_vga_controller_0
FL_DQ[0] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_DQ[1] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_DQ[2] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_DQ[3] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_DQ[4] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_DQ[5] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_DQ[6] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_DQ[7] <> nios_system:DUT.data_to_and_from_the_cfi_flash_0
FL_ADDR[0] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[1] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[2] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[3] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[4] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[5] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[6] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[7] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[8] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[9] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[10] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[11] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[12] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[13] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[14] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[15] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[16] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[17] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[18] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[19] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[20] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_ADDR[21] <= nios_system:DUT.address_to_the_cfi_flash_0
FL_WE_N <= nios_system:DUT.write_n_to_the_cfi_flash_0
FL_RST_N <= <VCC>
FL_OE_N <= nios_system:DUT.read_n_to_the_cfi_flash_0
FL_CE_N <= nios_system:DUT.select_n_to_the_cfi_flash_0


|lights|nios_system:DUT
clk_0 => clk_0.IN10
reset_n => reset_n_sources.IN1
sdram_clk <= sdram_clk.DB_MAX_OUTPUT_PORT_TYPE
sys_clk <= sys_clk.DB_MAX_OUTPUT_PORT_TYPE
vga_clock <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE
out_port_from_the_HEX0[0] <= HEX0:the_HEX0.out_port
out_port_from_the_HEX0[1] <= HEX0:the_HEX0.out_port
out_port_from_the_HEX0[2] <= HEX0:the_HEX0.out_port
out_port_from_the_HEX0[3] <= HEX0:the_HEX0.out_port
out_port_from_the_HEX0[4] <= HEX0:the_HEX0.out_port
out_port_from_the_HEX0[5] <= HEX0:the_HEX0.out_port
out_port_from_the_HEX0[6] <= HEX0:the_HEX0.out_port
out_port_from_the_HEX1[0] <= HEX1:the_HEX1.out_port
out_port_from_the_HEX1[1] <= HEX1:the_HEX1.out_port
out_port_from_the_HEX1[2] <= HEX1:the_HEX1.out_port
out_port_from_the_HEX1[3] <= HEX1:the_HEX1.out_port
out_port_from_the_HEX1[4] <= HEX1:the_HEX1.out_port
out_port_from_the_HEX1[5] <= HEX1:the_HEX1.out_port
out_port_from_the_HEX1[6] <= HEX1:the_HEX1.out_port
out_port_from_the_HEX2[0] <= HEX2:the_HEX2.out_port
out_port_from_the_HEX2[1] <= HEX2:the_HEX2.out_port
out_port_from_the_HEX2[2] <= HEX2:the_HEX2.out_port
out_port_from_the_HEX2[3] <= HEX2:the_HEX2.out_port
out_port_from_the_HEX2[4] <= HEX2:the_HEX2.out_port
out_port_from_the_HEX2[5] <= HEX2:the_HEX2.out_port
out_port_from_the_HEX2[6] <= HEX2:the_HEX2.out_port
out_port_from_the_HEX3[0] <= HEX3:the_HEX3.out_port
out_port_from_the_HEX3[1] <= HEX3:the_HEX3.out_port
out_port_from_the_HEX3[2] <= HEX3:the_HEX3.out_port
out_port_from_the_HEX3[3] <= HEX3:the_HEX3.out_port
out_port_from_the_HEX3[4] <= HEX3:the_HEX3.out_port
out_port_from_the_HEX3[5] <= HEX3:the_HEX3.out_port
out_port_from_the_HEX3[6] <= HEX3:the_HEX3.out_port
out_port_from_the_HEX4[0] <= HEX4:the_HEX4.out_port
out_port_from_the_HEX4[1] <= HEX4:the_HEX4.out_port
out_port_from_the_HEX4[2] <= HEX4:the_HEX4.out_port
out_port_from_the_HEX4[3] <= HEX4:the_HEX4.out_port
out_port_from_the_HEX4[4] <= HEX4:the_HEX4.out_port
out_port_from_the_HEX4[5] <= HEX4:the_HEX4.out_port
out_port_from_the_HEX4[6] <= HEX4:the_HEX4.out_port
out_port_from_the_HEX5[0] <= HEX5:the_HEX5.out_port
out_port_from_the_HEX5[1] <= HEX5:the_HEX5.out_port
out_port_from_the_HEX5[2] <= HEX5:the_HEX5.out_port
out_port_from_the_HEX5[3] <= HEX5:the_HEX5.out_port
out_port_from_the_HEX5[4] <= HEX5:the_HEX5.out_port
out_port_from_the_HEX5[5] <= HEX5:the_HEX5.out_port
out_port_from_the_HEX5[6] <= HEX5:the_HEX5.out_port
out_port_from_the_HEX6[0] <= HEX6:the_HEX6.out_port
out_port_from_the_HEX6[1] <= HEX6:the_HEX6.out_port
out_port_from_the_HEX6[2] <= HEX6:the_HEX6.out_port
out_port_from_the_HEX6[3] <= HEX6:the_HEX6.out_port
out_port_from_the_HEX6[4] <= HEX6:the_HEX6.out_port
out_port_from_the_HEX6[5] <= HEX6:the_HEX6.out_port
out_port_from_the_HEX6[6] <= HEX6:the_HEX6.out_port
out_port_from_the_HEX7[0] <= HEX7:the_HEX7.out_port
out_port_from_the_HEX7[1] <= HEX7:the_HEX7.out_port
out_port_from_the_HEX7[2] <= HEX7:the_HEX7.out_port
out_port_from_the_HEX7[3] <= HEX7:the_HEX7.out_port
out_port_from_the_HEX7[4] <= HEX7:the_HEX7.out_port
out_port_from_the_HEX7[5] <= HEX7:the_HEX7.out_port
out_port_from_the_HEX7[6] <= HEX7:the_HEX7.out_port
in_port_to_the_keys[0] => in_port_to_the_keys[0].IN1
in_port_to_the_keys[1] => in_port_to_the_keys[1].IN1
in_port_to_the_keys[2] => in_port_to_the_keys[2].IN1
LCD_E_from_the_lcd_0 <= lcd_0:the_lcd_0.LCD_E
LCD_RS_from_the_lcd_0 <= lcd_0:the_lcd_0.LCD_RS
LCD_RW_from_the_lcd_0 <= lcd_0:the_lcd_0.LCD_RW
LCD_data_to_and_from_the_lcd_0[0] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[1] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[2] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[3] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[4] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[5] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[6] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[7] <> lcd_0:the_lcd_0.LCD_data
out_port_from_the_leds[0] <= leds:the_leds.out_port
out_port_from_the_leds[1] <= leds:the_leds.out_port
out_port_from_the_leds[2] <= leds:the_leds.out_port
out_port_from_the_leds[3] <= leds:the_leds.out_port
out_port_from_the_leds[4] <= leds:the_leds.out_port
out_port_from_the_leds[5] <= leds:the_leds.out_port
out_port_from_the_leds[6] <= leds:the_leds.out_port
out_port_from_the_leds[7] <= leds:the_leds.out_port
out_port_from_the_leds[8] <= leds:the_leds.out_port
out_port_from_the_leds[9] <= leds:the_leds.out_port
out_port_from_the_leds[10] <= leds:the_leds.out_port
out_port_from_the_leds[11] <= leds:the_leds.out_port
out_port_from_the_leds[12] <= leds:the_leds.out_port
out_port_from_the_leds[13] <= leds:the_leds.out_port
out_port_from_the_leds[14] <= leds:the_leds.out_port
out_port_from_the_leds[15] <= leds:the_leds.out_port
out_port_from_the_leds[16] <= leds:the_leds.out_port
out_port_from_the_leds[17] <= leds:the_leds.out_port
out_port_from_the_leds[18] <= leds:the_leds.out_port
out_port_from_the_leds[19] <= leds:the_leds.out_port
out_port_from_the_leds[20] <= leds:the_leds.out_port
out_port_from_the_leds[21] <= leds:the_leds.out_port
out_port_from_the_leds[22] <= leds:the_leds.out_port
out_port_from_the_leds[23] <= leds:the_leds.out_port
out_port_from_the_leds[24] <= leds:the_leds.out_port
out_port_from_the_leds[25] <= leds:the_leds.out_port
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n
SRAM_ADDR_from_the_sram_0[0] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[1] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[2] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[3] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[4] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[5] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[6] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[7] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[8] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[9] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[10] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[11] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[12] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[13] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[14] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[15] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[16] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[17] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_CE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_CE_N
SRAM_DQ_to_and_from_the_sram_0[0] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[1] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[2] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[3] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[4] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[5] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[6] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[7] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[8] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[9] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[10] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[11] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[12] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[13] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[14] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[15] <> sram_0:the_sram_0.SRAM_DQ
SRAM_LB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_LB_N
SRAM_OE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_OE_N
SRAM_UB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_UB_N
SRAM_WE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_WE_N
address_to_the_cfi_flash_0[0] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[1] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[2] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[3] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[4] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[5] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[6] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[7] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[8] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[9] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[10] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[11] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[12] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[13] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[14] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[15] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[16] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[17] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[18] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[19] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[20] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
address_to_the_cfi_flash_0[21] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.address_to_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[0] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[1] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[2] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[3] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[4] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[5] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[6] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
data_to_and_from_the_cfi_flash_0[7] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0
read_n_to_the_cfi_flash_0 <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.read_n_to_the_cfi_flash_0
select_n_to_the_cfi_flash_0 <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.select_n_to_the_cfi_flash_0
write_n_to_the_cfi_flash_0 <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.write_n_to_the_cfi_flash_0
VGA_BLANK_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_BLANK
VGA_B_from_the_video_vga_controller_0[0] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[1] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[2] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[3] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[4] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[5] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[6] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[7] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[8] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_B_from_the_video_vga_controller_0[9] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B
VGA_CLK_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_CLK
VGA_G_from_the_video_vga_controller_0[0] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[1] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[2] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[3] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[4] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[5] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[6] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[7] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[8] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_G_from_the_video_vga_controller_0[9] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G
VGA_HS_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_HS
VGA_R_from_the_video_vga_controller_0[0] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[1] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[2] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[3] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[4] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[5] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[6] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[7] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[8] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_R_from_the_video_vga_controller_0[9] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R
VGA_SYNC_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_SYNC
VGA_VS_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_VS


|lights|nios_system:DUT|HEX0_s1_arbitrator:the_HEX0_s1
HEX0_s1_readdata[0] => HEX0_s1_readdata_from_sa[0].DATAIN
HEX0_s1_readdata[1] => HEX0_s1_readdata_from_sa[1].DATAIN
HEX0_s1_readdata[2] => HEX0_s1_readdata_from_sa[2].DATAIN
HEX0_s1_readdata[3] => HEX0_s1_readdata_from_sa[3].DATAIN
HEX0_s1_readdata[4] => HEX0_s1_readdata_from_sa[4].DATAIN
HEX0_s1_readdata[5] => HEX0_s1_readdata_from_sa[5].DATAIN
HEX0_s1_readdata[6] => HEX0_s1_readdata_from_sa[6].DATAIN
HEX0_s1_readdata[7] => HEX0_s1_readdata_from_sa[7].DATAIN
HEX0_s1_readdata[8] => HEX0_s1_readdata_from_sa[8].DATAIN
HEX0_s1_readdata[9] => HEX0_s1_readdata_from_sa[9].DATAIN
HEX0_s1_readdata[10] => HEX0_s1_readdata_from_sa[10].DATAIN
HEX0_s1_readdata[11] => HEX0_s1_readdata_from_sa[11].DATAIN
HEX0_s1_readdata[12] => HEX0_s1_readdata_from_sa[12].DATAIN
HEX0_s1_readdata[13] => HEX0_s1_readdata_from_sa[13].DATAIN
HEX0_s1_readdata[14] => HEX0_s1_readdata_from_sa[14].DATAIN
HEX0_s1_readdata[15] => HEX0_s1_readdata_from_sa[15].DATAIN
HEX0_s1_readdata[16] => HEX0_s1_readdata_from_sa[16].DATAIN
HEX0_s1_readdata[17] => HEX0_s1_readdata_from_sa[17].DATAIN
HEX0_s1_readdata[18] => HEX0_s1_readdata_from_sa[18].DATAIN
HEX0_s1_readdata[19] => HEX0_s1_readdata_from_sa[19].DATAIN
HEX0_s1_readdata[20] => HEX0_s1_readdata_from_sa[20].DATAIN
HEX0_s1_readdata[21] => HEX0_s1_readdata_from_sa[21].DATAIN
HEX0_s1_readdata[22] => HEX0_s1_readdata_from_sa[22].DATAIN
HEX0_s1_readdata[23] => HEX0_s1_readdata_from_sa[23].DATAIN
HEX0_s1_readdata[24] => HEX0_s1_readdata_from_sa[24].DATAIN
HEX0_s1_readdata[25] => HEX0_s1_readdata_from_sa[25].DATAIN
HEX0_s1_readdata[26] => HEX0_s1_readdata_from_sa[26].DATAIN
HEX0_s1_readdata[27] => HEX0_s1_readdata_from_sa[27].DATAIN
HEX0_s1_readdata[28] => HEX0_s1_readdata_from_sa[28].DATAIN
HEX0_s1_readdata[29] => HEX0_s1_readdata_from_sa[29].DATAIN
HEX0_s1_readdata[30] => HEX0_s1_readdata_from_sa[30].DATAIN
HEX0_s1_readdata[31] => HEX0_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN20
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX0_s1.IN1
cpu_0_data_master_read => HEX0_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX0_s1.IN1
cpu_0_data_master_write => HEX0_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX0_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX0_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX0_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX0_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX0_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX0_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX0_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX0_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX0_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX0_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX0_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX0_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX0_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX0_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX0_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX0_s1_writedata[31].DATAIN
reset_n => HEX0_s1_reset_n.DATAIN
reset_n => d1_HEX0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX0_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_chipselect <= cpu_0_data_master_qualified_request_HEX0_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[0] <= HEX0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[1] <= HEX0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[2] <= HEX0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[3] <= HEX0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[4] <= HEX0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[5] <= HEX0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[6] <= HEX0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[7] <= HEX0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[8] <= HEX0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[9] <= HEX0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[10] <= HEX0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[11] <= HEX0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[12] <= HEX0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[13] <= HEX0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[14] <= HEX0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[15] <= HEX0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[16] <= HEX0_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[17] <= HEX0_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[18] <= HEX0_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[19] <= HEX0_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[20] <= HEX0_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[21] <= HEX0_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[22] <= HEX0_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[23] <= HEX0_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[24] <= HEX0_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[25] <= HEX0_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[26] <= HEX0_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[27] <= HEX0_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[28] <= HEX0_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[29] <= HEX0_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[30] <= HEX0_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_readdata_from_sa[31] <= HEX0_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_write_n <= HEX0_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX0_s1 <= cpu_0_data_master_qualified_request_HEX0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX0_s1 <= cpu_0_data_master_qualified_request_HEX0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX0_s1 <= cpu_0_data_master_read_data_valid_HEX0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX0_s1 <= cpu_0_data_master_requests_HEX0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX0_s1_end_xfer <= d1_HEX0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX0:the_HEX0
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|HEX1_s1_arbitrator:the_HEX1_s1
HEX1_s1_readdata[0] => HEX1_s1_readdata_from_sa[0].DATAIN
HEX1_s1_readdata[1] => HEX1_s1_readdata_from_sa[1].DATAIN
HEX1_s1_readdata[2] => HEX1_s1_readdata_from_sa[2].DATAIN
HEX1_s1_readdata[3] => HEX1_s1_readdata_from_sa[3].DATAIN
HEX1_s1_readdata[4] => HEX1_s1_readdata_from_sa[4].DATAIN
HEX1_s1_readdata[5] => HEX1_s1_readdata_from_sa[5].DATAIN
HEX1_s1_readdata[6] => HEX1_s1_readdata_from_sa[6].DATAIN
HEX1_s1_readdata[7] => HEX1_s1_readdata_from_sa[7].DATAIN
HEX1_s1_readdata[8] => HEX1_s1_readdata_from_sa[8].DATAIN
HEX1_s1_readdata[9] => HEX1_s1_readdata_from_sa[9].DATAIN
HEX1_s1_readdata[10] => HEX1_s1_readdata_from_sa[10].DATAIN
HEX1_s1_readdata[11] => HEX1_s1_readdata_from_sa[11].DATAIN
HEX1_s1_readdata[12] => HEX1_s1_readdata_from_sa[12].DATAIN
HEX1_s1_readdata[13] => HEX1_s1_readdata_from_sa[13].DATAIN
HEX1_s1_readdata[14] => HEX1_s1_readdata_from_sa[14].DATAIN
HEX1_s1_readdata[15] => HEX1_s1_readdata_from_sa[15].DATAIN
HEX1_s1_readdata[16] => HEX1_s1_readdata_from_sa[16].DATAIN
HEX1_s1_readdata[17] => HEX1_s1_readdata_from_sa[17].DATAIN
HEX1_s1_readdata[18] => HEX1_s1_readdata_from_sa[18].DATAIN
HEX1_s1_readdata[19] => HEX1_s1_readdata_from_sa[19].DATAIN
HEX1_s1_readdata[20] => HEX1_s1_readdata_from_sa[20].DATAIN
HEX1_s1_readdata[21] => HEX1_s1_readdata_from_sa[21].DATAIN
HEX1_s1_readdata[22] => HEX1_s1_readdata_from_sa[22].DATAIN
HEX1_s1_readdata[23] => HEX1_s1_readdata_from_sa[23].DATAIN
HEX1_s1_readdata[24] => HEX1_s1_readdata_from_sa[24].DATAIN
HEX1_s1_readdata[25] => HEX1_s1_readdata_from_sa[25].DATAIN
HEX1_s1_readdata[26] => HEX1_s1_readdata_from_sa[26].DATAIN
HEX1_s1_readdata[27] => HEX1_s1_readdata_from_sa[27].DATAIN
HEX1_s1_readdata[28] => HEX1_s1_readdata_from_sa[28].DATAIN
HEX1_s1_readdata[29] => HEX1_s1_readdata_from_sa[29].DATAIN
HEX1_s1_readdata[30] => HEX1_s1_readdata_from_sa[30].DATAIN
HEX1_s1_readdata[31] => HEX1_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX1_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX1_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX1_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX1_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX1_s1.IN1
cpu_0_data_master_read => HEX1_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX1_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX1_s1.IN1
cpu_0_data_master_write => HEX1_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX1_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX1_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX1_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX1_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX1_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX1_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX1_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX1_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX1_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX1_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX1_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX1_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX1_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX1_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX1_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX1_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX1_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX1_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX1_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX1_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX1_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX1_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX1_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX1_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX1_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX1_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX1_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX1_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX1_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX1_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX1_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX1_s1_writedata[31].DATAIN
reset_n => HEX1_s1_reset_n.DATAIN
reset_n => d1_HEX1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX1_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_chipselect <= cpu_0_data_master_qualified_request_HEX1_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[0] <= HEX1_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[1] <= HEX1_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[2] <= HEX1_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[3] <= HEX1_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[4] <= HEX1_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[5] <= HEX1_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[6] <= HEX1_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[7] <= HEX1_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[8] <= HEX1_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[9] <= HEX1_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[10] <= HEX1_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[11] <= HEX1_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[12] <= HEX1_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[13] <= HEX1_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[14] <= HEX1_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[15] <= HEX1_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[16] <= HEX1_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[17] <= HEX1_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[18] <= HEX1_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[19] <= HEX1_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[20] <= HEX1_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[21] <= HEX1_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[22] <= HEX1_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[23] <= HEX1_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[24] <= HEX1_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[25] <= HEX1_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[26] <= HEX1_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[27] <= HEX1_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[28] <= HEX1_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[29] <= HEX1_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[30] <= HEX1_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_readdata_from_sa[31] <= HEX1_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_write_n <= HEX1_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX1_s1 <= cpu_0_data_master_qualified_request_HEX1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX1_s1 <= cpu_0_data_master_qualified_request_HEX1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX1_s1 <= cpu_0_data_master_read_data_valid_HEX1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX1_s1 <= cpu_0_data_master_requests_HEX1_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX1_s1_end_xfer <= d1_HEX1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX1:the_HEX1
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|HEX2_s1_arbitrator:the_HEX2_s1
HEX2_s1_readdata[0] => HEX2_s1_readdata_from_sa[0].DATAIN
HEX2_s1_readdata[1] => HEX2_s1_readdata_from_sa[1].DATAIN
HEX2_s1_readdata[2] => HEX2_s1_readdata_from_sa[2].DATAIN
HEX2_s1_readdata[3] => HEX2_s1_readdata_from_sa[3].DATAIN
HEX2_s1_readdata[4] => HEX2_s1_readdata_from_sa[4].DATAIN
HEX2_s1_readdata[5] => HEX2_s1_readdata_from_sa[5].DATAIN
HEX2_s1_readdata[6] => HEX2_s1_readdata_from_sa[6].DATAIN
HEX2_s1_readdata[7] => HEX2_s1_readdata_from_sa[7].DATAIN
HEX2_s1_readdata[8] => HEX2_s1_readdata_from_sa[8].DATAIN
HEX2_s1_readdata[9] => HEX2_s1_readdata_from_sa[9].DATAIN
HEX2_s1_readdata[10] => HEX2_s1_readdata_from_sa[10].DATAIN
HEX2_s1_readdata[11] => HEX2_s1_readdata_from_sa[11].DATAIN
HEX2_s1_readdata[12] => HEX2_s1_readdata_from_sa[12].DATAIN
HEX2_s1_readdata[13] => HEX2_s1_readdata_from_sa[13].DATAIN
HEX2_s1_readdata[14] => HEX2_s1_readdata_from_sa[14].DATAIN
HEX2_s1_readdata[15] => HEX2_s1_readdata_from_sa[15].DATAIN
HEX2_s1_readdata[16] => HEX2_s1_readdata_from_sa[16].DATAIN
HEX2_s1_readdata[17] => HEX2_s1_readdata_from_sa[17].DATAIN
HEX2_s1_readdata[18] => HEX2_s1_readdata_from_sa[18].DATAIN
HEX2_s1_readdata[19] => HEX2_s1_readdata_from_sa[19].DATAIN
HEX2_s1_readdata[20] => HEX2_s1_readdata_from_sa[20].DATAIN
HEX2_s1_readdata[21] => HEX2_s1_readdata_from_sa[21].DATAIN
HEX2_s1_readdata[22] => HEX2_s1_readdata_from_sa[22].DATAIN
HEX2_s1_readdata[23] => HEX2_s1_readdata_from_sa[23].DATAIN
HEX2_s1_readdata[24] => HEX2_s1_readdata_from_sa[24].DATAIN
HEX2_s1_readdata[25] => HEX2_s1_readdata_from_sa[25].DATAIN
HEX2_s1_readdata[26] => HEX2_s1_readdata_from_sa[26].DATAIN
HEX2_s1_readdata[27] => HEX2_s1_readdata_from_sa[27].DATAIN
HEX2_s1_readdata[28] => HEX2_s1_readdata_from_sa[28].DATAIN
HEX2_s1_readdata[29] => HEX2_s1_readdata_from_sa[29].DATAIN
HEX2_s1_readdata[30] => HEX2_s1_readdata_from_sa[30].DATAIN
HEX2_s1_readdata[31] => HEX2_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX2_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX2_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX2_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX2_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX2_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX2_s1.IN1
cpu_0_data_master_read => HEX2_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX2_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX2_s1.IN1
cpu_0_data_master_write => HEX2_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX2_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX2_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX2_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX2_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX2_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX2_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX2_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX2_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX2_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX2_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX2_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX2_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX2_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX2_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX2_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX2_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX2_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX2_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX2_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX2_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX2_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX2_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX2_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX2_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX2_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX2_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX2_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX2_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX2_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX2_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX2_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX2_s1_writedata[31].DATAIN
reset_n => HEX2_s1_reset_n.DATAIN
reset_n => d1_HEX2_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX2_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_chipselect <= cpu_0_data_master_qualified_request_HEX2_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[0] <= HEX2_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[1] <= HEX2_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[2] <= HEX2_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[3] <= HEX2_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[4] <= HEX2_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[5] <= HEX2_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[6] <= HEX2_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[7] <= HEX2_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[8] <= HEX2_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[9] <= HEX2_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[10] <= HEX2_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[11] <= HEX2_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[12] <= HEX2_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[13] <= HEX2_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[14] <= HEX2_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[15] <= HEX2_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[16] <= HEX2_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[17] <= HEX2_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[18] <= HEX2_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[19] <= HEX2_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[20] <= HEX2_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[21] <= HEX2_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[22] <= HEX2_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[23] <= HEX2_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[24] <= HEX2_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[25] <= HEX2_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[26] <= HEX2_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[27] <= HEX2_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[28] <= HEX2_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[29] <= HEX2_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[30] <= HEX2_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_readdata_from_sa[31] <= HEX2_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_write_n <= HEX2_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX2_s1 <= cpu_0_data_master_qualified_request_HEX2_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX2_s1 <= cpu_0_data_master_qualified_request_HEX2_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX2_s1 <= cpu_0_data_master_read_data_valid_HEX2_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX2_s1 <= cpu_0_data_master_requests_HEX2_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX2_s1_end_xfer <= d1_HEX2_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX2:the_HEX2
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|HEX3_s1_arbitrator:the_HEX3_s1
HEX3_s1_readdata[0] => HEX3_s1_readdata_from_sa[0].DATAIN
HEX3_s1_readdata[1] => HEX3_s1_readdata_from_sa[1].DATAIN
HEX3_s1_readdata[2] => HEX3_s1_readdata_from_sa[2].DATAIN
HEX3_s1_readdata[3] => HEX3_s1_readdata_from_sa[3].DATAIN
HEX3_s1_readdata[4] => HEX3_s1_readdata_from_sa[4].DATAIN
HEX3_s1_readdata[5] => HEX3_s1_readdata_from_sa[5].DATAIN
HEX3_s1_readdata[6] => HEX3_s1_readdata_from_sa[6].DATAIN
HEX3_s1_readdata[7] => HEX3_s1_readdata_from_sa[7].DATAIN
HEX3_s1_readdata[8] => HEX3_s1_readdata_from_sa[8].DATAIN
HEX3_s1_readdata[9] => HEX3_s1_readdata_from_sa[9].DATAIN
HEX3_s1_readdata[10] => HEX3_s1_readdata_from_sa[10].DATAIN
HEX3_s1_readdata[11] => HEX3_s1_readdata_from_sa[11].DATAIN
HEX3_s1_readdata[12] => HEX3_s1_readdata_from_sa[12].DATAIN
HEX3_s1_readdata[13] => HEX3_s1_readdata_from_sa[13].DATAIN
HEX3_s1_readdata[14] => HEX3_s1_readdata_from_sa[14].DATAIN
HEX3_s1_readdata[15] => HEX3_s1_readdata_from_sa[15].DATAIN
HEX3_s1_readdata[16] => HEX3_s1_readdata_from_sa[16].DATAIN
HEX3_s1_readdata[17] => HEX3_s1_readdata_from_sa[17].DATAIN
HEX3_s1_readdata[18] => HEX3_s1_readdata_from_sa[18].DATAIN
HEX3_s1_readdata[19] => HEX3_s1_readdata_from_sa[19].DATAIN
HEX3_s1_readdata[20] => HEX3_s1_readdata_from_sa[20].DATAIN
HEX3_s1_readdata[21] => HEX3_s1_readdata_from_sa[21].DATAIN
HEX3_s1_readdata[22] => HEX3_s1_readdata_from_sa[22].DATAIN
HEX3_s1_readdata[23] => HEX3_s1_readdata_from_sa[23].DATAIN
HEX3_s1_readdata[24] => HEX3_s1_readdata_from_sa[24].DATAIN
HEX3_s1_readdata[25] => HEX3_s1_readdata_from_sa[25].DATAIN
HEX3_s1_readdata[26] => HEX3_s1_readdata_from_sa[26].DATAIN
HEX3_s1_readdata[27] => HEX3_s1_readdata_from_sa[27].DATAIN
HEX3_s1_readdata[28] => HEX3_s1_readdata_from_sa[28].DATAIN
HEX3_s1_readdata[29] => HEX3_s1_readdata_from_sa[29].DATAIN
HEX3_s1_readdata[30] => HEX3_s1_readdata_from_sa[30].DATAIN
HEX3_s1_readdata[31] => HEX3_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX3_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX3_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX3_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX3_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX3_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX3_s1.IN1
cpu_0_data_master_read => HEX3_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX3_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX3_s1.IN1
cpu_0_data_master_write => HEX3_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX3_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX3_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX3_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX3_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX3_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX3_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX3_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX3_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX3_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX3_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX3_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX3_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX3_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX3_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX3_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX3_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX3_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX3_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX3_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX3_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX3_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX3_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX3_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX3_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX3_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX3_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX3_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX3_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX3_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX3_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX3_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX3_s1_writedata[31].DATAIN
reset_n => HEX3_s1_reset_n.DATAIN
reset_n => d1_HEX3_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX3_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_chipselect <= cpu_0_data_master_qualified_request_HEX3_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[0] <= HEX3_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[1] <= HEX3_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[2] <= HEX3_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[3] <= HEX3_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[4] <= HEX3_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[5] <= HEX3_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[6] <= HEX3_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[7] <= HEX3_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[8] <= HEX3_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[9] <= HEX3_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[10] <= HEX3_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[11] <= HEX3_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[12] <= HEX3_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[13] <= HEX3_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[14] <= HEX3_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[15] <= HEX3_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[16] <= HEX3_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[17] <= HEX3_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[18] <= HEX3_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[19] <= HEX3_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[20] <= HEX3_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[21] <= HEX3_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[22] <= HEX3_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[23] <= HEX3_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[24] <= HEX3_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[25] <= HEX3_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[26] <= HEX3_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[27] <= HEX3_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[28] <= HEX3_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[29] <= HEX3_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[30] <= HEX3_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_readdata_from_sa[31] <= HEX3_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_write_n <= HEX3_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX3_s1 <= cpu_0_data_master_qualified_request_HEX3_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX3_s1 <= cpu_0_data_master_qualified_request_HEX3_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX3_s1 <= cpu_0_data_master_read_data_valid_HEX3_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX3_s1 <= cpu_0_data_master_requests_HEX3_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX3_s1_end_xfer <= d1_HEX3_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX3:the_HEX3
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|HEX4_s1_arbitrator:the_HEX4_s1
HEX4_s1_readdata[0] => HEX4_s1_readdata_from_sa[0].DATAIN
HEX4_s1_readdata[1] => HEX4_s1_readdata_from_sa[1].DATAIN
HEX4_s1_readdata[2] => HEX4_s1_readdata_from_sa[2].DATAIN
HEX4_s1_readdata[3] => HEX4_s1_readdata_from_sa[3].DATAIN
HEX4_s1_readdata[4] => HEX4_s1_readdata_from_sa[4].DATAIN
HEX4_s1_readdata[5] => HEX4_s1_readdata_from_sa[5].DATAIN
HEX4_s1_readdata[6] => HEX4_s1_readdata_from_sa[6].DATAIN
HEX4_s1_readdata[7] => HEX4_s1_readdata_from_sa[7].DATAIN
HEX4_s1_readdata[8] => HEX4_s1_readdata_from_sa[8].DATAIN
HEX4_s1_readdata[9] => HEX4_s1_readdata_from_sa[9].DATAIN
HEX4_s1_readdata[10] => HEX4_s1_readdata_from_sa[10].DATAIN
HEX4_s1_readdata[11] => HEX4_s1_readdata_from_sa[11].DATAIN
HEX4_s1_readdata[12] => HEX4_s1_readdata_from_sa[12].DATAIN
HEX4_s1_readdata[13] => HEX4_s1_readdata_from_sa[13].DATAIN
HEX4_s1_readdata[14] => HEX4_s1_readdata_from_sa[14].DATAIN
HEX4_s1_readdata[15] => HEX4_s1_readdata_from_sa[15].DATAIN
HEX4_s1_readdata[16] => HEX4_s1_readdata_from_sa[16].DATAIN
HEX4_s1_readdata[17] => HEX4_s1_readdata_from_sa[17].DATAIN
HEX4_s1_readdata[18] => HEX4_s1_readdata_from_sa[18].DATAIN
HEX4_s1_readdata[19] => HEX4_s1_readdata_from_sa[19].DATAIN
HEX4_s1_readdata[20] => HEX4_s1_readdata_from_sa[20].DATAIN
HEX4_s1_readdata[21] => HEX4_s1_readdata_from_sa[21].DATAIN
HEX4_s1_readdata[22] => HEX4_s1_readdata_from_sa[22].DATAIN
HEX4_s1_readdata[23] => HEX4_s1_readdata_from_sa[23].DATAIN
HEX4_s1_readdata[24] => HEX4_s1_readdata_from_sa[24].DATAIN
HEX4_s1_readdata[25] => HEX4_s1_readdata_from_sa[25].DATAIN
HEX4_s1_readdata[26] => HEX4_s1_readdata_from_sa[26].DATAIN
HEX4_s1_readdata[27] => HEX4_s1_readdata_from_sa[27].DATAIN
HEX4_s1_readdata[28] => HEX4_s1_readdata_from_sa[28].DATAIN
HEX4_s1_readdata[29] => HEX4_s1_readdata_from_sa[29].DATAIN
HEX4_s1_readdata[30] => HEX4_s1_readdata_from_sa[30].DATAIN
HEX4_s1_readdata[31] => HEX4_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX4_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX4_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX4_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX4_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX4_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX4_s1.IN1
cpu_0_data_master_read => HEX4_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX4_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX4_s1.IN1
cpu_0_data_master_write => HEX4_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX4_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX4_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX4_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX4_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX4_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX4_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX4_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX4_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX4_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX4_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX4_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX4_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX4_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX4_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX4_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX4_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX4_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX4_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX4_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX4_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX4_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX4_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX4_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX4_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX4_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX4_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX4_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX4_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX4_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX4_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX4_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX4_s1_writedata[31].DATAIN
reset_n => HEX4_s1_reset_n.DATAIN
reset_n => d1_HEX4_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX4_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_chipselect <= cpu_0_data_master_qualified_request_HEX4_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[0] <= HEX4_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[1] <= HEX4_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[2] <= HEX4_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[3] <= HEX4_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[4] <= HEX4_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[5] <= HEX4_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[6] <= HEX4_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[7] <= HEX4_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[8] <= HEX4_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[9] <= HEX4_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[10] <= HEX4_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[11] <= HEX4_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[12] <= HEX4_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[13] <= HEX4_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[14] <= HEX4_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[15] <= HEX4_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[16] <= HEX4_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[17] <= HEX4_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[18] <= HEX4_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[19] <= HEX4_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[20] <= HEX4_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[21] <= HEX4_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[22] <= HEX4_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[23] <= HEX4_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[24] <= HEX4_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[25] <= HEX4_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[26] <= HEX4_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[27] <= HEX4_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[28] <= HEX4_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[29] <= HEX4_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[30] <= HEX4_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_readdata_from_sa[31] <= HEX4_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_write_n <= HEX4_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX4_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX4_s1 <= cpu_0_data_master_qualified_request_HEX4_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX4_s1 <= cpu_0_data_master_qualified_request_HEX4_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX4_s1 <= cpu_0_data_master_read_data_valid_HEX4_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX4_s1 <= cpu_0_data_master_requests_HEX4_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX4_s1_end_xfer <= d1_HEX4_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX4:the_HEX4
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|HEX5_s1_arbitrator:the_HEX5_s1
HEX5_s1_readdata[0] => HEX5_s1_readdata_from_sa[0].DATAIN
HEX5_s1_readdata[1] => HEX5_s1_readdata_from_sa[1].DATAIN
HEX5_s1_readdata[2] => HEX5_s1_readdata_from_sa[2].DATAIN
HEX5_s1_readdata[3] => HEX5_s1_readdata_from_sa[3].DATAIN
HEX5_s1_readdata[4] => HEX5_s1_readdata_from_sa[4].DATAIN
HEX5_s1_readdata[5] => HEX5_s1_readdata_from_sa[5].DATAIN
HEX5_s1_readdata[6] => HEX5_s1_readdata_from_sa[6].DATAIN
HEX5_s1_readdata[7] => HEX5_s1_readdata_from_sa[7].DATAIN
HEX5_s1_readdata[8] => HEX5_s1_readdata_from_sa[8].DATAIN
HEX5_s1_readdata[9] => HEX5_s1_readdata_from_sa[9].DATAIN
HEX5_s1_readdata[10] => HEX5_s1_readdata_from_sa[10].DATAIN
HEX5_s1_readdata[11] => HEX5_s1_readdata_from_sa[11].DATAIN
HEX5_s1_readdata[12] => HEX5_s1_readdata_from_sa[12].DATAIN
HEX5_s1_readdata[13] => HEX5_s1_readdata_from_sa[13].DATAIN
HEX5_s1_readdata[14] => HEX5_s1_readdata_from_sa[14].DATAIN
HEX5_s1_readdata[15] => HEX5_s1_readdata_from_sa[15].DATAIN
HEX5_s1_readdata[16] => HEX5_s1_readdata_from_sa[16].DATAIN
HEX5_s1_readdata[17] => HEX5_s1_readdata_from_sa[17].DATAIN
HEX5_s1_readdata[18] => HEX5_s1_readdata_from_sa[18].DATAIN
HEX5_s1_readdata[19] => HEX5_s1_readdata_from_sa[19].DATAIN
HEX5_s1_readdata[20] => HEX5_s1_readdata_from_sa[20].DATAIN
HEX5_s1_readdata[21] => HEX5_s1_readdata_from_sa[21].DATAIN
HEX5_s1_readdata[22] => HEX5_s1_readdata_from_sa[22].DATAIN
HEX5_s1_readdata[23] => HEX5_s1_readdata_from_sa[23].DATAIN
HEX5_s1_readdata[24] => HEX5_s1_readdata_from_sa[24].DATAIN
HEX5_s1_readdata[25] => HEX5_s1_readdata_from_sa[25].DATAIN
HEX5_s1_readdata[26] => HEX5_s1_readdata_from_sa[26].DATAIN
HEX5_s1_readdata[27] => HEX5_s1_readdata_from_sa[27].DATAIN
HEX5_s1_readdata[28] => HEX5_s1_readdata_from_sa[28].DATAIN
HEX5_s1_readdata[29] => HEX5_s1_readdata_from_sa[29].DATAIN
HEX5_s1_readdata[30] => HEX5_s1_readdata_from_sa[30].DATAIN
HEX5_s1_readdata[31] => HEX5_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX5_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX5_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX5_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN7
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN20
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN9
cpu_0_data_master_address_to_slave[22] => Equal0.IN8
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX5_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX5_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX5_s1.IN1
cpu_0_data_master_read => HEX5_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX5_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX5_s1.IN1
cpu_0_data_master_write => HEX5_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX5_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX5_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX5_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX5_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX5_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX5_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX5_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX5_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX5_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX5_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX5_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX5_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX5_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX5_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX5_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX5_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX5_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX5_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX5_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX5_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX5_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX5_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX5_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX5_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX5_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX5_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX5_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX5_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX5_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX5_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX5_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX5_s1_writedata[31].DATAIN
reset_n => HEX5_s1_reset_n.DATAIN
reset_n => d1_HEX5_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX5_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_chipselect <= cpu_0_data_master_qualified_request_HEX5_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[0] <= HEX5_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[1] <= HEX5_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[2] <= HEX5_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[3] <= HEX5_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[4] <= HEX5_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[5] <= HEX5_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[6] <= HEX5_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[7] <= HEX5_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[8] <= HEX5_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[9] <= HEX5_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[10] <= HEX5_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[11] <= HEX5_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[12] <= HEX5_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[13] <= HEX5_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[14] <= HEX5_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[15] <= HEX5_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[16] <= HEX5_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[17] <= HEX5_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[18] <= HEX5_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[19] <= HEX5_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[20] <= HEX5_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[21] <= HEX5_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[22] <= HEX5_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[23] <= HEX5_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[24] <= HEX5_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[25] <= HEX5_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[26] <= HEX5_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[27] <= HEX5_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[28] <= HEX5_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[29] <= HEX5_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[30] <= HEX5_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_readdata_from_sa[31] <= HEX5_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_write_n <= HEX5_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX5_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX5_s1 <= cpu_0_data_master_qualified_request_HEX5_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX5_s1 <= cpu_0_data_master_qualified_request_HEX5_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX5_s1 <= cpu_0_data_master_read_data_valid_HEX5_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX5_s1 <= cpu_0_data_master_requests_HEX5_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX5_s1_end_xfer <= d1_HEX5_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX5:the_HEX5
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|HEX6_s1_arbitrator:the_HEX6_s1
HEX6_s1_readdata[0] => HEX6_s1_readdata_from_sa[0].DATAIN
HEX6_s1_readdata[1] => HEX6_s1_readdata_from_sa[1].DATAIN
HEX6_s1_readdata[2] => HEX6_s1_readdata_from_sa[2].DATAIN
HEX6_s1_readdata[3] => HEX6_s1_readdata_from_sa[3].DATAIN
HEX6_s1_readdata[4] => HEX6_s1_readdata_from_sa[4].DATAIN
HEX6_s1_readdata[5] => HEX6_s1_readdata_from_sa[5].DATAIN
HEX6_s1_readdata[6] => HEX6_s1_readdata_from_sa[6].DATAIN
HEX6_s1_readdata[7] => HEX6_s1_readdata_from_sa[7].DATAIN
HEX6_s1_readdata[8] => HEX6_s1_readdata_from_sa[8].DATAIN
HEX6_s1_readdata[9] => HEX6_s1_readdata_from_sa[9].DATAIN
HEX6_s1_readdata[10] => HEX6_s1_readdata_from_sa[10].DATAIN
HEX6_s1_readdata[11] => HEX6_s1_readdata_from_sa[11].DATAIN
HEX6_s1_readdata[12] => HEX6_s1_readdata_from_sa[12].DATAIN
HEX6_s1_readdata[13] => HEX6_s1_readdata_from_sa[13].DATAIN
HEX6_s1_readdata[14] => HEX6_s1_readdata_from_sa[14].DATAIN
HEX6_s1_readdata[15] => HEX6_s1_readdata_from_sa[15].DATAIN
HEX6_s1_readdata[16] => HEX6_s1_readdata_from_sa[16].DATAIN
HEX6_s1_readdata[17] => HEX6_s1_readdata_from_sa[17].DATAIN
HEX6_s1_readdata[18] => HEX6_s1_readdata_from_sa[18].DATAIN
HEX6_s1_readdata[19] => HEX6_s1_readdata_from_sa[19].DATAIN
HEX6_s1_readdata[20] => HEX6_s1_readdata_from_sa[20].DATAIN
HEX6_s1_readdata[21] => HEX6_s1_readdata_from_sa[21].DATAIN
HEX6_s1_readdata[22] => HEX6_s1_readdata_from_sa[22].DATAIN
HEX6_s1_readdata[23] => HEX6_s1_readdata_from_sa[23].DATAIN
HEX6_s1_readdata[24] => HEX6_s1_readdata_from_sa[24].DATAIN
HEX6_s1_readdata[25] => HEX6_s1_readdata_from_sa[25].DATAIN
HEX6_s1_readdata[26] => HEX6_s1_readdata_from_sa[26].DATAIN
HEX6_s1_readdata[27] => HEX6_s1_readdata_from_sa[27].DATAIN
HEX6_s1_readdata[28] => HEX6_s1_readdata_from_sa[28].DATAIN
HEX6_s1_readdata[29] => HEX6_s1_readdata_from_sa[29].DATAIN
HEX6_s1_readdata[30] => HEX6_s1_readdata_from_sa[30].DATAIN
HEX6_s1_readdata[31] => HEX6_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX6_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX6_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX6_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX6_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX6_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX6_s1.IN1
cpu_0_data_master_read => HEX6_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX6_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX6_s1.IN1
cpu_0_data_master_write => HEX6_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX6_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX6_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX6_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX6_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX6_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX6_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX6_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX6_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX6_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX6_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX6_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX6_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX6_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX6_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX6_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX6_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX6_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX6_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX6_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX6_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX6_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX6_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX6_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX6_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX6_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX6_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX6_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX6_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX6_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX6_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX6_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX6_s1_writedata[31].DATAIN
reset_n => HEX6_s1_reset_n.DATAIN
reset_n => d1_HEX6_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX6_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_chipselect <= cpu_0_data_master_qualified_request_HEX6_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[0] <= HEX6_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[1] <= HEX6_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[2] <= HEX6_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[3] <= HEX6_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[4] <= HEX6_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[5] <= HEX6_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[6] <= HEX6_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[7] <= HEX6_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[8] <= HEX6_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[9] <= HEX6_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[10] <= HEX6_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[11] <= HEX6_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[12] <= HEX6_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[13] <= HEX6_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[14] <= HEX6_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[15] <= HEX6_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[16] <= HEX6_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[17] <= HEX6_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[18] <= HEX6_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[19] <= HEX6_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[20] <= HEX6_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[21] <= HEX6_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[22] <= HEX6_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[23] <= HEX6_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[24] <= HEX6_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[25] <= HEX6_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[26] <= HEX6_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[27] <= HEX6_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[28] <= HEX6_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[29] <= HEX6_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[30] <= HEX6_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_readdata_from_sa[31] <= HEX6_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_write_n <= HEX6_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX6_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX6_s1 <= cpu_0_data_master_qualified_request_HEX6_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX6_s1 <= cpu_0_data_master_qualified_request_HEX6_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX6_s1 <= cpu_0_data_master_read_data_valid_HEX6_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX6_s1 <= cpu_0_data_master_requests_HEX6_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX6_s1_end_xfer <= d1_HEX6_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX6:the_HEX6
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|HEX7_s1_arbitrator:the_HEX7_s1
HEX7_s1_readdata[0] => HEX7_s1_readdata_from_sa[0].DATAIN
HEX7_s1_readdata[1] => HEX7_s1_readdata_from_sa[1].DATAIN
HEX7_s1_readdata[2] => HEX7_s1_readdata_from_sa[2].DATAIN
HEX7_s1_readdata[3] => HEX7_s1_readdata_from_sa[3].DATAIN
HEX7_s1_readdata[4] => HEX7_s1_readdata_from_sa[4].DATAIN
HEX7_s1_readdata[5] => HEX7_s1_readdata_from_sa[5].DATAIN
HEX7_s1_readdata[6] => HEX7_s1_readdata_from_sa[6].DATAIN
HEX7_s1_readdata[7] => HEX7_s1_readdata_from_sa[7].DATAIN
HEX7_s1_readdata[8] => HEX7_s1_readdata_from_sa[8].DATAIN
HEX7_s1_readdata[9] => HEX7_s1_readdata_from_sa[9].DATAIN
HEX7_s1_readdata[10] => HEX7_s1_readdata_from_sa[10].DATAIN
HEX7_s1_readdata[11] => HEX7_s1_readdata_from_sa[11].DATAIN
HEX7_s1_readdata[12] => HEX7_s1_readdata_from_sa[12].DATAIN
HEX7_s1_readdata[13] => HEX7_s1_readdata_from_sa[13].DATAIN
HEX7_s1_readdata[14] => HEX7_s1_readdata_from_sa[14].DATAIN
HEX7_s1_readdata[15] => HEX7_s1_readdata_from_sa[15].DATAIN
HEX7_s1_readdata[16] => HEX7_s1_readdata_from_sa[16].DATAIN
HEX7_s1_readdata[17] => HEX7_s1_readdata_from_sa[17].DATAIN
HEX7_s1_readdata[18] => HEX7_s1_readdata_from_sa[18].DATAIN
HEX7_s1_readdata[19] => HEX7_s1_readdata_from_sa[19].DATAIN
HEX7_s1_readdata[20] => HEX7_s1_readdata_from_sa[20].DATAIN
HEX7_s1_readdata[21] => HEX7_s1_readdata_from_sa[21].DATAIN
HEX7_s1_readdata[22] => HEX7_s1_readdata_from_sa[22].DATAIN
HEX7_s1_readdata[23] => HEX7_s1_readdata_from_sa[23].DATAIN
HEX7_s1_readdata[24] => HEX7_s1_readdata_from_sa[24].DATAIN
HEX7_s1_readdata[25] => HEX7_s1_readdata_from_sa[25].DATAIN
HEX7_s1_readdata[26] => HEX7_s1_readdata_from_sa[26].DATAIN
HEX7_s1_readdata[27] => HEX7_s1_readdata_from_sa[27].DATAIN
HEX7_s1_readdata[28] => HEX7_s1_readdata_from_sa[28].DATAIN
HEX7_s1_readdata[29] => HEX7_s1_readdata_from_sa[29].DATAIN
HEX7_s1_readdata[30] => HEX7_s1_readdata_from_sa[30].DATAIN
HEX7_s1_readdata[31] => HEX7_s1_readdata_from_sa[31].DATAIN
clk => d1_HEX7_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => HEX7_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => HEX7_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_HEX7_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_HEX7_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_HEX7_s1.IN1
cpu_0_data_master_read => HEX7_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_HEX7_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_HEX7_s1.IN1
cpu_0_data_master_write => HEX7_s1_write_n.IN1
cpu_0_data_master_writedata[0] => HEX7_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => HEX7_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => HEX7_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => HEX7_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => HEX7_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => HEX7_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => HEX7_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => HEX7_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => HEX7_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => HEX7_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => HEX7_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => HEX7_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => HEX7_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => HEX7_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => HEX7_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => HEX7_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => HEX7_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => HEX7_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => HEX7_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => HEX7_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => HEX7_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => HEX7_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => HEX7_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => HEX7_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => HEX7_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => HEX7_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => HEX7_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => HEX7_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => HEX7_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => HEX7_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => HEX7_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => HEX7_s1_writedata[31].DATAIN
reset_n => HEX7_s1_reset_n.DATAIN
reset_n => d1_HEX7_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
HEX7_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_chipselect <= cpu_0_data_master_qualified_request_HEX7_s1.DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[0] <= HEX7_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[1] <= HEX7_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[2] <= HEX7_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[3] <= HEX7_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[4] <= HEX7_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[5] <= HEX7_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[6] <= HEX7_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[7] <= HEX7_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[8] <= HEX7_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[9] <= HEX7_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[10] <= HEX7_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[11] <= HEX7_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[12] <= HEX7_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[13] <= HEX7_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[14] <= HEX7_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[15] <= HEX7_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[16] <= HEX7_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[17] <= HEX7_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[18] <= HEX7_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[19] <= HEX7_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[20] <= HEX7_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[21] <= HEX7_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[22] <= HEX7_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[23] <= HEX7_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[24] <= HEX7_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[25] <= HEX7_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[26] <= HEX7_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[27] <= HEX7_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[28] <= HEX7_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[29] <= HEX7_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[30] <= HEX7_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_readdata_from_sa[31] <= HEX7_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_write_n <= HEX7_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
HEX7_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_HEX7_s1 <= cpu_0_data_master_qualified_request_HEX7_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_HEX7_s1 <= cpu_0_data_master_qualified_request_HEX7_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_HEX7_s1 <= cpu_0_data_master_read_data_valid_HEX7_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_HEX7_s1 <= cpu_0_data_master_requests_HEX7_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX7_s1_end_xfer <= d1_HEX7_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|HEX7:the_HEX7
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave
clk => d1_clocks_0_avalon_clocks_slave_end_xfer~reg0.CLK
clk => nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register.CLK
clocks_0_avalon_clocks_slave_readdata[0] => clocks_0_avalon_clocks_slave_readdata_from_sa[0].DATAIN
clocks_0_avalon_clocks_slave_readdata[1] => clocks_0_avalon_clocks_slave_readdata_from_sa[1].DATAIN
clocks_0_avalon_clocks_slave_readdata[2] => clocks_0_avalon_clocks_slave_readdata_from_sa[2].DATAIN
clocks_0_avalon_clocks_slave_readdata[3] => clocks_0_avalon_clocks_slave_readdata_from_sa[3].DATAIN
clocks_0_avalon_clocks_slave_readdata[4] => clocks_0_avalon_clocks_slave_readdata_from_sa[4].DATAIN
clocks_0_avalon_clocks_slave_readdata[5] => clocks_0_avalon_clocks_slave_readdata_from_sa[5].DATAIN
clocks_0_avalon_clocks_slave_readdata[6] => clocks_0_avalon_clocks_slave_readdata_from_sa[6].DATAIN
clocks_0_avalon_clocks_slave_readdata[7] => clocks_0_avalon_clocks_slave_readdata_from_sa[7].DATAIN
nios_system_clock_2_out_address_to_slave => clocks_0_avalon_clocks_slave_address.DATAIN
nios_system_clock_2_out_read => nios_system_clock_2_out_requests_clocks_0_avalon_clocks_slave.IN0
nios_system_clock_2_out_read => nios_system_clock_2_out_requests_clocks_0_avalon_clocks_slave.IN1
nios_system_clock_2_out_read => nios_system_clock_2_out_qualified_request_clocks_0_avalon_clocks_slave.IN1
nios_system_clock_2_out_read => nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register_in.IN1
nios_system_clock_2_out_write => nios_system_clock_2_out_requests_clocks_0_avalon_clocks_slave.IN1
reset_n => d1_clocks_0_avalon_clocks_slave_end_xfer~reg0.PRESET
reset_n => nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register.ACLR
clocks_0_avalon_clocks_slave_address <= nios_system_clock_2_out_address_to_slave.DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[0] <= clocks_0_avalon_clocks_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[1] <= clocks_0_avalon_clocks_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[2] <= clocks_0_avalon_clocks_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[3] <= clocks_0_avalon_clocks_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[4] <= clocks_0_avalon_clocks_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[5] <= clocks_0_avalon_clocks_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[6] <= clocks_0_avalon_clocks_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
clocks_0_avalon_clocks_slave_readdata_from_sa[7] <= clocks_0_avalon_clocks_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
d1_clocks_0_avalon_clocks_slave_end_xfer <= d1_clocks_0_avalon_clocks_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_granted_clocks_0_avalon_clocks_slave <= nios_system_clock_2_out_qualified_request_clocks_0_avalon_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_qualified_request_clocks_0_avalon_clocks_slave <= nios_system_clock_2_out_qualified_request_clocks_0_avalon_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave <= nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_requests_clocks_0_avalon_clocks_slave <= nios_system_clock_2_out_requests_clocks_0_avalon_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|clocks_0:the_clocks_0
CLOCK_50 => CLOCK_50.IN1
reset => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
sys_clk <= altpll:DE_Clock_Generator_System.clk
SDRAM_CLK <= altpll:DE_Clock_Generator_System.clk
VGA_CLK <= altpll:DE_Clock_Generator_System.clk
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|lights|nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN35
cpu_0_data_master_address_to_slave[12] => Equal0.IN8
cpu_0_data_master_address_to_slave[13] => Equal0.IN34
cpu_0_data_master_address_to_slave[14] => Equal0.IN7
cpu_0_data_master_address_to_slave[15] => Equal0.IN6
cpu_0_data_master_address_to_slave[16] => Equal0.IN5
cpu_0_data_master_address_to_slave[17] => Equal0.IN4
cpu_0_data_master_address_to_slave[18] => Equal0.IN3
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN33
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN32
cpu_0_data_master_address_to_slave[24] => Equal0.IN31
cpu_0_data_master_byteenable[0] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_debugaccess => cpu_0_jtag_debug_module_debugaccess.DATAB
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN35
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN34
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN33
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN32
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN31
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= cpu_0_data_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= cpu_0_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master
clk => ~NO_FANOUT~
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa => cpu_0_custom_instruction_master_multi_done.DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0] => cpu_0_custom_instruction_master_multi_result[0].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1] => cpu_0_custom_instruction_master_multi_result[1].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2] => cpu_0_custom_instruction_master_multi_result[2].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3] => cpu_0_custom_instruction_master_multi_result[3].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4] => cpu_0_custom_instruction_master_multi_result[4].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5] => cpu_0_custom_instruction_master_multi_result[5].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6] => cpu_0_custom_instruction_master_multi_result[6].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7] => cpu_0_custom_instruction_master_multi_result[7].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8] => cpu_0_custom_instruction_master_multi_result[8].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9] => cpu_0_custom_instruction_master_multi_result[9].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10] => cpu_0_custom_instruction_master_multi_result[10].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11] => cpu_0_custom_instruction_master_multi_result[11].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12] => cpu_0_custom_instruction_master_multi_result[12].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13] => cpu_0_custom_instruction_master_multi_result[13].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14] => cpu_0_custom_instruction_master_multi_result[14].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15] => cpu_0_custom_instruction_master_multi_result[15].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16] => cpu_0_custom_instruction_master_multi_result[16].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17] => cpu_0_custom_instruction_master_multi_result[17].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18] => cpu_0_custom_instruction_master_multi_result[18].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19] => cpu_0_custom_instruction_master_multi_result[19].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20] => cpu_0_custom_instruction_master_multi_result[20].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21] => cpu_0_custom_instruction_master_multi_result[21].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22] => cpu_0_custom_instruction_master_multi_result[22].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23] => cpu_0_custom_instruction_master_multi_result[23].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24] => cpu_0_custom_instruction_master_multi_result[24].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25] => cpu_0_custom_instruction_master_multi_result[25].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26] => cpu_0_custom_instruction_master_multi_result[26].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27] => cpu_0_custom_instruction_master_multi_result[27].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28] => cpu_0_custom_instruction_master_multi_result[28].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29] => cpu_0_custom_instruction_master_multi_result[29].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30] => cpu_0_custom_instruction_master_multi_result[30].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31] => cpu_0_custom_instruction_master_multi_result[31].DATAIN
cpu_0_custom_instruction_master_multi_start => cpu_0_custom_instruction_master_start_cpu_0_altera_nios_custom_instr_floating_point_inst_s1.DATAIN
reset_n => cpu_0_custom_instruction_master_reset_n.DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_select <= <VCC>
cpu_0_custom_instruction_master_multi_done <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[0] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[1] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[2] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[3] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[4] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[5] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[6] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[7] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[8] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[9] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[10] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[11] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[12] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[13] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[14] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[15] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[16] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[17] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[18] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[19] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[20] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[21] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[22] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[23] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[24] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[25] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[26] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[27] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[28] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[29] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[30] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[31] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_start_cpu_0_altera_nios_custom_instr_floating_point_inst_s1 <= cpu_0_custom_instruction_master_multi_start.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master
HEX0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX0_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX1_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX2_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX3_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX4_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX5_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX6_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
HEX7_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
clk => dbs_latent_8_reg_segment_2[0].CLK
clk => dbs_latent_8_reg_segment_2[1].CLK
clk => dbs_latent_8_reg_segment_2[2].CLK
clk => dbs_latent_8_reg_segment_2[3].CLK
clk => dbs_latent_8_reg_segment_2[4].CLK
clk => dbs_latent_8_reg_segment_2[5].CLK
clk => dbs_latent_8_reg_segment_2[6].CLK
clk => dbs_latent_8_reg_segment_2[7].CLK
clk => dbs_latent_8_reg_segment_1[0].CLK
clk => dbs_latent_8_reg_segment_1[1].CLK
clk => dbs_latent_8_reg_segment_1[2].CLK
clk => dbs_latent_8_reg_segment_1[3].CLK
clk => dbs_latent_8_reg_segment_1[4].CLK
clk => dbs_latent_8_reg_segment_1[5].CLK
clk => dbs_latent_8_reg_segment_1[6].CLK
clk => dbs_latent_8_reg_segment_1[7].CLK
clk => dbs_latent_8_reg_segment_0[0].CLK
clk => dbs_latent_8_reg_segment_0[1].CLK
clk => dbs_latent_8_reg_segment_0[2].CLK
clk => dbs_latent_8_reg_segment_0[3].CLK
clk => dbs_latent_8_reg_segment_0[4].CLK
clk => dbs_latent_8_reg_segment_0[5].CLK
clk => dbs_latent_8_reg_segment_0[6].CLK
clk => dbs_latent_8_reg_segment_0[7].CLK
clk => cpu_0_data_master_dbs_rdv_counter[0].CLK
clk => cpu_0_data_master_dbs_rdv_counter[1].CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => cpu_0_data_master_dbs_address[0]~reg0.CLK
clk => cpu_0_data_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_0_data_master_latency_counter~reg0.CLK
clk => cpu_0_data_master_read_but_no_slave_selected.CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_byteenable[0] => ~NO_FANOUT~
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_byteenable_nios_system_clock_1_in[0] => WideNor0.IN0
cpu_0_data_master_byteenable_nios_system_clock_1_in[1] => WideNor0.IN1
cpu_0_data_master_byteenable_nios_system_clock_2_in => pre_dbs_count_enable.IN1
cpu_0_data_master_byteenable_nios_system_clock_2_in => r_2.IN0
cpu_0_data_master_byteenable_nios_system_clock_4_in => pre_dbs_count_enable.IN1
cpu_0_data_master_byteenable_nios_system_clock_4_in => r_3.IN0
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[0] => WideNor1.IN0
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1] => WideNor1.IN1
cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave => pre_dbs_count_enable.IN1
cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave => r_3.IN0
cpu_0_data_master_granted_HEX0_s1 => cpu_0_data_master_is_granted_some_slave.IN0
cpu_0_data_master_granted_HEX1_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_HEX2_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_HEX3_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_HEX4_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_HEX5_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_HEX6_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_HEX7_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_1.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_keys_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_lcd_0_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_leds_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_nios_system_clock_1_in => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_nios_system_clock_1_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_nios_system_clock_1_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_nios_system_clock_2_in => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_nios_system_clock_2_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_nios_system_clock_2_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_nios_system_clock_4_in => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_nios_system_clock_4_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_nios_system_clock_4_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => r_3.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sysid_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_video_character_buffer_with_dma_0_avalon_char_buffer_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_video_character_buffer_with_dma_0_avalon_char_buffer_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_qualified_request_HEX0_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX0_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX0_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX1_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX1_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX1_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX2_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX2_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX2_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX2_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX3_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX3_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX3_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX3_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX4_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX4_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX4_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX4_s1 => r_0.IN0
cpu_0_data_master_qualified_request_HEX5_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX5_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX5_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX5_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX6_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX6_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX6_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX6_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX7_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX7_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_HEX7_s1 => r_1.IN0
cpu_0_data_master_qualified_request_HEX7_s1 => r_1.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1.IN1
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_2.IN1
cpu_0_data_master_qualified_request_keys_s1 => r_2.IN0
cpu_0_data_master_qualified_request_keys_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_keys_s1 => r_2.IN0
cpu_0_data_master_qualified_request_keys_s1 => r_2.IN0
cpu_0_data_master_qualified_request_lcd_0_control_slave => r_2.IN0
cpu_0_data_master_qualified_request_lcd_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_lcd_0_control_slave => r_2.IN0
cpu_0_data_master_qualified_request_lcd_0_control_slave => r_2.IN0
cpu_0_data_master_qualified_request_leds_s1 => r_2.IN0
cpu_0_data_master_qualified_request_leds_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_leds_s1 => r_2.IN0
cpu_0_data_master_qualified_request_leds_s1 => r_2.IN0
cpu_0_data_master_qualified_request_nios_system_clock_1_in => r_2.IN1
cpu_0_data_master_qualified_request_nios_system_clock_1_in => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_nios_system_clock_1_in => r_2.IN0
cpu_0_data_master_qualified_request_nios_system_clock_1_in => r_2.IN0
cpu_0_data_master_qualified_request_nios_system_clock_2_in => r_2.IN1
cpu_0_data_master_qualified_request_nios_system_clock_2_in => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_nios_system_clock_2_in => r_3.IN0
cpu_0_data_master_qualified_request_nios_system_clock_2_in => r_2.IN0
cpu_0_data_master_qualified_request_nios_system_clock_4_in => r_3.IN1
cpu_0_data_master_qualified_request_nios_system_clock_4_in => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_nios_system_clock_4_in => r_3.IN0
cpu_0_data_master_qualified_request_nios_system_clock_4_in => r_3.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_3.IN1
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_3.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_3.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_3.IN1
cpu_0_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave => r_3.IN1
cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave => r_3.IN0
cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave => r_3.IN0
cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave => r_4.IN1
cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave => r_4.IN0
cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave => r_4.IN1
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_4.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => p1_cpu_0_data_master_latency_counter.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read_data_valid_HEX0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_HEX1_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_HEX2_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_HEX3_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_HEX4_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_HEX5_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_HEX6_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_HEX7_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_keys_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_lcd_0_control_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_leds_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_nios_system_clock_1_in => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_nios_system_clock_2_in => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_nios_system_clock_4_in => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => dbs_rdv_count_enable.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => Add2.IN3
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => Add2.IN4
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sysid_control_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => dbs_rdv_count_enable.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_HEX0_s1 => r_0.IN1
cpu_0_data_master_requests_HEX1_s1 => r_0.IN1
cpu_0_data_master_requests_HEX2_s1 => r_0.IN1
cpu_0_data_master_requests_HEX3_s1 => r_0.IN1
cpu_0_data_master_requests_HEX4_s1 => r_0.IN1
cpu_0_data_master_requests_HEX5_s1 => r_1.IN1
cpu_0_data_master_requests_HEX6_s1 => r_1.IN1
cpu_0_data_master_requests_HEX7_s1 => r_1.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_1.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_1.IN1
cpu_0_data_master_requests_keys_s1 => r_2.IN1
cpu_0_data_master_requests_lcd_0_control_slave => r_2.IN1
cpu_0_data_master_requests_leds_s1 => r_2.IN1
cpu_0_data_master_requests_nios_system_clock_1_in => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_nios_system_clock_1_in => cpu_0_data_master_dbs_increment[1].OUTPUTSELECT
cpu_0_data_master_requests_nios_system_clock_1_in => cpu_0_data_master_dbs_increment[0].OUTPUTSELECT
cpu_0_data_master_requests_nios_system_clock_1_in => r_2.IN1
cpu_0_data_master_requests_nios_system_clock_2_in => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_nios_system_clock_2_in => cpu_0_data_master_dbs_increment.OUTPUTSELECT
cpu_0_data_master_requests_nios_system_clock_2_in => cpu_0_data_master_dbs_increment.OUTPUTSELECT
cpu_0_data_master_requests_nios_system_clock_2_in => r_2.IN1
cpu_0_data_master_requests_nios_system_clock_4_in => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_nios_system_clock_4_in => cpu_0_data_master_dbs_increment.OUTPUTSELECT
cpu_0_data_master_requests_nios_system_clock_4_in => cpu_0_data_master_dbs_increment.OUTPUTSELECT
cpu_0_data_master_requests_nios_system_clock_4_in => r_3.IN1
cpu_0_data_master_requests_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_sram_0_avalon_sram_slave => cpu_0_data_master_dbs_increment.OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_sram_slave => cpu_0_data_master_dbs_increment.DATAA
cpu_0_data_master_requests_sram_0_avalon_sram_slave => r_3.IN1
cpu_0_data_master_requests_sysid_control_slave => r_3.IN1
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave => latency_load_value.IN0
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave => cpu_0_data_master_dbs_increment.DATAA
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave => r_3.IN1
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_control_slave => latency_load_value.IN1
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_control_slave => r_3.IN1
cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave => latency_load_value.IN1
cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave => r_4.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_HEX0_s1_end_xfer => r_0.IN1
d1_HEX1_s1_end_xfer => r_0.IN1
d1_HEX2_s1_end_xfer => r_0.IN1
d1_HEX3_s1_end_xfer => r_0.IN1
d1_HEX4_s1_end_xfer => r_0.IN1
d1_HEX5_s1_end_xfer => r_1.IN1
d1_HEX6_s1_end_xfer => r_1.IN1
d1_HEX7_s1_end_xfer => r_1.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_1.IN1
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_keys_s1_end_xfer => r_2.IN1
d1_lcd_0_control_slave_end_xfer => r_2.IN0
d1_leds_s1_end_xfer => r_2.IN1
d1_nios_system_clock_1_in_end_xfer => ~NO_FANOUT~
d1_nios_system_clock_2_in_end_xfer => ~NO_FANOUT~
d1_nios_system_clock_4_in_end_xfer => ~NO_FANOUT~
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
d1_sysid_control_slave_end_xfer => r_3.IN1
d1_video_character_buffer_with_dma_0_avalon_char_buffer_slave_end_xfer => ~NO_FANOUT~
d1_video_character_buffer_with_dma_0_avalon_char_control_slave_end_xfer => ~NO_FANOUT~
d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer => ~NO_FANOUT~
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_2.IN1
keys_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
keys_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_wait_counter_eq_0 => r_2.IN1
leds_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
nios_system_clock_1_in_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
nios_system_clock_1_in_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
nios_system_clock_1_in_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
nios_system_clock_1_in_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
nios_system_clock_1_in_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
nios_system_clock_1_in_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
nios_system_clock_1_in_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
nios_system_clock_1_in_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
nios_system_clock_1_in_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
nios_system_clock_1_in_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
nios_system_clock_1_in_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
nios_system_clock_1_in_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
nios_system_clock_1_in_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
nios_system_clock_1_in_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
nios_system_clock_1_in_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
nios_system_clock_1_in_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
nios_system_clock_1_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_1_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_1_in_waitrequest_from_sa => r_2.IN1
nios_system_clock_2_in_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[0] => p1_dbs_8_reg_segment_0[0].DATAB
nios_system_clock_2_in_readdata_from_sa[0] => p1_dbs_8_reg_segment_1[0].DATAB
nios_system_clock_2_in_readdata_from_sa[0] => p1_dbs_8_reg_segment_2[0].DATAB
nios_system_clock_2_in_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[1] => p1_dbs_8_reg_segment_0[1].DATAB
nios_system_clock_2_in_readdata_from_sa[1] => p1_dbs_8_reg_segment_1[1].DATAB
nios_system_clock_2_in_readdata_from_sa[1] => p1_dbs_8_reg_segment_2[1].DATAB
nios_system_clock_2_in_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[2] => p1_dbs_8_reg_segment_0[2].DATAB
nios_system_clock_2_in_readdata_from_sa[2] => p1_dbs_8_reg_segment_1[2].DATAB
nios_system_clock_2_in_readdata_from_sa[2] => p1_dbs_8_reg_segment_2[2].DATAB
nios_system_clock_2_in_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[3] => p1_dbs_8_reg_segment_0[3].DATAB
nios_system_clock_2_in_readdata_from_sa[3] => p1_dbs_8_reg_segment_1[3].DATAB
nios_system_clock_2_in_readdata_from_sa[3] => p1_dbs_8_reg_segment_2[3].DATAB
nios_system_clock_2_in_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[4] => p1_dbs_8_reg_segment_0[4].DATAB
nios_system_clock_2_in_readdata_from_sa[4] => p1_dbs_8_reg_segment_1[4].DATAB
nios_system_clock_2_in_readdata_from_sa[4] => p1_dbs_8_reg_segment_2[4].DATAB
nios_system_clock_2_in_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[5] => p1_dbs_8_reg_segment_0[5].DATAB
nios_system_clock_2_in_readdata_from_sa[5] => p1_dbs_8_reg_segment_1[5].DATAB
nios_system_clock_2_in_readdata_from_sa[5] => p1_dbs_8_reg_segment_2[5].DATAB
nios_system_clock_2_in_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[6] => p1_dbs_8_reg_segment_0[6].DATAB
nios_system_clock_2_in_readdata_from_sa[6] => p1_dbs_8_reg_segment_1[6].DATAB
nios_system_clock_2_in_readdata_from_sa[6] => p1_dbs_8_reg_segment_2[6].DATAB
nios_system_clock_2_in_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
nios_system_clock_2_in_readdata_from_sa[7] => p1_dbs_8_reg_segment_0[7].DATAB
nios_system_clock_2_in_readdata_from_sa[7] => p1_dbs_8_reg_segment_1[7].DATAB
nios_system_clock_2_in_readdata_from_sa[7] => p1_dbs_8_reg_segment_2[7].DATAB
nios_system_clock_2_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_2_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_2_in_waitrequest_from_sa => r_3.IN1
nios_system_clock_4_in_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[0] => p1_dbs_8_reg_segment_0[0].DATAA
nios_system_clock_4_in_readdata_from_sa[0] => p1_dbs_8_reg_segment_1[0].DATAA
nios_system_clock_4_in_readdata_from_sa[0] => p1_dbs_8_reg_segment_2[0].DATAA
nios_system_clock_4_in_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[1] => p1_dbs_8_reg_segment_0[1].DATAA
nios_system_clock_4_in_readdata_from_sa[1] => p1_dbs_8_reg_segment_1[1].DATAA
nios_system_clock_4_in_readdata_from_sa[1] => p1_dbs_8_reg_segment_2[1].DATAA
nios_system_clock_4_in_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[2] => p1_dbs_8_reg_segment_0[2].DATAA
nios_system_clock_4_in_readdata_from_sa[2] => p1_dbs_8_reg_segment_1[2].DATAA
nios_system_clock_4_in_readdata_from_sa[2] => p1_dbs_8_reg_segment_2[2].DATAA
nios_system_clock_4_in_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[3] => p1_dbs_8_reg_segment_0[3].DATAA
nios_system_clock_4_in_readdata_from_sa[3] => p1_dbs_8_reg_segment_1[3].DATAA
nios_system_clock_4_in_readdata_from_sa[3] => p1_dbs_8_reg_segment_2[3].DATAA
nios_system_clock_4_in_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[4] => p1_dbs_8_reg_segment_0[4].DATAA
nios_system_clock_4_in_readdata_from_sa[4] => p1_dbs_8_reg_segment_1[4].DATAA
nios_system_clock_4_in_readdata_from_sa[4] => p1_dbs_8_reg_segment_2[4].DATAA
nios_system_clock_4_in_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[5] => p1_dbs_8_reg_segment_0[5].DATAA
nios_system_clock_4_in_readdata_from_sa[5] => p1_dbs_8_reg_segment_1[5].DATAA
nios_system_clock_4_in_readdata_from_sa[5] => p1_dbs_8_reg_segment_2[5].DATAA
nios_system_clock_4_in_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[6] => p1_dbs_8_reg_segment_0[6].DATAA
nios_system_clock_4_in_readdata_from_sa[6] => p1_dbs_8_reg_segment_1[6].DATAA
nios_system_clock_4_in_readdata_from_sa[6] => p1_dbs_8_reg_segment_2[6].DATAA
nios_system_clock_4_in_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
nios_system_clock_4_in_readdata_from_sa[7] => p1_dbs_8_reg_segment_0[7].DATAA
nios_system_clock_4_in_readdata_from_sa[7] => p1_dbs_8_reg_segment_1[7].DATAA
nios_system_clock_4_in_readdata_from_sa[7] => p1_dbs_8_reg_segment_2[7].DATAA
nios_system_clock_4_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_4_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_4_in_waitrequest_from_sa => r_3.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_0_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_data_master_latency_counter~reg0.ACLR
reset_n => cpu_0_data_master_read_but_no_slave_selected.ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[0].ACLR
reset_n => dbs_latent_8_reg_segment_0[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[2].ACLR
reset_n => dbs_latent_8_reg_segment_0[3].ACLR
reset_n => dbs_latent_8_reg_segment_0[4].ACLR
reset_n => dbs_latent_8_reg_segment_0[5].ACLR
reset_n => dbs_latent_8_reg_segment_0[6].ACLR
reset_n => dbs_latent_8_reg_segment_0[7].ACLR
reset_n => dbs_latent_8_reg_segment_2[0].ACLR
reset_n => dbs_latent_8_reg_segment_2[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[2].ACLR
reset_n => dbs_latent_8_reg_segment_2[3].ACLR
reset_n => dbs_latent_8_reg_segment_2[4].ACLR
reset_n => dbs_latent_8_reg_segment_2[5].ACLR
reset_n => dbs_latent_8_reg_segment_2[6].ACLR
reset_n => dbs_latent_8_reg_segment_2[7].ACLR
reset_n => dbs_latent_8_reg_segment_1[0].ACLR
reset_n => dbs_latent_8_reg_segment_1[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[2].ACLR
reset_n => dbs_latent_8_reg_segment_1[3].ACLR
reset_n => dbs_latent_8_reg_segment_1[4].ACLR
reset_n => dbs_latent_8_reg_segment_1[5].ACLR
reset_n => dbs_latent_8_reg_segment_1[6].ACLR
reset_n => dbs_latent_8_reg_segment_1[7].ACLR
sram_0_avalon_sram_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
sysid_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[0] => dbs_latent_8_reg_segment_2[0].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[0] => dbs_latent_8_reg_segment_0[0].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[0] => dbs_latent_8_reg_segment_1[0].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[1] => dbs_latent_8_reg_segment_0[1].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[1] => dbs_latent_8_reg_segment_1[1].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[1] => dbs_latent_8_reg_segment_2[1].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[2] => dbs_latent_8_reg_segment_0[2].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[2] => dbs_latent_8_reg_segment_1[2].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[2] => dbs_latent_8_reg_segment_2[2].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[3] => dbs_latent_8_reg_segment_0[3].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[3] => dbs_latent_8_reg_segment_1[3].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[3] => dbs_latent_8_reg_segment_2[3].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[4] => dbs_latent_8_reg_segment_0[4].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[4] => dbs_latent_8_reg_segment_1[4].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[4] => dbs_latent_8_reg_segment_2[4].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[5] => dbs_latent_8_reg_segment_0[5].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[5] => dbs_latent_8_reg_segment_1[5].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[5] => dbs_latent_8_reg_segment_2[5].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[6] => dbs_latent_8_reg_segment_0[6].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[6] => dbs_latent_8_reg_segment_1[6].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[6] => dbs_latent_8_reg_segment_2[6].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[7] => dbs_latent_8_reg_segment_0[7].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[7] => dbs_latent_8_reg_segment_1[7].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[7] => dbs_latent_8_reg_segment_2[7].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest_from_sa => pre_dbs_count_enable.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest_from_sa => pre_dbs_count_enable.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest_from_sa => r_3.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[24] <= cpu_0_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= cpu_0_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= cpu_0_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[0] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[1] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[2] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[3] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[4] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[5] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[6] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[7] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[8] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[9] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[10] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[11] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[12] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[13] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[14] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[15] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[0] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[1] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[2] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[3] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[4] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[5] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[6] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[7] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= <GND>
cpu_0_data_master_irq[2] <= <GND>
cpu_0_data_master_irq[3] <= <GND>
cpu_0_data_master_irq[4] <= <GND>
cpu_0_data_master_irq[5] <= <GND>
cpu_0_data_master_irq[6] <= <GND>
cpu_0_data_master_irq[7] <= <GND>
cpu_0_data_master_irq[8] <= <GND>
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_latency_counter <= cpu_0_data_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdatavalid <= cpu_0_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => cpu_0_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_0_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_0_instruction_master_latency_counter~reg0.CLK
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_1.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_nios_system_clock_0_in => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_nios_system_clock_0_in => pre_dbs_count_enable.IN0
cpu_0_instruction_master_granted_nios_system_clock_3_in => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_nios_system_clock_3_in => pre_dbs_count_enable.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_1.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_1.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_1.IN1
cpu_0_instruction_master_qualified_request_nios_system_clock_0_in => r_2.IN0
cpu_0_instruction_master_qualified_request_nios_system_clock_0_in => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_nios_system_clock_0_in => r_2.IN0
cpu_0_instruction_master_qualified_request_nios_system_clock_3_in => r_3.IN0
cpu_0_instruction_master_qualified_request_nios_system_clock_3_in => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_nios_system_clock_3_in => r_3.IN0
cpu_0_instruction_master_read => r_1.IN0
cpu_0_instruction_master_read => r_2.IN1
cpu_0_instruction_master_read => r_3.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => r_3.IN1
cpu_0_instruction_master_read => r_2.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_nios_system_clock_0_in => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_nios_system_clock_3_in => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_1.IN1
cpu_0_instruction_master_requests_nios_system_clock_0_in => cpu_0_instruction_master_dbs_increment[0].OUTPUTSELECT
cpu_0_instruction_master_requests_nios_system_clock_0_in => r_2.IN1
cpu_0_instruction_master_requests_nios_system_clock_0_in => Add1.IN3
cpu_0_instruction_master_requests_nios_system_clock_3_in => cpu_0_instruction_master_dbs_increment[0].DATAA
cpu_0_instruction_master_requests_nios_system_clock_3_in => r_3.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_1.IN1
d1_nios_system_clock_0_in_end_xfer => ~NO_FANOUT~
d1_nios_system_clock_3_in_end_xfer => ~NO_FANOUT~
nios_system_clock_0_in_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
nios_system_clock_0_in_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
nios_system_clock_0_in_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
nios_system_clock_0_in_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
nios_system_clock_0_in_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
nios_system_clock_0_in_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
nios_system_clock_0_in_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
nios_system_clock_0_in_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
nios_system_clock_0_in_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
nios_system_clock_0_in_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
nios_system_clock_0_in_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
nios_system_clock_0_in_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
nios_system_clock_0_in_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
nios_system_clock_0_in_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
nios_system_clock_0_in_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
nios_system_clock_0_in_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_0_in_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
nios_system_clock_0_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_0_in_waitrequest_from_sa => r_2.IN1
nios_system_clock_3_in_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[0] => dbs_8_reg_segment_2[0].DATAIN
nios_system_clock_3_in_readdata_from_sa[0] => dbs_8_reg_segment_0[0].DATAIN
nios_system_clock_3_in_readdata_from_sa[0] => dbs_8_reg_segment_1[0].DATAIN
nios_system_clock_3_in_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[1] => dbs_8_reg_segment_0[1].DATAIN
nios_system_clock_3_in_readdata_from_sa[1] => dbs_8_reg_segment_1[1].DATAIN
nios_system_clock_3_in_readdata_from_sa[1] => dbs_8_reg_segment_2[1].DATAIN
nios_system_clock_3_in_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[2] => dbs_8_reg_segment_0[2].DATAIN
nios_system_clock_3_in_readdata_from_sa[2] => dbs_8_reg_segment_1[2].DATAIN
nios_system_clock_3_in_readdata_from_sa[2] => dbs_8_reg_segment_2[2].DATAIN
nios_system_clock_3_in_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[3] => dbs_8_reg_segment_0[3].DATAIN
nios_system_clock_3_in_readdata_from_sa[3] => dbs_8_reg_segment_1[3].DATAIN
nios_system_clock_3_in_readdata_from_sa[3] => dbs_8_reg_segment_2[3].DATAIN
nios_system_clock_3_in_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[4] => dbs_8_reg_segment_0[4].DATAIN
nios_system_clock_3_in_readdata_from_sa[4] => dbs_8_reg_segment_1[4].DATAIN
nios_system_clock_3_in_readdata_from_sa[4] => dbs_8_reg_segment_2[4].DATAIN
nios_system_clock_3_in_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[5] => dbs_8_reg_segment_0[5].DATAIN
nios_system_clock_3_in_readdata_from_sa[5] => dbs_8_reg_segment_1[5].DATAIN
nios_system_clock_3_in_readdata_from_sa[5] => dbs_8_reg_segment_2[5].DATAIN
nios_system_clock_3_in_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[6] => dbs_8_reg_segment_0[6].DATAIN
nios_system_clock_3_in_readdata_from_sa[6] => dbs_8_reg_segment_1[6].DATAIN
nios_system_clock_3_in_readdata_from_sa[6] => dbs_8_reg_segment_2[6].DATAIN
nios_system_clock_3_in_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
nios_system_clock_3_in_readdata_from_sa[7] => dbs_8_reg_segment_0[7].DATAIN
nios_system_clock_3_in_readdata_from_sa[7] => dbs_8_reg_segment_1[7].DATAIN
nios_system_clock_3_in_readdata_from_sa[7] => dbs_8_reg_segment_2[7].DATAIN
nios_system_clock_3_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
nios_system_clock_3_in_waitrequest_from_sa => r_3.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_0_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_instruction_master_latency_counter~reg0.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[24] <= cpu_0_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[0] <= cpu_0_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[1] <= cpu_0_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter <= cpu_0_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0
A_ci_multi_done => A_ci_multi_stall.DATAB
A_ci_multi_result[0] => A_slow_inst_result_nxt[0].DATAB
A_ci_multi_result[1] => A_slow_inst_result_nxt[1].DATAB
A_ci_multi_result[2] => A_slow_inst_result_nxt[2].DATAB
A_ci_multi_result[3] => A_slow_inst_result_nxt[3].DATAB
A_ci_multi_result[4] => A_slow_inst_result_nxt[4].DATAB
A_ci_multi_result[5] => A_slow_inst_result_nxt[5].DATAB
A_ci_multi_result[6] => A_slow_inst_result_nxt[6].DATAB
A_ci_multi_result[7] => A_slow_inst_result_nxt[7].DATAB
A_ci_multi_result[8] => A_slow_inst_result_nxt[8].DATAB
A_ci_multi_result[9] => A_slow_inst_result_nxt[9].DATAB
A_ci_multi_result[10] => A_slow_inst_result_nxt[10].DATAB
A_ci_multi_result[11] => A_slow_inst_result_nxt[11].DATAB
A_ci_multi_result[12] => A_slow_inst_result_nxt[12].DATAB
A_ci_multi_result[13] => A_slow_inst_result_nxt[13].DATAB
A_ci_multi_result[14] => A_slow_inst_result_nxt[14].DATAB
A_ci_multi_result[15] => A_slow_inst_result_nxt[15].DATAB
A_ci_multi_result[16] => A_slow_inst_result_nxt[16].DATAB
A_ci_multi_result[17] => A_slow_inst_result_nxt[17].DATAB
A_ci_multi_result[18] => A_slow_inst_result_nxt[18].DATAB
A_ci_multi_result[19] => A_slow_inst_result_nxt[19].DATAB
A_ci_multi_result[20] => A_slow_inst_result_nxt[20].DATAB
A_ci_multi_result[21] => A_slow_inst_result_nxt[21].DATAB
A_ci_multi_result[22] => A_slow_inst_result_nxt[22].DATAB
A_ci_multi_result[23] => A_slow_inst_result_nxt[23].DATAB
A_ci_multi_result[24] => A_slow_inst_result_nxt[24].DATAB
A_ci_multi_result[25] => A_slow_inst_result_nxt[25].DATAB
A_ci_multi_result[26] => A_slow_inst_result_nxt[26].DATAB
A_ci_multi_result[27] => A_slow_inst_result_nxt[27].DATAB
A_ci_multi_result[28] => A_slow_inst_result_nxt[28].DATAB
A_ci_multi_result[29] => A_slow_inst_result_nxt[29].DATAB
A_ci_multi_result[30] => A_slow_inst_result_nxt[30].DATAB
A_ci_multi_result[31] => A_slow_inst_result_nxt[31].DATAB
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
A_ci_multi_a[0] <= A_iw_a[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[1] <= A_iw_a[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[2] <= A_iw_a[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[3] <= A_iw_a[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[4] <= A_iw_a[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[0] <= A_iw_b[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[1] <= A_iw_b[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[2] <= A_iw_b[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[3] <= A_iw_b[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[4] <= A_iw_b[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[0] <= A_iw_c[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[1] <= A_iw_c[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[2] <= A_iw_c[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[3] <= A_iw_c[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[4] <= A_iw_c[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_clk_en <= A_ci_multi_stall.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_clock <= clk.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[0] <= A_ci_multi_src1[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[1] <= A_ci_multi_src1[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[2] <= A_ci_multi_src1[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[3] <= A_ci_multi_src1[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[4] <= A_ci_multi_src1[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[5] <= A_ci_multi_src1[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[6] <= A_ci_multi_src1[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[7] <= A_ci_multi_src1[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[8] <= A_ci_multi_src1[8].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[9] <= A_ci_multi_src1[9].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[10] <= A_ci_multi_src1[10].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[11] <= A_ci_multi_src1[11].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[12] <= A_ci_multi_src1[12].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[13] <= A_ci_multi_src1[13].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[14] <= A_ci_multi_src1[14].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[15] <= A_ci_multi_src1[15].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[16] <= A_ci_multi_src1[16].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[17] <= A_ci_multi_src1[17].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[18] <= A_ci_multi_src1[18].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[19] <= A_ci_multi_src1[19].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[20] <= A_ci_multi_src1[20].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[21] <= A_ci_multi_src1[21].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[22] <= A_ci_multi_src1[22].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[23] <= A_ci_multi_src1[23].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[24] <= A_ci_multi_src1[24].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[25] <= A_ci_multi_src1[25].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[26] <= A_ci_multi_src1[26].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[27] <= A_ci_multi_src1[27].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[28] <= A_ci_multi_src1[28].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[29] <= A_ci_multi_src1[29].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[30] <= A_ci_multi_src1[30].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[31] <= A_ci_multi_src1[31].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[0] <= A_ci_multi_src2[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[1] <= A_ci_multi_src2[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[2] <= A_ci_multi_src2[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[3] <= A_ci_multi_src2[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[4] <= A_ci_multi_src2[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[5] <= A_ci_multi_src2[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[6] <= A_ci_multi_src2[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[7] <= A_ci_multi_src2[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[8] <= A_ci_multi_src2[8].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[9] <= A_ci_multi_src2[9].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[10] <= A_ci_multi_src2[10].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[11] <= A_ci_multi_src2[11].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[12] <= A_ci_multi_src2[12].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[13] <= A_ci_multi_src2[13].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[14] <= A_ci_multi_src2[14].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[15] <= A_ci_multi_src2[15].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[16] <= A_ci_multi_src2[16].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[17] <= A_ci_multi_src2[17].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[18] <= A_ci_multi_src2[18].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[19] <= A_ci_multi_src2[19].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[20] <= A_ci_multi_src2[20].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[21] <= A_ci_multi_src2[21].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[22] <= A_ci_multi_src2[22].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[23] <= A_ci_multi_src2[23].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[24] <= A_ci_multi_src2[24].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[25] <= A_ci_multi_src2[25].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[26] <= A_ci_multi_src2[26].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[27] <= A_ci_multi_src2[27].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[28] <= A_ci_multi_src2[28].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[29] <= A_ci_multi_src2[29].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[30] <= A_ci_multi_src2[30].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[31] <= A_ci_multi_src2[31].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_estatus <= <GND>
A_ci_multi_ipending[0] <= <GND>
A_ci_multi_ipending[1] <= <GND>
A_ci_multi_ipending[2] <= <GND>
A_ci_multi_ipending[3] <= <GND>
A_ci_multi_ipending[4] <= <GND>
A_ci_multi_ipending[5] <= <GND>
A_ci_multi_ipending[6] <= <GND>
A_ci_multi_ipending[7] <= <GND>
A_ci_multi_ipending[8] <= <GND>
A_ci_multi_ipending[9] <= <GND>
A_ci_multi_ipending[10] <= <GND>
A_ci_multi_ipending[11] <= <GND>
A_ci_multi_ipending[12] <= <GND>
A_ci_multi_ipending[13] <= <GND>
A_ci_multi_ipending[14] <= <GND>
A_ci_multi_ipending[15] <= <GND>
A_ci_multi_ipending[16] <= <GND>
A_ci_multi_ipending[17] <= <GND>
A_ci_multi_ipending[18] <= <GND>
A_ci_multi_ipending[19] <= <GND>
A_ci_multi_ipending[20] <= <GND>
A_ci_multi_ipending[21] <= <GND>
A_ci_multi_ipending[22] <= <GND>
A_ci_multi_ipending[23] <= <GND>
A_ci_multi_ipending[24] <= <GND>
A_ci_multi_ipending[25] <= <GND>
A_ci_multi_ipending[26] <= <GND>
A_ci_multi_ipending[27] <= <GND>
A_ci_multi_ipending[28] <= <GND>
A_ci_multi_ipending[29] <= <GND>
A_ci_multi_ipending[30] <= <GND>
A_ci_multi_ipending[31] <= <GND>
A_ci_multi_n[0] <= A_iw_custom_n[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[1] <= A_iw_custom_n[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[2] <= A_iw_custom_n[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[3] <= A_iw_custom_n[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[4] <= A_iw_custom_n[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[5] <= A_iw_custom_n[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[6] <= A_iw_custom_n[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[7] <= A_iw_custom_n[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_readra <= A_iw_custom_readra.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_readrb <= A_iw_custom_readrb.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_start <= A_ci_multi_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_status <= <GND>
A_ci_multi_writerc <= A_iw_custom_writerc.DB_MAX_OUTPUT_PORT_TYPE
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_vinst[56] => ~NO_FANOUT~
W_vinst[57] => ~NO_FANOUT~
W_vinst[58] => ~NO_FANOUT~
W_vinst[59] => ~NO_FANOUT~
W_vinst[60] => ~NO_FANOUT~
W_vinst[61] => ~NO_FANOUT~
W_vinst[62] => ~NO_FANOUT~
W_vinst[63] => ~NO_FANOUT~
W_vinst[64] => ~NO_FANOUT~
W_vinst[65] => ~NO_FANOUT~
W_vinst[66] => ~NO_FANOUT~
W_vinst[67] => ~NO_FANOUT~
W_vinst[68] => ~NO_FANOUT~
W_vinst[69] => ~NO_FANOUT~
W_vinst[70] => ~NO_FANOUT~
W_vinst[71] => ~NO_FANOUT~
W_vinst[72] => ~NO_FANOUT~
W_vinst[73] => ~NO_FANOUT~
W_vinst[74] => ~NO_FANOUT~
W_vinst[75] => ~NO_FANOUT~
W_vinst[76] => ~NO_FANOUT~
W_vinst[77] => ~NO_FANOUT~
W_vinst[78] => ~NO_FANOUT~
W_vinst[79] => ~NO_FANOUT~
W_vinst[80] => ~NO_FANOUT~
W_vinst[81] => ~NO_FANOUT~
W_vinst[82] => ~NO_FANOUT~
W_vinst[83] => ~NO_FANOUT~
W_vinst[84] => ~NO_FANOUT~
W_vinst[85] => ~NO_FANOUT~
W_vinst[86] => ~NO_FANOUT~
W_vinst[87] => ~NO_FANOUT~
W_vinst[88] => ~NO_FANOUT~
W_vinst[89] => ~NO_FANOUT~
W_vinst[90] => ~NO_FANOUT~
W_vinst[91] => ~NO_FANOUT~
W_vinst[92] => ~NO_FANOUT~
W_vinst[93] => ~NO_FANOUT~
W_vinst[94] => ~NO_FANOUT~
W_vinst[95] => ~NO_FANOUT~
W_vinst[96] => ~NO_FANOUT~
W_vinst[97] => ~NO_FANOUT~
W_vinst[98] => ~NO_FANOUT~
W_vinst[99] => ~NO_FANOUT~
W_vinst[100] => ~NO_FANOUT~
W_vinst[101] => ~NO_FANOUT~
W_vinst[102] => ~NO_FANOUT~
W_vinst[103] => ~NO_FANOUT~
W_vinst[104] => ~NO_FANOUT~
W_vinst[105] => ~NO_FANOUT~
W_vinst[106] => ~NO_FANOUT~
W_vinst[107] => ~NO_FANOUT~
W_vinst[108] => ~NO_FANOUT~
W_vinst[109] => ~NO_FANOUT~
W_vinst[110] => ~NO_FANOUT~
W_vinst[111] => ~NO_FANOUT~
W_vinst[112] => ~NO_FANOUT~
W_vinst[113] => ~NO_FANOUT~
W_vinst[114] => ~NO_FANOUT~
W_vinst[115] => ~NO_FANOUT~
W_vinst[116] => ~NO_FANOUT~
W_vinst[117] => ~NO_FANOUT~
W_vinst[118] => ~NO_FANOUT~
W_vinst[119] => ~NO_FANOUT~
W_vinst[120] => ~NO_FANOUT~
W_vinst[121] => ~NO_FANOUT~
W_vinst[122] => ~NO_FANOUT~
W_vinst[123] => ~NO_FANOUT~
W_vinst[124] => ~NO_FANOUT~
W_vinst[125] => ~NO_FANOUT~
W_vinst[126] => ~NO_FANOUT~
W_vinst[127] => ~NO_FANOUT~
W_vinst[128] => ~NO_FANOUT~
W_vinst[129] => ~NO_FANOUT~
W_vinst[130] => ~NO_FANOUT~
W_vinst[131] => ~NO_FANOUT~
W_vinst[132] => ~NO_FANOUT~
W_vinst[133] => ~NO_FANOUT~
W_vinst[134] => ~NO_FANOUT~
W_vinst[135] => ~NO_FANOUT~
W_vinst[136] => ~NO_FANOUT~
W_vinst[137] => ~NO_FANOUT~
W_vinst[138] => ~NO_FANOUT~
W_vinst[139] => ~NO_FANOUT~
W_vinst[140] => ~NO_FANOUT~
W_vinst[141] => ~NO_FANOUT~
W_vinst[142] => ~NO_FANOUT~
W_vinst[143] => ~NO_FANOUT~
W_vinst[144] => ~NO_FANOUT~
W_vinst[145] => ~NO_FANOUT~
W_vinst[146] => ~NO_FANOUT~
W_vinst[147] => ~NO_FANOUT~
W_vinst[148] => ~NO_FANOUT~
W_vinst[149] => ~NO_FANOUT~
W_vinst[150] => ~NO_FANOUT~
W_vinst[151] => ~NO_FANOUT~
W_vinst[152] => ~NO_FANOUT~
W_vinst[153] => ~NO_FANOUT~
W_vinst[154] => ~NO_FANOUT~
W_vinst[155] => ~NO_FANOUT~
W_vinst[156] => ~NO_FANOUT~
W_vinst[157] => ~NO_FANOUT~
W_vinst[158] => ~NO_FANOUT~
W_vinst[159] => ~NO_FANOUT~
W_vinst[160] => ~NO_FANOUT~
W_vinst[161] => ~NO_FANOUT~
W_vinst[162] => ~NO_FANOUT~
W_vinst[163] => ~NO_FANOUT~
W_vinst[164] => ~NO_FANOUT~
W_vinst[165] => ~NO_FANOUT~
W_vinst[166] => ~NO_FANOUT~
W_vinst[167] => ~NO_FANOUT~
W_vinst[168] => ~NO_FANOUT~
W_vinst[169] => ~NO_FANOUT~
W_vinst[170] => ~NO_FANOUT~
W_vinst[171] => ~NO_FANOUT~
W_vinst[172] => ~NO_FANOUT~
W_vinst[173] => ~NO_FANOUT~
W_vinst[174] => ~NO_FANOUT~
W_vinst[175] => ~NO_FANOUT~
W_vinst[176] => ~NO_FANOUT~
W_vinst[177] => ~NO_FANOUT~
W_vinst[178] => ~NO_FANOUT~
W_vinst[179] => ~NO_FANOUT~
W_vinst[180] => ~NO_FANOUT~
W_vinst[181] => ~NO_FANOUT~
W_vinst[182] => ~NO_FANOUT~
W_vinst[183] => ~NO_FANOUT~
W_vinst[184] => ~NO_FANOUT~
W_vinst[185] => ~NO_FANOUT~
W_vinst[186] => ~NO_FANOUT~
W_vinst[187] => ~NO_FANOUT~
W_vinst[188] => ~NO_FANOUT~
W_vinst[189] => ~NO_FANOUT~
W_vinst[190] => ~NO_FANOUT~
W_vinst[191] => ~NO_FANOUT~
W_vinst[192] => ~NO_FANOUT~
W_vinst[193] => ~NO_FANOUT~
W_vinst[194] => ~NO_FANOUT~
W_vinst[195] => ~NO_FANOUT~
W_vinst[196] => ~NO_FANOUT~
W_vinst[197] => ~NO_FANOUT~
W_vinst[198] => ~NO_FANOUT~
W_vinst[199] => ~NO_FANOUT~
W_vinst[200] => ~NO_FANOUT~
W_vinst[201] => ~NO_FANOUT~
W_vinst[202] => ~NO_FANOUT~
W_vinst[203] => ~NO_FANOUT~
W_vinst[204] => ~NO_FANOUT~
W_vinst[205] => ~NO_FANOUT~
W_vinst[206] => ~NO_FANOUT~
W_vinst[207] => ~NO_FANOUT~
W_vinst[208] => ~NO_FANOUT~
W_vinst[209] => ~NO_FANOUT~
W_vinst[210] => ~NO_FANOUT~
W_vinst[211] => ~NO_FANOUT~
W_vinst[212] => ~NO_FANOUT~
W_vinst[213] => ~NO_FANOUT~
W_vinst[214] => ~NO_FANOUT~
W_vinst[215] => ~NO_FANOUT~
W_vinst[216] => ~NO_FANOUT~
W_vinst[217] => ~NO_FANOUT~
W_vinst[218] => ~NO_FANOUT~
W_vinst[219] => ~NO_FANOUT~
W_vinst[220] => ~NO_FANOUT~
W_vinst[221] => ~NO_FANOUT~
W_vinst[222] => ~NO_FANOUT~
W_vinst[223] => ~NO_FANOUT~
W_vinst[224] => ~NO_FANOUT~
W_vinst[225] => ~NO_FANOUT~
W_vinst[226] => ~NO_FANOUT~
W_vinst[227] => ~NO_FANOUT~
W_vinst[228] => ~NO_FANOUT~
W_vinst[229] => ~NO_FANOUT~
W_vinst[230] => ~NO_FANOUT~
W_vinst[231] => ~NO_FANOUT~
W_vinst[232] => ~NO_FANOUT~
W_vinst[233] => ~NO_FANOUT~
W_vinst[234] => ~NO_FANOUT~
W_vinst[235] => ~NO_FANOUT~
W_vinst[236] => ~NO_FANOUT~
W_vinst[237] => ~NO_FANOUT~
W_vinst[238] => ~NO_FANOUT~
W_vinst[239] => ~NO_FANOUT~
W_vinst[240] => ~NO_FANOUT~
W_vinst[241] => ~NO_FANOUT~
W_vinst[242] => ~NO_FANOUT~
W_vinst[243] => ~NO_FANOUT~
W_vinst[244] => ~NO_FANOUT~
W_vinst[245] => ~NO_FANOUT~
W_vinst[246] => ~NO_FANOUT~
W_vinst[247] => ~NO_FANOUT~
W_vinst[248] => ~NO_FANOUT~
W_vinst[249] => ~NO_FANOUT~
W_vinst[250] => ~NO_FANOUT~
W_vinst[251] => ~NO_FANOUT~
W_vinst[252] => ~NO_FANOUT~
W_vinst[253] => ~NO_FANOUT~
W_vinst[254] => ~NO_FANOUT~
W_vinst[255] => ~NO_FANOUT~
W_vinst[256] => ~NO_FANOUT~
W_vinst[257] => ~NO_FANOUT~
W_vinst[258] => ~NO_FANOUT~
W_vinst[259] => ~NO_FANOUT~
W_vinst[260] => ~NO_FANOUT~
W_vinst[261] => ~NO_FANOUT~
W_vinst[262] => ~NO_FANOUT~
W_vinst[263] => ~NO_FANOUT~
W_vinst[264] => ~NO_FANOUT~
W_vinst[265] => ~NO_FANOUT~
W_vinst[266] => ~NO_FANOUT~
W_vinst[267] => ~NO_FANOUT~
W_vinst[268] => ~NO_FANOUT~
W_vinst[269] => ~NO_FANOUT~
W_vinst[270] => ~NO_FANOUT~
W_vinst[271] => ~NO_FANOUT~
W_vinst[272] => ~NO_FANOUT~
W_vinst[273] => ~NO_FANOUT~
W_vinst[274] => ~NO_FANOUT~
W_vinst[275] => ~NO_FANOUT~
W_vinst[276] => ~NO_FANOUT~
W_vinst[277] => ~NO_FANOUT~
W_vinst[278] => ~NO_FANOUT~
W_vinst[279] => ~NO_FANOUT~
W_vinst[280] => ~NO_FANOUT~
W_vinst[281] => ~NO_FANOUT~
W_vinst[282] => ~NO_FANOUT~
W_vinst[283] => ~NO_FANOUT~
W_vinst[284] => ~NO_FANOUT~
W_vinst[285] => ~NO_FANOUT~
W_vinst[286] => ~NO_FANOUT~
W_vinst[287] => ~NO_FANOUT~
W_vinst[288] => ~NO_FANOUT~
W_vinst[289] => ~NO_FANOUT~
W_vinst[290] => ~NO_FANOUT~
W_vinst[291] => ~NO_FANOUT~
W_vinst[292] => ~NO_FANOUT~
W_vinst[293] => ~NO_FANOUT~
W_vinst[294] => ~NO_FANOUT~
W_vinst[295] => ~NO_FANOUT~
W_vinst[296] => ~NO_FANOUT~
W_vinst[297] => ~NO_FANOUT~
W_vinst[298] => ~NO_FANOUT~
W_vinst[299] => ~NO_FANOUT~
W_vinst[300] => ~NO_FANOUT~
W_vinst[301] => ~NO_FANOUT~
W_vinst[302] => ~NO_FANOUT~
W_vinst[303] => ~NO_FANOUT~
W_vinst[304] => ~NO_FANOUT~
W_vinst[305] => ~NO_FANOUT~
W_vinst[306] => ~NO_FANOUT~
W_vinst[307] => ~NO_FANOUT~
W_vinst[308] => ~NO_FANOUT~
W_vinst[309] => ~NO_FANOUT~
W_vinst[310] => ~NO_FANOUT~
W_vinst[311] => ~NO_FANOUT~
W_vinst[312] => ~NO_FANOUT~
W_vinst[313] => ~NO_FANOUT~
W_vinst[314] => ~NO_FANOUT~
W_vinst[315] => ~NO_FANOUT~
W_vinst[316] => ~NO_FANOUT~
W_vinst[317] => ~NO_FANOUT~
W_vinst[318] => ~NO_FANOUT~
W_vinst[319] => ~NO_FANOUT~
W_vinst[320] => ~NO_FANOUT~
W_vinst[321] => ~NO_FANOUT~
W_vinst[322] => ~NO_FANOUT~
W_vinst[323] => ~NO_FANOUT~
W_vinst[324] => ~NO_FANOUT~
W_vinst[325] => ~NO_FANOUT~
W_vinst[326] => ~NO_FANOUT~
W_vinst[327] => ~NO_FANOUT~
W_vinst[328] => ~NO_FANOUT~
W_vinst[329] => ~NO_FANOUT~
W_vinst[330] => ~NO_FANOUT~
W_vinst[331] => ~NO_FANOUT~
W_vinst[332] => ~NO_FANOUT~
W_vinst[333] => ~NO_FANOUT~
W_vinst[334] => ~NO_FANOUT~
W_vinst[335] => ~NO_FANOUT~
W_vinst[336] => ~NO_FANOUT~
W_vinst[337] => ~NO_FANOUT~
W_vinst[338] => ~NO_FANOUT~
W_vinst[339] => ~NO_FANOUT~
W_vinst[340] => ~NO_FANOUT~
W_vinst[341] => ~NO_FANOUT~
W_vinst[342] => ~NO_FANOUT~
W_vinst[343] => ~NO_FANOUT~
W_vinst[344] => ~NO_FANOUT~
W_vinst[345] => ~NO_FANOUT~
W_vinst[346] => ~NO_FANOUT~
W_vinst[347] => ~NO_FANOUT~
W_vinst[348] => ~NO_FANOUT~
W_vinst[349] => ~NO_FANOUT~
W_vinst[350] => ~NO_FANOUT~
W_vinst[351] => ~NO_FANOUT~
W_vinst[352] => ~NO_FANOUT~
W_vinst[353] => ~NO_FANOUT~
W_vinst[354] => ~NO_FANOUT~
W_vinst[355] => ~NO_FANOUT~
W_vinst[356] => ~NO_FANOUT~
W_vinst[357] => ~NO_FANOUT~
W_vinst[358] => ~NO_FANOUT~
W_vinst[359] => ~NO_FANOUT~
W_vinst[360] => ~NO_FANOUT~
W_vinst[361] => ~NO_FANOUT~
W_vinst[362] => ~NO_FANOUT~
W_vinst[363] => ~NO_FANOUT~
W_vinst[364] => ~NO_FANOUT~
W_vinst[365] => ~NO_FANOUT~
W_vinst[366] => ~NO_FANOUT~
W_vinst[367] => ~NO_FANOUT~
W_vinst[368] => ~NO_FANOUT~
W_vinst[369] => ~NO_FANOUT~
W_vinst[370] => ~NO_FANOUT~
W_vinst[371] => ~NO_FANOUT~
W_vinst[372] => ~NO_FANOUT~
W_vinst[373] => ~NO_FANOUT~
W_vinst[374] => ~NO_FANOUT~
W_vinst[375] => ~NO_FANOUT~
W_vinst[376] => ~NO_FANOUT~
W_vinst[377] => ~NO_FANOUT~
W_vinst[378] => ~NO_FANOUT~
W_vinst[379] => ~NO_FANOUT~
W_vinst[380] => ~NO_FANOUT~
W_vinst[381] => ~NO_FANOUT~
W_vinst[382] => ~NO_FANOUT~
W_vinst[383] => ~NO_FANOUT~
W_vinst[384] => ~NO_FANOUT~
W_vinst[385] => ~NO_FANOUT~
W_vinst[386] => ~NO_FANOUT~
W_vinst[387] => ~NO_FANOUT~
W_vinst[388] => ~NO_FANOUT~
W_vinst[389] => ~NO_FANOUT~
W_vinst[390] => ~NO_FANOUT~
W_vinst[391] => ~NO_FANOUT~
W_vinst[392] => ~NO_FANOUT~
W_vinst[393] => ~NO_FANOUT~
W_vinst[394] => ~NO_FANOUT~
W_vinst[395] => ~NO_FANOUT~
W_vinst[396] => ~NO_FANOUT~
W_vinst[397] => ~NO_FANOUT~
W_vinst[398] => ~NO_FANOUT~
W_vinst[399] => ~NO_FANOUT~
W_vinst[400] => ~NO_FANOUT~
W_vinst[401] => ~NO_FANOUT~
W_vinst[402] => ~NO_FANOUT~
W_vinst[403] => ~NO_FANOUT~
W_vinst[404] => ~NO_FANOUT~
W_vinst[405] => ~NO_FANOUT~
W_vinst[406] => ~NO_FANOUT~
W_vinst[407] => ~NO_FANOUT~
W_vinst[408] => ~NO_FANOUT~
W_vinst[409] => ~NO_FANOUT~
W_vinst[410] => ~NO_FANOUT~
W_vinst[411] => ~NO_FANOUT~
W_vinst[412] => ~NO_FANOUT~
W_vinst[413] => ~NO_FANOUT~
W_vinst[414] => ~NO_FANOUT~
W_vinst[415] => ~NO_FANOUT~
W_vinst[416] => ~NO_FANOUT~
W_vinst[417] => ~NO_FANOUT~
W_vinst[418] => ~NO_FANOUT~
W_vinst[419] => ~NO_FANOUT~
W_vinst[420] => ~NO_FANOUT~
W_vinst[421] => ~NO_FANOUT~
W_vinst[422] => ~NO_FANOUT~
W_vinst[423] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_d5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_d5g1:auto_generated.rden_b
data_a[0] => altsyncram_d5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_d5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_d5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_d5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_d5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_d5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_d5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_d5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_d5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_d5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_d5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_d5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_d5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_d5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_d5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_d5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_d5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_d5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_d5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_d5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_d5g1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_d5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_d5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_d5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_d5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_d5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_d5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_d5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_d5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_d5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_d5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_d5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_d5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_d5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_d5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_d5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_d5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_d5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_d5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_d5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_d5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_d5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_d5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_d5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_d5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_d5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_d5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_d5g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_d5g1:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_8pf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8pf1:auto_generated.rden_b
data_a[0] => altsyncram_8pf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8pf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_8pf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8pf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8pf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8pf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8pf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8pf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8pf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8pf1:auto_generated.address_a[7]
address_b[0] => altsyncram_8pf1:auto_generated.address_b[0]
address_b[1] => altsyncram_8pf1:auto_generated.address_b[1]
address_b[2] => altsyncram_8pf1:auto_generated.address_b[2]
address_b[3] => altsyncram_8pf1:auto_generated.address_b[3]
address_b[4] => altsyncram_8pf1:auto_generated.address_b[4]
address_b[5] => altsyncram_8pf1:auto_generated.address_b[5]
address_b[6] => altsyncram_8pf1:auto_generated.address_b[6]
address_b[7] => altsyncram_8pf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8pf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_8pf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8pf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_87f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87f1:auto_generated.data_a[0]
data_a[1] => altsyncram_87f1:auto_generated.data_a[1]
data_a[2] => altsyncram_87f1:auto_generated.data_a[2]
data_a[3] => altsyncram_87f1:auto_generated.data_a[3]
data_a[4] => altsyncram_87f1:auto_generated.data_a[4]
data_a[5] => altsyncram_87f1:auto_generated.data_a[5]
data_a[6] => altsyncram_87f1:auto_generated.data_a[6]
data_a[7] => altsyncram_87f1:auto_generated.data_a[7]
data_a[8] => altsyncram_87f1:auto_generated.data_a[8]
data_a[9] => altsyncram_87f1:auto_generated.data_a[9]
data_a[10] => altsyncram_87f1:auto_generated.data_a[10]
data_a[11] => altsyncram_87f1:auto_generated.data_a[11]
data_a[12] => altsyncram_87f1:auto_generated.data_a[12]
data_a[13] => altsyncram_87f1:auto_generated.data_a[13]
data_a[14] => altsyncram_87f1:auto_generated.data_a[14]
data_a[15] => altsyncram_87f1:auto_generated.data_a[15]
data_a[16] => altsyncram_87f1:auto_generated.data_a[16]
data_a[17] => altsyncram_87f1:auto_generated.data_a[17]
data_a[18] => altsyncram_87f1:auto_generated.data_a[18]
data_a[19] => altsyncram_87f1:auto_generated.data_a[19]
data_a[20] => altsyncram_87f1:auto_generated.data_a[20]
data_a[21] => altsyncram_87f1:auto_generated.data_a[21]
data_a[22] => altsyncram_87f1:auto_generated.data_a[22]
data_a[23] => altsyncram_87f1:auto_generated.data_a[23]
data_a[24] => altsyncram_87f1:auto_generated.data_a[24]
data_a[25] => altsyncram_87f1:auto_generated.data_a[25]
data_a[26] => altsyncram_87f1:auto_generated.data_a[26]
data_a[27] => altsyncram_87f1:auto_generated.data_a[27]
data_a[28] => altsyncram_87f1:auto_generated.data_a[28]
data_a[29] => altsyncram_87f1:auto_generated.data_a[29]
data_a[30] => altsyncram_87f1:auto_generated.data_a[30]
data_a[31] => altsyncram_87f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_87f1:auto_generated.address_a[0]
address_a[1] => altsyncram_87f1:auto_generated.address_a[1]
address_a[2] => altsyncram_87f1:auto_generated.address_a[2]
address_a[3] => altsyncram_87f1:auto_generated.address_a[3]
address_a[4] => altsyncram_87f1:auto_generated.address_a[4]
address_b[0] => altsyncram_87f1:auto_generated.address_b[0]
address_b[1] => altsyncram_87f1:auto_generated.address_b[1]
address_b[2] => altsyncram_87f1:auto_generated.address_b[2]
address_b[3] => altsyncram_87f1:auto_generated.address_b[3]
address_b[4] => altsyncram_87f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_87f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_87f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_87f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_87f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_87f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_87f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_87f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_87f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_87f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_87f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_87f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_87f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_87f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_87f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_87f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_87f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_87f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_87f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_87f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_87f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_87f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_87f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_87f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_87f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_87f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_87f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_87f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_87f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_87f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_87f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_87f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_87f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_97f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97f1:auto_generated.data_a[0]
data_a[1] => altsyncram_97f1:auto_generated.data_a[1]
data_a[2] => altsyncram_97f1:auto_generated.data_a[2]
data_a[3] => altsyncram_97f1:auto_generated.data_a[3]
data_a[4] => altsyncram_97f1:auto_generated.data_a[4]
data_a[5] => altsyncram_97f1:auto_generated.data_a[5]
data_a[6] => altsyncram_97f1:auto_generated.data_a[6]
data_a[7] => altsyncram_97f1:auto_generated.data_a[7]
data_a[8] => altsyncram_97f1:auto_generated.data_a[8]
data_a[9] => altsyncram_97f1:auto_generated.data_a[9]
data_a[10] => altsyncram_97f1:auto_generated.data_a[10]
data_a[11] => altsyncram_97f1:auto_generated.data_a[11]
data_a[12] => altsyncram_97f1:auto_generated.data_a[12]
data_a[13] => altsyncram_97f1:auto_generated.data_a[13]
data_a[14] => altsyncram_97f1:auto_generated.data_a[14]
data_a[15] => altsyncram_97f1:auto_generated.data_a[15]
data_a[16] => altsyncram_97f1:auto_generated.data_a[16]
data_a[17] => altsyncram_97f1:auto_generated.data_a[17]
data_a[18] => altsyncram_97f1:auto_generated.data_a[18]
data_a[19] => altsyncram_97f1:auto_generated.data_a[19]
data_a[20] => altsyncram_97f1:auto_generated.data_a[20]
data_a[21] => altsyncram_97f1:auto_generated.data_a[21]
data_a[22] => altsyncram_97f1:auto_generated.data_a[22]
data_a[23] => altsyncram_97f1:auto_generated.data_a[23]
data_a[24] => altsyncram_97f1:auto_generated.data_a[24]
data_a[25] => altsyncram_97f1:auto_generated.data_a[25]
data_a[26] => altsyncram_97f1:auto_generated.data_a[26]
data_a[27] => altsyncram_97f1:auto_generated.data_a[27]
data_a[28] => altsyncram_97f1:auto_generated.data_a[28]
data_a[29] => altsyncram_97f1:auto_generated.data_a[29]
data_a[30] => altsyncram_97f1:auto_generated.data_a[30]
data_a[31] => altsyncram_97f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_97f1:auto_generated.address_a[0]
address_a[1] => altsyncram_97f1:auto_generated.address_a[1]
address_a[2] => altsyncram_97f1:auto_generated.address_a[2]
address_a[3] => altsyncram_97f1:auto_generated.address_a[3]
address_a[4] => altsyncram_97f1:auto_generated.address_a[4]
address_b[0] => altsyncram_97f1:auto_generated.address_b[0]
address_b[1] => altsyncram_97f1:auto_generated.address_b[1]
address_b[2] => altsyncram_97f1:auto_generated.address_b[2]
address_b[3] => altsyncram_97f1:auto_generated.address_b[3]
address_b[4] => altsyncram_97f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_97f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_97f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_97f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_97f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_97f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_97f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_97f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_97f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_97f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_97f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_97f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_97f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_97f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_97f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_97f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_97f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_97f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_97f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_97f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_97f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_97f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_97f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_97f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_97f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_97f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_97f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_97f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_97f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_97f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_97f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_97f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_97f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_2ef1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ef1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ef1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ef1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ef1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ef1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ef1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ef1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ef1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ef1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ef1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ef1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ef1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ef1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ef1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ef1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ef1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_2ef1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ef1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ef1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ef1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ef1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ef1:auto_generated.address_a[5]
address_b[0] => altsyncram_2ef1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ef1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ef1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ef1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ef1:auto_generated.address_b[4]
address_b[5] => altsyncram_2ef1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ef1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_2ef1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ef1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ef1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ef1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ef1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ef1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ef1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ef1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2ef1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2ef1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2ef1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2ef1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2ef1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2ef1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2ef1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2ef1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_29f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_29f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_29f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_29f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_29f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_29f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_29f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_29f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_29f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_29f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_29f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_29f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_29f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_29f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_29f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_29f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_29f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_29f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_29f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_29f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_29f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_29f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_29f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_29f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_29f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_29f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_29f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_29f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_29f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_29f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_29f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_29f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_9vc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_9vc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_9vc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_9vc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_9vc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_9vc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_9vc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_9vc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_9vc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_9vc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_9vc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_9vc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_9vc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_9vc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_9vc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_9vc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_9vc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_9vc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_9vc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_9vc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_9vc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_9vc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_9vc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_9vc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_9vc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4cr2:auto_generated.result[0]
result[1] <= mult_add_4cr2:auto_generated.result[1]
result[2] <= mult_add_4cr2:auto_generated.result[2]
result[3] <= mult_add_4cr2:auto_generated.result[3]
result[4] <= mult_add_4cr2:auto_generated.result[4]
result[5] <= mult_add_4cr2:auto_generated.result[5]
result[6] <= mult_add_4cr2:auto_generated.result[6]
result[7] <= mult_add_4cr2:auto_generated.result[7]
result[8] <= mult_add_4cr2:auto_generated.result[8]
result[9] <= mult_add_4cr2:auto_generated.result[9]
result[10] <= mult_add_4cr2:auto_generated.result[10]
result[11] <= mult_add_4cr2:auto_generated.result[11]
result[12] <= mult_add_4cr2:auto_generated.result[12]
result[13] <= mult_add_4cr2:auto_generated.result[13]
result[14] <= mult_add_4cr2:auto_generated.result[14]
result[15] <= mult_add_4cr2:auto_generated.result[15]
result[16] <= mult_add_4cr2:auto_generated.result[16]
result[17] <= mult_add_4cr2:auto_generated.result[17]
result[18] <= mult_add_4cr2:auto_generated.result[18]
result[19] <= mult_add_4cr2:auto_generated.result[19]
result[20] <= mult_add_4cr2:auto_generated.result[20]
result[21] <= mult_add_4cr2:auto_generated.result[21]
result[22] <= mult_add_4cr2:auto_generated.result[22]
result[23] <= mult_add_4cr2:auto_generated.result[23]
result[24] <= mult_add_4cr2:auto_generated.result[24]
result[25] <= mult_add_4cr2:auto_generated.result[25]
result[26] <= mult_add_4cr2:auto_generated.result[26]
result[27] <= mult_add_4cr2:auto_generated.result[27]
result[28] <= mult_add_4cr2:auto_generated.result[28]
result[29] <= mult_add_4cr2:auto_generated.result[29]
result[30] <= mult_add_4cr2:auto_generated.result[30]
result[31] <= mult_add_4cr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6cr2:auto_generated.result[0]
result[1] <= mult_add_6cr2:auto_generated.result[1]
result[2] <= mult_add_6cr2:auto_generated.result[2]
result[3] <= mult_add_6cr2:auto_generated.result[3]
result[4] <= mult_add_6cr2:auto_generated.result[4]
result[5] <= mult_add_6cr2:auto_generated.result[5]
result[6] <= mult_add_6cr2:auto_generated.result[6]
result[7] <= mult_add_6cr2:auto_generated.result[7]
result[8] <= mult_add_6cr2:auto_generated.result[8]
result[9] <= mult_add_6cr2:auto_generated.result[9]
result[10] <= mult_add_6cr2:auto_generated.result[10]
result[11] <= mult_add_6cr2:auto_generated.result[11]
result[12] <= mult_add_6cr2:auto_generated.result[12]
result[13] <= mult_add_6cr2:auto_generated.result[13]
result[14] <= mult_add_6cr2:auto_generated.result[14]
result[15] <= mult_add_6cr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_c572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c572:auto_generated.data_a[0]
data_a[1] => altsyncram_c572:auto_generated.data_a[1]
data_a[2] => altsyncram_c572:auto_generated.data_a[2]
data_a[3] => altsyncram_c572:auto_generated.data_a[3]
data_a[4] => altsyncram_c572:auto_generated.data_a[4]
data_a[5] => altsyncram_c572:auto_generated.data_a[5]
data_a[6] => altsyncram_c572:auto_generated.data_a[6]
data_a[7] => altsyncram_c572:auto_generated.data_a[7]
data_a[8] => altsyncram_c572:auto_generated.data_a[8]
data_a[9] => altsyncram_c572:auto_generated.data_a[9]
data_a[10] => altsyncram_c572:auto_generated.data_a[10]
data_a[11] => altsyncram_c572:auto_generated.data_a[11]
data_a[12] => altsyncram_c572:auto_generated.data_a[12]
data_a[13] => altsyncram_c572:auto_generated.data_a[13]
data_a[14] => altsyncram_c572:auto_generated.data_a[14]
data_a[15] => altsyncram_c572:auto_generated.data_a[15]
data_a[16] => altsyncram_c572:auto_generated.data_a[16]
data_a[17] => altsyncram_c572:auto_generated.data_a[17]
data_a[18] => altsyncram_c572:auto_generated.data_a[18]
data_a[19] => altsyncram_c572:auto_generated.data_a[19]
data_a[20] => altsyncram_c572:auto_generated.data_a[20]
data_a[21] => altsyncram_c572:auto_generated.data_a[21]
data_a[22] => altsyncram_c572:auto_generated.data_a[22]
data_a[23] => altsyncram_c572:auto_generated.data_a[23]
data_a[24] => altsyncram_c572:auto_generated.data_a[24]
data_a[25] => altsyncram_c572:auto_generated.data_a[25]
data_a[26] => altsyncram_c572:auto_generated.data_a[26]
data_a[27] => altsyncram_c572:auto_generated.data_a[27]
data_a[28] => altsyncram_c572:auto_generated.data_a[28]
data_a[29] => altsyncram_c572:auto_generated.data_a[29]
data_a[30] => altsyncram_c572:auto_generated.data_a[30]
data_a[31] => altsyncram_c572:auto_generated.data_a[31]
data_b[0] => altsyncram_c572:auto_generated.data_b[0]
data_b[1] => altsyncram_c572:auto_generated.data_b[1]
data_b[2] => altsyncram_c572:auto_generated.data_b[2]
data_b[3] => altsyncram_c572:auto_generated.data_b[3]
data_b[4] => altsyncram_c572:auto_generated.data_b[4]
data_b[5] => altsyncram_c572:auto_generated.data_b[5]
data_b[6] => altsyncram_c572:auto_generated.data_b[6]
data_b[7] => altsyncram_c572:auto_generated.data_b[7]
data_b[8] => altsyncram_c572:auto_generated.data_b[8]
data_b[9] => altsyncram_c572:auto_generated.data_b[9]
data_b[10] => altsyncram_c572:auto_generated.data_b[10]
data_b[11] => altsyncram_c572:auto_generated.data_b[11]
data_b[12] => altsyncram_c572:auto_generated.data_b[12]
data_b[13] => altsyncram_c572:auto_generated.data_b[13]
data_b[14] => altsyncram_c572:auto_generated.data_b[14]
data_b[15] => altsyncram_c572:auto_generated.data_b[15]
data_b[16] => altsyncram_c572:auto_generated.data_b[16]
data_b[17] => altsyncram_c572:auto_generated.data_b[17]
data_b[18] => altsyncram_c572:auto_generated.data_b[18]
data_b[19] => altsyncram_c572:auto_generated.data_b[19]
data_b[20] => altsyncram_c572:auto_generated.data_b[20]
data_b[21] => altsyncram_c572:auto_generated.data_b[21]
data_b[22] => altsyncram_c572:auto_generated.data_b[22]
data_b[23] => altsyncram_c572:auto_generated.data_b[23]
data_b[24] => altsyncram_c572:auto_generated.data_b[24]
data_b[25] => altsyncram_c572:auto_generated.data_b[25]
data_b[26] => altsyncram_c572:auto_generated.data_b[26]
data_b[27] => altsyncram_c572:auto_generated.data_b[27]
data_b[28] => altsyncram_c572:auto_generated.data_b[28]
data_b[29] => altsyncram_c572:auto_generated.data_b[29]
data_b[30] => altsyncram_c572:auto_generated.data_b[30]
data_b[31] => altsyncram_c572:auto_generated.data_b[31]
address_a[0] => altsyncram_c572:auto_generated.address_a[0]
address_a[1] => altsyncram_c572:auto_generated.address_a[1]
address_a[2] => altsyncram_c572:auto_generated.address_a[2]
address_a[3] => altsyncram_c572:auto_generated.address_a[3]
address_a[4] => altsyncram_c572:auto_generated.address_a[4]
address_a[5] => altsyncram_c572:auto_generated.address_a[5]
address_a[6] => altsyncram_c572:auto_generated.address_a[6]
address_a[7] => altsyncram_c572:auto_generated.address_a[7]
address_b[0] => altsyncram_c572:auto_generated.address_b[0]
address_b[1] => altsyncram_c572:auto_generated.address_b[1]
address_b[2] => altsyncram_c572:auto_generated.address_b[2]
address_b[3] => altsyncram_c572:auto_generated.address_b[3]
address_b[4] => altsyncram_c572:auto_generated.address_b[4]
address_b[5] => altsyncram_c572:auto_generated.address_b[5]
address_b[6] => altsyncram_c572:auto_generated.address_b[6]
address_b[7] => altsyncram_c572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c572:auto_generated.clock0
clock1 => altsyncram_c572:auto_generated.clock1
clocken0 => altsyncram_c572:auto_generated.clocken0
clocken1 => altsyncram_c572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c572:auto_generated.q_a[0]
q_a[1] <= altsyncram_c572:auto_generated.q_a[1]
q_a[2] <= altsyncram_c572:auto_generated.q_a[2]
q_a[3] <= altsyncram_c572:auto_generated.q_a[3]
q_a[4] <= altsyncram_c572:auto_generated.q_a[4]
q_a[5] <= altsyncram_c572:auto_generated.q_a[5]
q_a[6] <= altsyncram_c572:auto_generated.q_a[6]
q_a[7] <= altsyncram_c572:auto_generated.q_a[7]
q_a[8] <= altsyncram_c572:auto_generated.q_a[8]
q_a[9] <= altsyncram_c572:auto_generated.q_a[9]
q_a[10] <= altsyncram_c572:auto_generated.q_a[10]
q_a[11] <= altsyncram_c572:auto_generated.q_a[11]
q_a[12] <= altsyncram_c572:auto_generated.q_a[12]
q_a[13] <= altsyncram_c572:auto_generated.q_a[13]
q_a[14] <= altsyncram_c572:auto_generated.q_a[14]
q_a[15] <= altsyncram_c572:auto_generated.q_a[15]
q_a[16] <= altsyncram_c572:auto_generated.q_a[16]
q_a[17] <= altsyncram_c572:auto_generated.q_a[17]
q_a[18] <= altsyncram_c572:auto_generated.q_a[18]
q_a[19] <= altsyncram_c572:auto_generated.q_a[19]
q_a[20] <= altsyncram_c572:auto_generated.q_a[20]
q_a[21] <= altsyncram_c572:auto_generated.q_a[21]
q_a[22] <= altsyncram_c572:auto_generated.q_a[22]
q_a[23] <= altsyncram_c572:auto_generated.q_a[23]
q_a[24] <= altsyncram_c572:auto_generated.q_a[24]
q_a[25] <= altsyncram_c572:auto_generated.q_a[25]
q_a[26] <= altsyncram_c572:auto_generated.q_a[26]
q_a[27] <= altsyncram_c572:auto_generated.q_a[27]
q_a[28] <= altsyncram_c572:auto_generated.q_a[28]
q_a[29] <= altsyncram_c572:auto_generated.q_a[29]
q_a[30] <= altsyncram_c572:auto_generated.q_a[30]
q_a[31] <= altsyncram_c572:auto_generated.q_a[31]
q_b[0] <= altsyncram_c572:auto_generated.q_b[0]
q_b[1] <= altsyncram_c572:auto_generated.q_b[1]
q_b[2] <= altsyncram_c572:auto_generated.q_b[2]
q_b[3] <= altsyncram_c572:auto_generated.q_b[3]
q_b[4] <= altsyncram_c572:auto_generated.q_b[4]
q_b[5] <= altsyncram_c572:auto_generated.q_b[5]
q_b[6] <= altsyncram_c572:auto_generated.q_b[6]
q_b[7] <= altsyncram_c572:auto_generated.q_b[7]
q_b[8] <= altsyncram_c572:auto_generated.q_b[8]
q_b[9] <= altsyncram_c572:auto_generated.q_b[9]
q_b[10] <= altsyncram_c572:auto_generated.q_b[10]
q_b[11] <= altsyncram_c572:auto_generated.q_b[11]
q_b[12] <= altsyncram_c572:auto_generated.q_b[12]
q_b[13] <= altsyncram_c572:auto_generated.q_b[13]
q_b[14] <= altsyncram_c572:auto_generated.q_b[14]
q_b[15] <= altsyncram_c572:auto_generated.q_b[15]
q_b[16] <= altsyncram_c572:auto_generated.q_b[16]
q_b[17] <= altsyncram_c572:auto_generated.q_b[17]
q_b[18] <= altsyncram_c572:auto_generated.q_b[18]
q_b[19] <= altsyncram_c572:auto_generated.q_b[19]
q_b[20] <= altsyncram_c572:auto_generated.q_b[20]
q_b[21] <= altsyncram_c572:auto_generated.q_b[21]
q_b[22] <= altsyncram_c572:auto_generated.q_b[22]
q_b[23] <= altsyncram_c572:auto_generated.q_b[23]
q_b[24] <= altsyncram_c572:auto_generated.q_b[24]
q_b[25] <= altsyncram_c572:auto_generated.q_b[25]
q_b[26] <= altsyncram_c572:auto_generated.q_b[26]
q_b[27] <= altsyncram_c572:auto_generated.q_b[27]
q_b[28] <= altsyncram_c572:auto_generated.q_b[28]
q_b[29] <= altsyncram_c572:auto_generated.q_b[29]
q_b[30] <= altsyncram_c572:auto_generated.q_b[30]
q_b[31] <= altsyncram_c572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.ACLR
reset_n => oci_ienable[2]~reg0.ACLR
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_0_altera_nios_custom_instr_floating_point_inst_s1
clk => ~NO_FANOUT~
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_done => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa.DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[0] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[1] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[2] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[3] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[4] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[5] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[6] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[7] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[8] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[9] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[10] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[11] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[12] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[13] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[14] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[15] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[16] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[17] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[18] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[19] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[20] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[21] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[22] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[23] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[24] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[25] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[26] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[27] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[28] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[29] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[30] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[31] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31].DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_select => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_clk_en => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_clk_en.DATAIN
cpu_0_custom_instruction_master_multi_dataa[0] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[0].DATAIN
cpu_0_custom_instruction_master_multi_dataa[1] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[1].DATAIN
cpu_0_custom_instruction_master_multi_dataa[2] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[2].DATAIN
cpu_0_custom_instruction_master_multi_dataa[3] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[3].DATAIN
cpu_0_custom_instruction_master_multi_dataa[4] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[4].DATAIN
cpu_0_custom_instruction_master_multi_dataa[5] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[5].DATAIN
cpu_0_custom_instruction_master_multi_dataa[6] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[6].DATAIN
cpu_0_custom_instruction_master_multi_dataa[7] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[7].DATAIN
cpu_0_custom_instruction_master_multi_dataa[8] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[8].DATAIN
cpu_0_custom_instruction_master_multi_dataa[9] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[9].DATAIN
cpu_0_custom_instruction_master_multi_dataa[10] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[10].DATAIN
cpu_0_custom_instruction_master_multi_dataa[11] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[11].DATAIN
cpu_0_custom_instruction_master_multi_dataa[12] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[12].DATAIN
cpu_0_custom_instruction_master_multi_dataa[13] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[13].DATAIN
cpu_0_custom_instruction_master_multi_dataa[14] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[14].DATAIN
cpu_0_custom_instruction_master_multi_dataa[15] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[15].DATAIN
cpu_0_custom_instruction_master_multi_dataa[16] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[16].DATAIN
cpu_0_custom_instruction_master_multi_dataa[17] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[17].DATAIN
cpu_0_custom_instruction_master_multi_dataa[18] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[18].DATAIN
cpu_0_custom_instruction_master_multi_dataa[19] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[19].DATAIN
cpu_0_custom_instruction_master_multi_dataa[20] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[20].DATAIN
cpu_0_custom_instruction_master_multi_dataa[21] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[21].DATAIN
cpu_0_custom_instruction_master_multi_dataa[22] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[22].DATAIN
cpu_0_custom_instruction_master_multi_dataa[23] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[23].DATAIN
cpu_0_custom_instruction_master_multi_dataa[24] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[24].DATAIN
cpu_0_custom_instruction_master_multi_dataa[25] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[25].DATAIN
cpu_0_custom_instruction_master_multi_dataa[26] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[26].DATAIN
cpu_0_custom_instruction_master_multi_dataa[27] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[27].DATAIN
cpu_0_custom_instruction_master_multi_dataa[28] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[28].DATAIN
cpu_0_custom_instruction_master_multi_dataa[29] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[29].DATAIN
cpu_0_custom_instruction_master_multi_dataa[30] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[30].DATAIN
cpu_0_custom_instruction_master_multi_dataa[31] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[31].DATAIN
cpu_0_custom_instruction_master_multi_datab[0] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[0].DATAIN
cpu_0_custom_instruction_master_multi_datab[1] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[1].DATAIN
cpu_0_custom_instruction_master_multi_datab[2] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[2].DATAIN
cpu_0_custom_instruction_master_multi_datab[3] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[3].DATAIN
cpu_0_custom_instruction_master_multi_datab[4] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[4].DATAIN
cpu_0_custom_instruction_master_multi_datab[5] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[5].DATAIN
cpu_0_custom_instruction_master_multi_datab[6] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[6].DATAIN
cpu_0_custom_instruction_master_multi_datab[7] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[7].DATAIN
cpu_0_custom_instruction_master_multi_datab[8] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[8].DATAIN
cpu_0_custom_instruction_master_multi_datab[9] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[9].DATAIN
cpu_0_custom_instruction_master_multi_datab[10] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[10].DATAIN
cpu_0_custom_instruction_master_multi_datab[11] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[11].DATAIN
cpu_0_custom_instruction_master_multi_datab[12] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[12].DATAIN
cpu_0_custom_instruction_master_multi_datab[13] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[13].DATAIN
cpu_0_custom_instruction_master_multi_datab[14] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[14].DATAIN
cpu_0_custom_instruction_master_multi_datab[15] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[15].DATAIN
cpu_0_custom_instruction_master_multi_datab[16] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[16].DATAIN
cpu_0_custom_instruction_master_multi_datab[17] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[17].DATAIN
cpu_0_custom_instruction_master_multi_datab[18] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[18].DATAIN
cpu_0_custom_instruction_master_multi_datab[19] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[19].DATAIN
cpu_0_custom_instruction_master_multi_datab[20] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[20].DATAIN
cpu_0_custom_instruction_master_multi_datab[21] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[21].DATAIN
cpu_0_custom_instruction_master_multi_datab[22] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[22].DATAIN
cpu_0_custom_instruction_master_multi_datab[23] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[23].DATAIN
cpu_0_custom_instruction_master_multi_datab[24] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[24].DATAIN
cpu_0_custom_instruction_master_multi_datab[25] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[25].DATAIN
cpu_0_custom_instruction_master_multi_datab[26] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[26].DATAIN
cpu_0_custom_instruction_master_multi_datab[27] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[27].DATAIN
cpu_0_custom_instruction_master_multi_datab[28] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[28].DATAIN
cpu_0_custom_instruction_master_multi_datab[29] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[29].DATAIN
cpu_0_custom_instruction_master_multi_datab[30] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[30].DATAIN
cpu_0_custom_instruction_master_multi_datab[31] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[31].DATAIN
cpu_0_custom_instruction_master_multi_n[0] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_n[0].DATAIN
cpu_0_custom_instruction_master_multi_n[1] => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_n[1].DATAIN
cpu_0_custom_instruction_master_multi_n[2] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[3] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[4] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[5] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[6] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[7] => ~NO_FANOUT~
cpu_0_custom_instruction_master_start_cpu_0_altera_nios_custom_instr_floating_point_inst_s1 => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_start.DATAIN
reset_n => cpu_0_altera_nios_custom_instr_floating_point_inst_s1_reset.DATAIN
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_clk_en <= cpu_0_custom_instruction_master_multi_clk_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[0] <= cpu_0_custom_instruction_master_multi_dataa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[1] <= cpu_0_custom_instruction_master_multi_dataa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[2] <= cpu_0_custom_instruction_master_multi_dataa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[3] <= cpu_0_custom_instruction_master_multi_dataa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[4] <= cpu_0_custom_instruction_master_multi_dataa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[5] <= cpu_0_custom_instruction_master_multi_dataa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[6] <= cpu_0_custom_instruction_master_multi_dataa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[7] <= cpu_0_custom_instruction_master_multi_dataa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[8] <= cpu_0_custom_instruction_master_multi_dataa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[9] <= cpu_0_custom_instruction_master_multi_dataa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[10] <= cpu_0_custom_instruction_master_multi_dataa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[11] <= cpu_0_custom_instruction_master_multi_dataa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[12] <= cpu_0_custom_instruction_master_multi_dataa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[13] <= cpu_0_custom_instruction_master_multi_dataa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[14] <= cpu_0_custom_instruction_master_multi_dataa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[15] <= cpu_0_custom_instruction_master_multi_dataa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[16] <= cpu_0_custom_instruction_master_multi_dataa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[17] <= cpu_0_custom_instruction_master_multi_dataa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[18] <= cpu_0_custom_instruction_master_multi_dataa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[19] <= cpu_0_custom_instruction_master_multi_dataa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[20] <= cpu_0_custom_instruction_master_multi_dataa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[21] <= cpu_0_custom_instruction_master_multi_dataa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[22] <= cpu_0_custom_instruction_master_multi_dataa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[23] <= cpu_0_custom_instruction_master_multi_dataa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[24] <= cpu_0_custom_instruction_master_multi_dataa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[25] <= cpu_0_custom_instruction_master_multi_dataa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[26] <= cpu_0_custom_instruction_master_multi_dataa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[27] <= cpu_0_custom_instruction_master_multi_dataa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[28] <= cpu_0_custom_instruction_master_multi_dataa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[29] <= cpu_0_custom_instruction_master_multi_dataa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[30] <= cpu_0_custom_instruction_master_multi_dataa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_dataa[31] <= cpu_0_custom_instruction_master_multi_dataa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[0] <= cpu_0_custom_instruction_master_multi_datab[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[1] <= cpu_0_custom_instruction_master_multi_datab[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[2] <= cpu_0_custom_instruction_master_multi_datab[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[3] <= cpu_0_custom_instruction_master_multi_datab[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[4] <= cpu_0_custom_instruction_master_multi_datab[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[5] <= cpu_0_custom_instruction_master_multi_datab[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[6] <= cpu_0_custom_instruction_master_multi_datab[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[7] <= cpu_0_custom_instruction_master_multi_datab[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[8] <= cpu_0_custom_instruction_master_multi_datab[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[9] <= cpu_0_custom_instruction_master_multi_datab[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[10] <= cpu_0_custom_instruction_master_multi_datab[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[11] <= cpu_0_custom_instruction_master_multi_datab[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[12] <= cpu_0_custom_instruction_master_multi_datab[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[13] <= cpu_0_custom_instruction_master_multi_datab[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[14] <= cpu_0_custom_instruction_master_multi_datab[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[15] <= cpu_0_custom_instruction_master_multi_datab[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[16] <= cpu_0_custom_instruction_master_multi_datab[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[17] <= cpu_0_custom_instruction_master_multi_datab[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[18] <= cpu_0_custom_instruction_master_multi_datab[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[19] <= cpu_0_custom_instruction_master_multi_datab[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[20] <= cpu_0_custom_instruction_master_multi_datab[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[21] <= cpu_0_custom_instruction_master_multi_datab[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[22] <= cpu_0_custom_instruction_master_multi_datab[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[23] <= cpu_0_custom_instruction_master_multi_datab[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[24] <= cpu_0_custom_instruction_master_multi_datab[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[25] <= cpu_0_custom_instruction_master_multi_datab[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[26] <= cpu_0_custom_instruction_master_multi_datab[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[27] <= cpu_0_custom_instruction_master_multi_datab[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[28] <= cpu_0_custom_instruction_master_multi_datab[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[29] <= cpu_0_custom_instruction_master_multi_datab[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[30] <= cpu_0_custom_instruction_master_multi_datab[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_datab[31] <= cpu_0_custom_instruction_master_multi_datab[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_done.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_n[0] <= cpu_0_custom_instruction_master_multi_n[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_n[1] <= cpu_0_custom_instruction_master_multi_n[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31] <= cpu_0_altera_nios_custom_instr_floating_point_inst_s1_result[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_altera_nios_custom_instr_floating_point_inst_s1_start <= cpu_0_custom_instruction_master_start_cpu_0_altera_nios_custom_instr_floating_point_inst_s1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst
clk => clk.IN1
clk_en => clk_en.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
reset => reset.IN1
start => start.IN1
done <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.done
result[0] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[1] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[2] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[3] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[4] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[5] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[6] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[7] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[8] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[9] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[10] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[11] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[12] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[13] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[14] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[15] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[16] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[17] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[18] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[19] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[20] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[21] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[22] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[23] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[24] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[25] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[26] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[27] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[28] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[29] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[30] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result
result[31] <= fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst.result


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst
clk => clk.IN1
clk_en => clk_en.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
reset => reset.IN1
start => start.IN1
done <= fpoint_qsys:fpoint_instance.done
result[0] <= fpoint_qsys:fpoint_instance.result
result[1] <= fpoint_qsys:fpoint_instance.result
result[2] <= fpoint_qsys:fpoint_instance.result
result[3] <= fpoint_qsys:fpoint_instance.result
result[4] <= fpoint_qsys:fpoint_instance.result
result[5] <= fpoint_qsys:fpoint_instance.result
result[6] <= fpoint_qsys:fpoint_instance.result
result[7] <= fpoint_qsys:fpoint_instance.result
result[8] <= fpoint_qsys:fpoint_instance.result
result[9] <= fpoint_qsys:fpoint_instance.result
result[10] <= fpoint_qsys:fpoint_instance.result
result[11] <= fpoint_qsys:fpoint_instance.result
result[12] <= fpoint_qsys:fpoint_instance.result
result[13] <= fpoint_qsys:fpoint_instance.result
result[14] <= fpoint_qsys:fpoint_instance.result
result[15] <= fpoint_qsys:fpoint_instance.result
result[16] <= fpoint_qsys:fpoint_instance.result
result[17] <= fpoint_qsys:fpoint_instance.result
result[18] <= fpoint_qsys:fpoint_instance.result
result[19] <= fpoint_qsys:fpoint_instance.result
result[20] <= fpoint_qsys:fpoint_instance.result
result[21] <= fpoint_qsys:fpoint_instance.result
result[22] <= fpoint_qsys:fpoint_instance.result
result[23] <= fpoint_qsys:fpoint_instance.result
result[24] <= fpoint_qsys:fpoint_instance.result
result[25] <= fpoint_qsys:fpoint_instance.result
result[26] <= fpoint_qsys:fpoint_instance.result
result[27] <= fpoint_qsys:fpoint_instance.result
result[28] <= fpoint_qsys:fpoint_instance.result
result[29] <= fpoint_qsys:fpoint_instance.result
result[30] <= fpoint_qsys:fpoint_instance.result
result[31] <= fpoint_qsys:fpoint_instance.result


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance
clk => clk.IN2
clk_en => clk_en.IN2
dataa[0] => dataa_regout.DATAB
dataa[1] => dataa_regout.DATAB
dataa[2] => dataa_regout.DATAB
dataa[3] => dataa_regout.DATAB
dataa[4] => dataa_regout.DATAB
dataa[5] => dataa_regout.DATAB
dataa[6] => dataa_regout.DATAB
dataa[7] => dataa_regout.DATAB
dataa[8] => dataa_regout.DATAB
dataa[9] => dataa_regout.DATAB
dataa[10] => dataa_regout.DATAB
dataa[11] => dataa_regout.DATAB
dataa[12] => dataa_regout.DATAB
dataa[13] => dataa_regout.DATAB
dataa[14] => dataa_regout.DATAB
dataa[15] => dataa_regout.DATAB
dataa[16] => dataa_regout.DATAB
dataa[17] => dataa_regout.DATAB
dataa[18] => dataa_regout.DATAB
dataa[19] => dataa_regout.DATAB
dataa[20] => dataa_regout.DATAB
dataa[21] => dataa_regout.DATAB
dataa[22] => dataa_regout.DATAB
dataa[23] => dataa_regout.DATAB
dataa[24] => dataa_regout.DATAB
dataa[25] => dataa_regout.DATAB
dataa[26] => dataa_regout.DATAB
dataa[27] => dataa_regout.DATAB
dataa[28] => dataa_regout.DATAB
dataa[29] => dataa_regout.DATAB
dataa[30] => dataa_regout.DATAB
dataa[31] => dataa_regout.DATAB
datab[0] => datab_regout.DATAB
datab[1] => datab_regout.DATAB
datab[2] => datab_regout.DATAB
datab[3] => datab_regout.DATAB
datab[4] => datab_regout.DATAB
datab[5] => datab_regout.DATAB
datab[6] => datab_regout.DATAB
datab[7] => datab_regout.DATAB
datab[8] => datab_regout.DATAB
datab[9] => datab_regout.DATAB
datab[10] => datab_regout.DATAB
datab[11] => datab_regout.DATAB
datab[12] => datab_regout.DATAB
datab[13] => datab_regout.DATAB
datab[14] => datab_regout.DATAB
datab[15] => datab_regout.DATAB
datab[16] => datab_regout.DATAB
datab[17] => datab_regout.DATAB
datab[18] => datab_regout.DATAB
datab[19] => datab_regout.DATAB
datab[20] => datab_regout.DATAB
datab[21] => datab_regout.DATAB
datab[22] => datab_regout.DATAB
datab[23] => datab_regout.DATAB
datab[24] => datab_regout.DATAB
datab[25] => datab_regout.DATAB
datab[26] => datab_regout.DATAB
datab[27] => datab_regout.DATAB
datab[28] => datab_regout.DATAB
datab[29] => datab_regout.DATAB
datab[30] => datab_regout.DATAB
datab[31] => datab_regout.DATAB
n[0] => add_sub.IN1
n[1] => Equal0.IN30
reset => reset.IN2
start => counter_in[3].OUTPUTSELECT
start => counter_in[2].OUTPUTSELECT
start => counter_in[1].OUTPUTSELECT
start => counter_in[0].OUTPUTSELECT
start => done.IN1
done <= done.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff9[0].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_fjd:auto_generated.dataa[0]
dataa[1] => add_sub_fjd:auto_generated.dataa[1]
dataa[2] => add_sub_fjd:auto_generated.dataa[2]
dataa[3] => add_sub_fjd:auto_generated.dataa[3]
dataa[4] => add_sub_fjd:auto_generated.dataa[4]
dataa[5] => add_sub_fjd:auto_generated.dataa[5]
dataa[6] => add_sub_fjd:auto_generated.dataa[6]
dataa[7] => add_sub_fjd:auto_generated.dataa[7]
dataa[8] => add_sub_fjd:auto_generated.dataa[8]
datab[0] => add_sub_fjd:auto_generated.datab[0]
datab[1] => add_sub_fjd:auto_generated.datab[1]
datab[2] => add_sub_fjd:auto_generated.datab[2]
datab[3] => add_sub_fjd:auto_generated.datab[3]
datab[4] => add_sub_fjd:auto_generated.datab[4]
datab[5] => add_sub_fjd:auto_generated.datab[5]
datab[6] => add_sub_fjd:auto_generated.datab[6]
datab[7] => add_sub_fjd:auto_generated.datab[7]
datab[8] => add_sub_fjd:auto_generated.datab[8]
cin => add_sub_fjd:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_fjd:auto_generated.clock
aclr => add_sub_fjd:auto_generated.aclr
clken => add_sub_fjd:auto_generated.clken
result[0] <= add_sub_fjd:auto_generated.result[0]
result[1] <= add_sub_fjd:auto_generated.result[1]
result[2] <= add_sub_fjd:auto_generated.result[2]
result[3] <= add_sub_fjd:auto_generated.result[3]
result[4] <= add_sub_fjd:auto_generated.result[4]
result[5] <= add_sub_fjd:auto_generated.result[5]
result[6] <= add_sub_fjd:auto_generated.result[6]
result[7] <= add_sub_fjd:auto_generated.result[7]
result[8] <= add_sub_fjd:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_r3c:auto_generated.dataa[0]
dataa[1] => add_sub_r3c:auto_generated.dataa[1]
dataa[2] => add_sub_r3c:auto_generated.dataa[2]
dataa[3] => add_sub_r3c:auto_generated.dataa[3]
dataa[4] => add_sub_r3c:auto_generated.dataa[4]
dataa[5] => add_sub_r3c:auto_generated.dataa[5]
dataa[6] => add_sub_r3c:auto_generated.dataa[6]
dataa[7] => add_sub_r3c:auto_generated.dataa[7]
dataa[8] => add_sub_r3c:auto_generated.dataa[8]
dataa[9] => add_sub_r3c:auto_generated.dataa[9]
datab[0] => add_sub_r3c:auto_generated.datab[0]
datab[1] => add_sub_r3c:auto_generated.datab[1]
datab[2] => add_sub_r3c:auto_generated.datab[2]
datab[3] => add_sub_r3c:auto_generated.datab[3]
datab[4] => add_sub_r3c:auto_generated.datab[4]
datab[5] => add_sub_r3c:auto_generated.datab[5]
datab[6] => add_sub_r3c:auto_generated.datab[6]
datab[7] => add_sub_r3c:auto_generated.datab[7]
datab[8] => add_sub_r3c:auto_generated.datab[8]
datab[9] => add_sub_r3c:auto_generated.datab[9]
cin => add_sub_r3c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_r3c:auto_generated.result[0]
result[1] <= add_sub_r3c:auto_generated.result[1]
result[2] <= add_sub_r3c:auto_generated.result[2]
result[3] <= add_sub_r3c:auto_generated.result[3]
result[4] <= add_sub_r3c:auto_generated.result[4]
result[5] <= add_sub_r3c:auto_generated.result[5]
result[6] <= add_sub_r3c:auto_generated.result[6]
result[7] <= add_sub_r3c:auto_generated.result[7]
result[8] <= add_sub_r3c:auto_generated.result[8]
result[9] <= add_sub_r3c:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_r3c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
dataa[0] => add_sub_7pb:auto_generated.dataa[0]
dataa[1] => add_sub_7pb:auto_generated.dataa[1]
dataa[2] => add_sub_7pb:auto_generated.dataa[2]
dataa[3] => add_sub_7pb:auto_generated.dataa[3]
dataa[4] => add_sub_7pb:auto_generated.dataa[4]
dataa[5] => add_sub_7pb:auto_generated.dataa[5]
dataa[6] => add_sub_7pb:auto_generated.dataa[6]
dataa[7] => add_sub_7pb:auto_generated.dataa[7]
dataa[8] => add_sub_7pb:auto_generated.dataa[8]
dataa[9] => add_sub_7pb:auto_generated.dataa[9]
dataa[10] => add_sub_7pb:auto_generated.dataa[10]
dataa[11] => add_sub_7pb:auto_generated.dataa[11]
dataa[12] => add_sub_7pb:auto_generated.dataa[12]
dataa[13] => add_sub_7pb:auto_generated.dataa[13]
dataa[14] => add_sub_7pb:auto_generated.dataa[14]
dataa[15] => add_sub_7pb:auto_generated.dataa[15]
dataa[16] => add_sub_7pb:auto_generated.dataa[16]
dataa[17] => add_sub_7pb:auto_generated.dataa[17]
dataa[18] => add_sub_7pb:auto_generated.dataa[18]
dataa[19] => add_sub_7pb:auto_generated.dataa[19]
dataa[20] => add_sub_7pb:auto_generated.dataa[20]
dataa[21] => add_sub_7pb:auto_generated.dataa[21]
dataa[22] => add_sub_7pb:auto_generated.dataa[22]
dataa[23] => add_sub_7pb:auto_generated.dataa[23]
dataa[24] => add_sub_7pb:auto_generated.dataa[24]
datab[0] => add_sub_7pb:auto_generated.datab[0]
datab[1] => add_sub_7pb:auto_generated.datab[1]
datab[2] => add_sub_7pb:auto_generated.datab[2]
datab[3] => add_sub_7pb:auto_generated.datab[3]
datab[4] => add_sub_7pb:auto_generated.datab[4]
datab[5] => add_sub_7pb:auto_generated.datab[5]
datab[6] => add_sub_7pb:auto_generated.datab[6]
datab[7] => add_sub_7pb:auto_generated.datab[7]
datab[8] => add_sub_7pb:auto_generated.datab[8]
datab[9] => add_sub_7pb:auto_generated.datab[9]
datab[10] => add_sub_7pb:auto_generated.datab[10]
datab[11] => add_sub_7pb:auto_generated.datab[11]
datab[12] => add_sub_7pb:auto_generated.datab[12]
datab[13] => add_sub_7pb:auto_generated.datab[13]
datab[14] => add_sub_7pb:auto_generated.datab[14]
datab[15] => add_sub_7pb:auto_generated.datab[15]
datab[16] => add_sub_7pb:auto_generated.datab[16]
datab[17] => add_sub_7pb:auto_generated.datab[17]
datab[18] => add_sub_7pb:auto_generated.datab[18]
datab[19] => add_sub_7pb:auto_generated.datab[19]
datab[20] => add_sub_7pb:auto_generated.datab[20]
datab[21] => add_sub_7pb:auto_generated.datab[21]
datab[22] => add_sub_7pb:auto_generated.datab[22]
datab[23] => add_sub_7pb:auto_generated.datab[23]
datab[24] => add_sub_7pb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7pb:auto_generated.result[0]
result[1] <= add_sub_7pb:auto_generated.result[1]
result[2] <= add_sub_7pb:auto_generated.result[2]
result[3] <= add_sub_7pb:auto_generated.result[3]
result[4] <= add_sub_7pb:auto_generated.result[4]
result[5] <= add_sub_7pb:auto_generated.result[5]
result[6] <= add_sub_7pb:auto_generated.result[6]
result[7] <= add_sub_7pb:auto_generated.result[7]
result[8] <= add_sub_7pb:auto_generated.result[8]
result[9] <= add_sub_7pb:auto_generated.result[9]
result[10] <= add_sub_7pb:auto_generated.result[10]
result[11] <= add_sub_7pb:auto_generated.result[11]
result[12] <= add_sub_7pb:auto_generated.result[12]
result[13] <= add_sub_7pb:auto_generated.result[13]
result[14] <= add_sub_7pb:auto_generated.result[14]
result[15] <= add_sub_7pb:auto_generated.result[15]
result[16] <= add_sub_7pb:auto_generated.result[16]
result[17] <= add_sub_7pb:auto_generated.result[17]
result[18] <= add_sub_7pb:auto_generated.result[18]
result[19] <= add_sub_7pb:auto_generated.result[19]
result[20] <= add_sub_7pb:auto_generated.result[20]
result[21] <= add_sub_7pb:auto_generated.result[21]
result[22] <= add_sub_7pb:auto_generated.result[22]
result[23] <= add_sub_7pb:auto_generated.result[23]
result[24] <= add_sub_7pb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_7pb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
dataa[0] => mult_5ft:auto_generated.dataa[0]
dataa[1] => mult_5ft:auto_generated.dataa[1]
dataa[2] => mult_5ft:auto_generated.dataa[2]
dataa[3] => mult_5ft:auto_generated.dataa[3]
dataa[4] => mult_5ft:auto_generated.dataa[4]
dataa[5] => mult_5ft:auto_generated.dataa[5]
dataa[6] => mult_5ft:auto_generated.dataa[6]
dataa[7] => mult_5ft:auto_generated.dataa[7]
dataa[8] => mult_5ft:auto_generated.dataa[8]
dataa[9] => mult_5ft:auto_generated.dataa[9]
dataa[10] => mult_5ft:auto_generated.dataa[10]
dataa[11] => mult_5ft:auto_generated.dataa[11]
dataa[12] => mult_5ft:auto_generated.dataa[12]
dataa[13] => mult_5ft:auto_generated.dataa[13]
dataa[14] => mult_5ft:auto_generated.dataa[14]
dataa[15] => mult_5ft:auto_generated.dataa[15]
dataa[16] => mult_5ft:auto_generated.dataa[16]
dataa[17] => mult_5ft:auto_generated.dataa[17]
dataa[18] => mult_5ft:auto_generated.dataa[18]
dataa[19] => mult_5ft:auto_generated.dataa[19]
dataa[20] => mult_5ft:auto_generated.dataa[20]
dataa[21] => mult_5ft:auto_generated.dataa[21]
dataa[22] => mult_5ft:auto_generated.dataa[22]
dataa[23] => mult_5ft:auto_generated.dataa[23]
datab[0] => mult_5ft:auto_generated.datab[0]
datab[1] => mult_5ft:auto_generated.datab[1]
datab[2] => mult_5ft:auto_generated.datab[2]
datab[3] => mult_5ft:auto_generated.datab[3]
datab[4] => mult_5ft:auto_generated.datab[4]
datab[5] => mult_5ft:auto_generated.datab[5]
datab[6] => mult_5ft:auto_generated.datab[6]
datab[7] => mult_5ft:auto_generated.datab[7]
datab[8] => mult_5ft:auto_generated.datab[8]
datab[9] => mult_5ft:auto_generated.datab[9]
datab[10] => mult_5ft:auto_generated.datab[10]
datab[11] => mult_5ft:auto_generated.datab[11]
datab[12] => mult_5ft:auto_generated.datab[12]
datab[13] => mult_5ft:auto_generated.datab[13]
datab[14] => mult_5ft:auto_generated.datab[14]
datab[15] => mult_5ft:auto_generated.datab[15]
datab[16] => mult_5ft:auto_generated.datab[16]
datab[17] => mult_5ft:auto_generated.datab[17]
datab[18] => mult_5ft:auto_generated.datab[18]
datab[19] => mult_5ft:auto_generated.datab[19]
datab[20] => mult_5ft:auto_generated.datab[20]
datab[21] => mult_5ft:auto_generated.datab[21]
datab[22] => mult_5ft:auto_generated.datab[22]
datab[23] => mult_5ft:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_5ft:auto_generated.aclr
clock => mult_5ft:auto_generated.clock
clken => mult_5ft:auto_generated.clken
result[0] <= mult_5ft:auto_generated.result[0]
result[1] <= mult_5ft:auto_generated.result[1]
result[2] <= mult_5ft:auto_generated.result[2]
result[3] <= mult_5ft:auto_generated.result[3]
result[4] <= mult_5ft:auto_generated.result[4]
result[5] <= mult_5ft:auto_generated.result[5]
result[6] <= mult_5ft:auto_generated.result[6]
result[7] <= mult_5ft:auto_generated.result[7]
result[8] <= mult_5ft:auto_generated.result[8]
result[9] <= mult_5ft:auto_generated.result[9]
result[10] <= mult_5ft:auto_generated.result[10]
result[11] <= mult_5ft:auto_generated.result[11]
result[12] <= mult_5ft:auto_generated.result[12]
result[13] <= mult_5ft:auto_generated.result[13]
result[14] <= mult_5ft:auto_generated.result[14]
result[15] <= mult_5ft:auto_generated.result[15]
result[16] <= mult_5ft:auto_generated.result[16]
result[17] <= mult_5ft:auto_generated.result[17]
result[18] <= mult_5ft:auto_generated.result[18]
result[19] <= mult_5ft:auto_generated.result[19]
result[20] <= mult_5ft:auto_generated.result[20]
result[21] <= mult_5ft:auto_generated.result[21]
result[22] <= mult_5ft:auto_generated.result[22]
result[23] <= mult_5ft:auto_generated.result[23]
result[24] <= mult_5ft:auto_generated.result[24]
result[25] <= mult_5ft:auto_generated.result[25]
result[26] <= mult_5ft:auto_generated.result[26]
result[27] <= mult_5ft:auto_generated.result[27]
result[28] <= mult_5ft:auto_generated.result[28]
result[29] <= mult_5ft:auto_generated.result[29]
result[30] <= mult_5ft:auto_generated.result[30]
result[31] <= mult_5ft:auto_generated.result[31]
result[32] <= mult_5ft:auto_generated.result[32]
result[33] <= mult_5ft:auto_generated.result[33]
result[34] <= mult_5ft:auto_generated.result[34]
result[35] <= mult_5ft:auto_generated.result[35]
result[36] <= mult_5ft:auto_generated.result[36]
result[37] <= mult_5ft:auto_generated.result[37]
result[38] <= mult_5ft:auto_generated.result[38]
result[39] <= mult_5ft:auto_generated.result[39]
result[40] <= mult_5ft:auto_generated.result[40]
result[41] <= mult_5ft:auto_generated.result[41]
result[42] <= mult_5ft:auto_generated.result[42]
result[43] <= mult_5ft:auto_generated.result[43]
result[44] <= mult_5ft:auto_generated.result[44]
result[45] <= mult_5ft:auto_generated.result[45]
result[46] <= mult_5ft:auto_generated.result[46]
result[47] <= mult_5ft:auto_generated.result[47]


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub
aclr => aclr.IN10
add_sub => add_sub_dffe12.DATAIN
clk_en => clk_en.IN10
clock => clock.IN10
dataa[0] => man_a_not_zero_w[1].IN0
dataa[0] => aligned_dataa_man_w[2].IN1
dataa[1] => aligned_dataa_man_w[3].IN1
dataa[1] => man_a_not_zero_w[1].IN1
dataa[2] => aligned_dataa_man_w[4].IN1
dataa[2] => man_a_not_zero_w[2].IN1
dataa[3] => aligned_dataa_man_w[5].IN1
dataa[3] => man_a_not_zero_w[3].IN1
dataa[4] => aligned_dataa_man_w[6].IN1
dataa[4] => man_a_not_zero_w[4].IN1
dataa[5] => aligned_dataa_man_w[7].IN1
dataa[5] => man_a_not_zero_w[5].IN1
dataa[6] => aligned_dataa_man_w[8].IN1
dataa[6] => man_a_not_zero_w[6].IN1
dataa[7] => aligned_dataa_man_w[9].IN1
dataa[7] => man_a_not_zero_w[7].IN1
dataa[8] => aligned_dataa_man_w[10].IN1
dataa[8] => man_a_not_zero_w[8].IN1
dataa[9] => aligned_dataa_man_w[11].IN1
dataa[9] => man_a_not_zero_w[9].IN1
dataa[10] => aligned_dataa_man_w[12].IN1
dataa[10] => man_a_not_zero_w[10].IN1
dataa[11] => aligned_dataa_man_w[13].IN1
dataa[11] => man_a_not_zero_w[11].IN1
dataa[12] => aligned_dataa_man_w[14].IN1
dataa[12] => man_a_not_zero_w[12].IN1
dataa[13] => aligned_dataa_man_w[15].IN1
dataa[13] => man_a_not_zero_w[13].IN1
dataa[14] => aligned_dataa_man_w[16].IN1
dataa[14] => man_a_not_zero_w[14].IN1
dataa[15] => aligned_dataa_man_w[17].IN1
dataa[15] => man_a_not_zero_w[15].IN1
dataa[16] => aligned_dataa_man_w[18].IN1
dataa[16] => man_a_not_zero_w[16].IN1
dataa[17] => aligned_dataa_man_w[19].IN1
dataa[17] => man_a_not_zero_w[17].IN1
dataa[18] => aligned_dataa_man_w[20].IN1
dataa[18] => man_a_not_zero_w[18].IN1
dataa[19] => aligned_dataa_man_w[21].IN1
dataa[19] => man_a_not_zero_w[19].IN1
dataa[20] => aligned_dataa_man_w[22].IN1
dataa[20] => man_a_not_zero_w[20].IN1
dataa[21] => aligned_dataa_man_w[23].IN1
dataa[21] => man_a_not_zero_w[21].IN1
dataa[22] => aligned_dataa_man_w[24].IN1
dataa[22] => man_a_not_zero_w[22].IN1
dataa[23] => aligned_dataa_exp_w.IN1
dataa[23] => exp_a_all_one_w[1].IN0
dataa[23] => exp_a_not_zero_w[1].IN0
dataa[24] => exp_a_all_one_w[1].IN1
dataa[24] => exp_a_not_zero_w[1].IN1
dataa[24] => aligned_dataa_exp_w.IN1
dataa[25] => exp_a_all_one_w[2].IN1
dataa[25] => exp_a_not_zero_w[2].IN1
dataa[25] => aligned_dataa_exp_w.IN1
dataa[26] => exp_a_all_one_w[3].IN1
dataa[26] => exp_a_not_zero_w[3].IN1
dataa[26] => aligned_dataa_exp_w.IN1
dataa[27] => exp_a_all_one_w[4].IN1
dataa[27] => exp_a_not_zero_w[4].IN1
dataa[27] => aligned_dataa_exp_w.IN1
dataa[28] => exp_a_all_one_w[5].IN1
dataa[28] => exp_a_not_zero_w[5].IN1
dataa[28] => aligned_dataa_exp_w.IN1
dataa[29] => exp_a_all_one_w[6].IN1
dataa[29] => exp_a_not_zero_w[6].IN1
dataa[29] => aligned_dataa_exp_w.IN1
dataa[30] => exp_a_all_one_w[7].IN1
dataa[30] => exp_a_not_zero_w[7].IN1
dataa[30] => aligned_dataa_exp_w.IN1
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => man_b_not_zero_w[1].IN0
datab[0] => aligned_datab_man_w[2].IN1
datab[1] => aligned_datab_man_w[3].IN1
datab[1] => man_b_not_zero_w[1].IN1
datab[2] => aligned_datab_man_w[4].IN1
datab[2] => man_b_not_zero_w[2].IN1
datab[3] => aligned_datab_man_w[5].IN1
datab[3] => man_b_not_zero_w[3].IN1
datab[4] => aligned_datab_man_w[6].IN1
datab[4] => man_b_not_zero_w[4].IN1
datab[5] => aligned_datab_man_w[7].IN1
datab[5] => man_b_not_zero_w[5].IN1
datab[6] => aligned_datab_man_w[8].IN1
datab[6] => man_b_not_zero_w[6].IN1
datab[7] => aligned_datab_man_w[9].IN1
datab[7] => man_b_not_zero_w[7].IN1
datab[8] => aligned_datab_man_w[10].IN1
datab[8] => man_b_not_zero_w[8].IN1
datab[9] => aligned_datab_man_w[11].IN1
datab[9] => man_b_not_zero_w[9].IN1
datab[10] => aligned_datab_man_w[12].IN1
datab[10] => man_b_not_zero_w[10].IN1
datab[11] => aligned_datab_man_w[13].IN1
datab[11] => man_b_not_zero_w[11].IN1
datab[12] => aligned_datab_man_w[14].IN1
datab[12] => man_b_not_zero_w[12].IN1
datab[13] => aligned_datab_man_w[15].IN1
datab[13] => man_b_not_zero_w[13].IN1
datab[14] => aligned_datab_man_w[16].IN1
datab[14] => man_b_not_zero_w[14].IN1
datab[15] => aligned_datab_man_w[17].IN1
datab[15] => man_b_not_zero_w[15].IN1
datab[16] => aligned_datab_man_w[18].IN1
datab[16] => man_b_not_zero_w[16].IN1
datab[17] => aligned_datab_man_w[19].IN1
datab[17] => man_b_not_zero_w[17].IN1
datab[18] => aligned_datab_man_w[20].IN1
datab[18] => man_b_not_zero_w[18].IN1
datab[19] => aligned_datab_man_w[21].IN1
datab[19] => man_b_not_zero_w[19].IN1
datab[20] => aligned_datab_man_w[22].IN1
datab[20] => man_b_not_zero_w[20].IN1
datab[21] => aligned_datab_man_w[23].IN1
datab[21] => man_b_not_zero_w[21].IN1
datab[22] => aligned_datab_man_w[24].IN1
datab[22] => man_b_not_zero_w[22].IN1
datab[23] => aligned_datab_exp_w.IN1
datab[23] => exp_b_all_one_w[1].IN0
datab[23] => exp_b_not_zero_w[1].IN0
datab[24] => exp_b_all_one_w[1].IN1
datab[24] => exp_b_not_zero_w[1].IN1
datab[24] => aligned_datab_exp_w.IN1
datab[25] => exp_b_all_one_w[2].IN1
datab[25] => exp_b_not_zero_w[2].IN1
datab[25] => aligned_datab_exp_w.IN1
datab[26] => exp_b_all_one_w[3].IN1
datab[26] => exp_b_not_zero_w[3].IN1
datab[26] => aligned_datab_exp_w.IN1
datab[27] => exp_b_all_one_w[4].IN1
datab[27] => exp_b_not_zero_w[4].IN1
datab[27] => aligned_datab_exp_w.IN1
datab[28] => exp_b_all_one_w[5].IN1
datab[28] => exp_b_not_zero_w[5].IN1
datab[28] => aligned_datab_exp_w.IN1
datab[29] => exp_b_all_one_w[6].IN1
datab[29] => exp_b_not_zero_w[6].IN1
datab[29] => aligned_datab_exp_w.IN1
datab[30] => exp_b_all_one_w[7].IN1
datab[30] => exp_b_not_zero_w[7].IN1
datab[30] => aligned_datab_exp_w.IN1
datab[31] => aligned_datab_sign_dffe12.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
result[0] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder18.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder33.zero


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
dataa[0] => add_sub_voh:auto_generated.dataa[0]
dataa[1] => add_sub_voh:auto_generated.dataa[1]
dataa[2] => add_sub_voh:auto_generated.dataa[2]
dataa[3] => add_sub_voh:auto_generated.dataa[3]
dataa[4] => add_sub_voh:auto_generated.dataa[4]
dataa[5] => add_sub_voh:auto_generated.dataa[5]
dataa[6] => add_sub_voh:auto_generated.dataa[6]
dataa[7] => add_sub_voh:auto_generated.dataa[7]
dataa[8] => add_sub_voh:auto_generated.dataa[8]
datab[0] => add_sub_voh:auto_generated.datab[0]
datab[1] => add_sub_voh:auto_generated.datab[1]
datab[2] => add_sub_voh:auto_generated.datab[2]
datab[3] => add_sub_voh:auto_generated.datab[3]
datab[4] => add_sub_voh:auto_generated.datab[4]
datab[5] => add_sub_voh:auto_generated.datab[5]
datab[6] => add_sub_voh:auto_generated.datab[6]
datab[7] => add_sub_voh:auto_generated.datab[7]
datab[8] => add_sub_voh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_voh:auto_generated.clock
aclr => add_sub_voh:auto_generated.aclr
clken => add_sub_voh:auto_generated.clken
result[0] <= add_sub_voh:auto_generated.result[0]
result[1] <= add_sub_voh:auto_generated.result[1]
result[2] <= add_sub_voh:auto_generated.result[2]
result[3] <= add_sub_voh:auto_generated.result[3]
result[4] <= add_sub_voh:auto_generated.result[4]
result[5] <= add_sub_voh:auto_generated.result[5]
result[6] <= add_sub_voh:auto_generated.result[6]
result[7] <= add_sub_voh:auto_generated.result[7]
result[8] <= add_sub_voh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_voh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
dataa[0] => add_sub_voh:auto_generated.dataa[0]
dataa[1] => add_sub_voh:auto_generated.dataa[1]
dataa[2] => add_sub_voh:auto_generated.dataa[2]
dataa[3] => add_sub_voh:auto_generated.dataa[3]
dataa[4] => add_sub_voh:auto_generated.dataa[4]
dataa[5] => add_sub_voh:auto_generated.dataa[5]
dataa[6] => add_sub_voh:auto_generated.dataa[6]
dataa[7] => add_sub_voh:auto_generated.dataa[7]
dataa[8] => add_sub_voh:auto_generated.dataa[8]
datab[0] => add_sub_voh:auto_generated.datab[0]
datab[1] => add_sub_voh:auto_generated.datab[1]
datab[2] => add_sub_voh:auto_generated.datab[2]
datab[3] => add_sub_voh:auto_generated.datab[3]
datab[4] => add_sub_voh:auto_generated.datab[4]
datab[5] => add_sub_voh:auto_generated.datab[5]
datab[6] => add_sub_voh:auto_generated.datab[6]
datab[7] => add_sub_voh:auto_generated.datab[7]
datab[8] => add_sub_voh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_voh:auto_generated.clock
aclr => add_sub_voh:auto_generated.aclr
clken => add_sub_voh:auto_generated.clken
result[0] <= add_sub_voh:auto_generated.result[0]
result[1] <= add_sub_voh:auto_generated.result[1]
result[2] <= add_sub_voh:auto_generated.result[2]
result[3] <= add_sub_voh:auto_generated.result[3]
result[4] <= add_sub_voh:auto_generated.result[4]
result[5] <= add_sub_voh:auto_generated.result[5]
result[6] <= add_sub_voh:auto_generated.result[6]
result[7] <= add_sub_voh:auto_generated.result[7]
result[8] <= add_sub_voh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_voh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
dataa[0] => add_sub_lre:auto_generated.dataa[0]
dataa[1] => add_sub_lre:auto_generated.dataa[1]
dataa[2] => add_sub_lre:auto_generated.dataa[2]
dataa[3] => add_sub_lre:auto_generated.dataa[3]
dataa[4] => add_sub_lre:auto_generated.dataa[4]
dataa[5] => add_sub_lre:auto_generated.dataa[5]
datab[0] => add_sub_lre:auto_generated.datab[0]
datab[1] => add_sub_lre:auto_generated.datab[1]
datab[2] => add_sub_lre:auto_generated.datab[2]
datab[3] => add_sub_lre:auto_generated.datab[3]
datab[4] => add_sub_lre:auto_generated.datab[4]
datab[5] => add_sub_lre:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lre:auto_generated.result[0]
result[1] <= add_sub_lre:auto_generated.result[1]
result[2] <= add_sub_lre:auto_generated.result[2]
result[3] <= add_sub_lre:auto_generated.result[3]
result[4] <= add_sub_lre:auto_generated.result[4]
result[5] <= add_sub_lre:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_lre:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
dataa[0] => add_sub_nqe:auto_generated.dataa[0]
dataa[1] => add_sub_nqe:auto_generated.dataa[1]
dataa[2] => add_sub_nqe:auto_generated.dataa[2]
dataa[3] => add_sub_nqe:auto_generated.dataa[3]
dataa[4] => add_sub_nqe:auto_generated.dataa[4]
dataa[5] => add_sub_nqe:auto_generated.dataa[5]
dataa[6] => add_sub_nqe:auto_generated.dataa[6]
dataa[7] => add_sub_nqe:auto_generated.dataa[7]
dataa[8] => add_sub_nqe:auto_generated.dataa[8]
datab[0] => add_sub_nqe:auto_generated.datab[0]
datab[1] => add_sub_nqe:auto_generated.datab[1]
datab[2] => add_sub_nqe:auto_generated.datab[2]
datab[3] => add_sub_nqe:auto_generated.datab[3]
datab[4] => add_sub_nqe:auto_generated.datab[4]
datab[5] => add_sub_nqe:auto_generated.datab[5]
datab[6] => add_sub_nqe:auto_generated.datab[6]
datab[7] => add_sub_nqe:auto_generated.datab[7]
datab[8] => add_sub_nqe:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqe:auto_generated.result[0]
result[1] <= add_sub_nqe:auto_generated.result[1]
result[2] <= add_sub_nqe:auto_generated.result[2]
result[3] <= add_sub_nqe:auto_generated.result[3]
result[4] <= add_sub_nqe:auto_generated.result[4]
result[5] <= add_sub_nqe:auto_generated.result[5]
result[6] <= add_sub_nqe:auto_generated.result[6]
result[7] <= add_sub_nqe:auto_generated.result[7]
result[8] <= add_sub_nqe:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_nqe:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
dataa[0] => add_sub_unh:auto_generated.dataa[0]
dataa[1] => add_sub_unh:auto_generated.dataa[1]
dataa[2] => add_sub_unh:auto_generated.dataa[2]
dataa[3] => add_sub_unh:auto_generated.dataa[3]
dataa[4] => add_sub_unh:auto_generated.dataa[4]
dataa[5] => add_sub_unh:auto_generated.dataa[5]
dataa[6] => add_sub_unh:auto_generated.dataa[6]
dataa[7] => add_sub_unh:auto_generated.dataa[7]
dataa[8] => add_sub_unh:auto_generated.dataa[8]
datab[0] => add_sub_unh:auto_generated.datab[0]
datab[1] => add_sub_unh:auto_generated.datab[1]
datab[2] => add_sub_unh:auto_generated.datab[2]
datab[3] => add_sub_unh:auto_generated.datab[3]
datab[4] => add_sub_unh:auto_generated.datab[4]
datab[5] => add_sub_unh:auto_generated.datab[5]
datab[6] => add_sub_unh:auto_generated.datab[6]
datab[7] => add_sub_unh:auto_generated.datab[7]
datab[8] => add_sub_unh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_unh:auto_generated.clock
aclr => add_sub_unh:auto_generated.aclr
clken => add_sub_unh:auto_generated.clken
result[0] <= add_sub_unh:auto_generated.result[0]
result[1] <= add_sub_unh:auto_generated.result[1]
result[2] <= add_sub_unh:auto_generated.result[2]
result[3] <= add_sub_unh:auto_generated.result[3]
result[4] <= add_sub_unh:auto_generated.result[4]
result[5] <= add_sub_unh:auto_generated.result[5]
result[6] <= add_sub_unh:auto_generated.result[6]
result[7] <= add_sub_unh:auto_generated.result[7]
result[8] <= add_sub_unh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_unh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
dataa[0] => add_sub_nqe:auto_generated.dataa[0]
dataa[1] => add_sub_nqe:auto_generated.dataa[1]
dataa[2] => add_sub_nqe:auto_generated.dataa[2]
dataa[3] => add_sub_nqe:auto_generated.dataa[3]
dataa[4] => add_sub_nqe:auto_generated.dataa[4]
dataa[5] => add_sub_nqe:auto_generated.dataa[5]
dataa[6] => add_sub_nqe:auto_generated.dataa[6]
dataa[7] => add_sub_nqe:auto_generated.dataa[7]
dataa[8] => add_sub_nqe:auto_generated.dataa[8]
datab[0] => add_sub_nqe:auto_generated.datab[0]
datab[1] => add_sub_nqe:auto_generated.datab[1]
datab[2] => add_sub_nqe:auto_generated.datab[2]
datab[3] => add_sub_nqe:auto_generated.datab[3]
datab[4] => add_sub_nqe:auto_generated.datab[4]
datab[5] => add_sub_nqe:auto_generated.datab[5]
datab[6] => add_sub_nqe:auto_generated.datab[6]
datab[7] => add_sub_nqe:auto_generated.datab[7]
datab[8] => add_sub_nqe:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqe:auto_generated.result[0]
result[1] <= add_sub_nqe:auto_generated.result[1]
result[2] <= add_sub_nqe:auto_generated.result[2]
result[3] <= add_sub_nqe:auto_generated.result[3]
result[4] <= add_sub_nqe:auto_generated.result[4]
result[5] <= add_sub_nqe:auto_generated.result[5]
result[6] <= add_sub_nqe:auto_generated.result[6]
result[7] <= add_sub_nqe:auto_generated.result[7]
result[8] <= add_sub_nqe:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_ugh:auto_generated.dataa[0]
dataa[1] => add_sub_ugh:auto_generated.dataa[1]
dataa[2] => add_sub_ugh:auto_generated.dataa[2]
dataa[3] => add_sub_ugh:auto_generated.dataa[3]
dataa[4] => add_sub_ugh:auto_generated.dataa[4]
dataa[5] => add_sub_ugh:auto_generated.dataa[5]
dataa[6] => add_sub_ugh:auto_generated.dataa[6]
dataa[7] => add_sub_ugh:auto_generated.dataa[7]
dataa[8] => add_sub_ugh:auto_generated.dataa[8]
dataa[9] => add_sub_ugh:auto_generated.dataa[9]
dataa[10] => add_sub_ugh:auto_generated.dataa[10]
dataa[11] => add_sub_ugh:auto_generated.dataa[11]
dataa[12] => add_sub_ugh:auto_generated.dataa[12]
dataa[13] => add_sub_ugh:auto_generated.dataa[13]
datab[0] => add_sub_ugh:auto_generated.datab[0]
datab[1] => add_sub_ugh:auto_generated.datab[1]
datab[2] => add_sub_ugh:auto_generated.datab[2]
datab[3] => add_sub_ugh:auto_generated.datab[3]
datab[4] => add_sub_ugh:auto_generated.datab[4]
datab[5] => add_sub_ugh:auto_generated.datab[5]
datab[6] => add_sub_ugh:auto_generated.datab[6]
datab[7] => add_sub_ugh:auto_generated.datab[7]
datab[8] => add_sub_ugh:auto_generated.datab[8]
datab[9] => add_sub_ugh:auto_generated.datab[9]
datab[10] => add_sub_ugh:auto_generated.datab[10]
datab[11] => add_sub_ugh:auto_generated.datab[11]
datab[12] => add_sub_ugh:auto_generated.datab[12]
datab[13] => add_sub_ugh:auto_generated.datab[13]
cin => add_sub_ugh:auto_generated.cin
add_sub => add_sub_ugh:auto_generated.add_sub
clock => add_sub_ugh:auto_generated.clock
aclr => add_sub_ugh:auto_generated.aclr
clken => add_sub_ugh:auto_generated.clken
result[0] <= add_sub_ugh:auto_generated.result[0]
result[1] <= add_sub_ugh:auto_generated.result[1]
result[2] <= add_sub_ugh:auto_generated.result[2]
result[3] <= add_sub_ugh:auto_generated.result[3]
result[4] <= add_sub_ugh:auto_generated.result[4]
result[5] <= add_sub_ugh:auto_generated.result[5]
result[6] <= add_sub_ugh:auto_generated.result[6]
result[7] <= add_sub_ugh:auto_generated.result[7]
result[8] <= add_sub_ugh:auto_generated.result[8]
result[9] <= add_sub_ugh:auto_generated.result[9]
result[10] <= add_sub_ugh:auto_generated.result[10]
result[11] <= add_sub_ugh:auto_generated.result[11]
result[12] <= add_sub_ugh:auto_generated.result[12]
result[13] <= add_sub_ugh:auto_generated.result[13]
cout <= add_sub_ugh:auto_generated.cout
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_ugh:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
cout <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_32h:auto_generated.dataa[0]
dataa[1] => add_sub_32h:auto_generated.dataa[1]
dataa[2] => add_sub_32h:auto_generated.dataa[2]
dataa[3] => add_sub_32h:auto_generated.dataa[3]
dataa[4] => add_sub_32h:auto_generated.dataa[4]
dataa[5] => add_sub_32h:auto_generated.dataa[5]
dataa[6] => add_sub_32h:auto_generated.dataa[6]
dataa[7] => add_sub_32h:auto_generated.dataa[7]
dataa[8] => add_sub_32h:auto_generated.dataa[8]
dataa[9] => add_sub_32h:auto_generated.dataa[9]
dataa[10] => add_sub_32h:auto_generated.dataa[10]
dataa[11] => add_sub_32h:auto_generated.dataa[11]
dataa[12] => add_sub_32h:auto_generated.dataa[12]
dataa[13] => add_sub_32h:auto_generated.dataa[13]
datab[0] => add_sub_32h:auto_generated.datab[0]
datab[1] => add_sub_32h:auto_generated.datab[1]
datab[2] => add_sub_32h:auto_generated.datab[2]
datab[3] => add_sub_32h:auto_generated.datab[3]
datab[4] => add_sub_32h:auto_generated.datab[4]
datab[5] => add_sub_32h:auto_generated.datab[5]
datab[6] => add_sub_32h:auto_generated.datab[6]
datab[7] => add_sub_32h:auto_generated.datab[7]
datab[8] => add_sub_32h:auto_generated.datab[8]
datab[9] => add_sub_32h:auto_generated.datab[9]
datab[10] => add_sub_32h:auto_generated.datab[10]
datab[11] => add_sub_32h:auto_generated.datab[11]
datab[12] => add_sub_32h:auto_generated.datab[12]
datab[13] => add_sub_32h:auto_generated.datab[13]
cin => add_sub_32h:auto_generated.cin
add_sub => add_sub_32h:auto_generated.add_sub
clock => add_sub_32h:auto_generated.clock
aclr => add_sub_32h:auto_generated.aclr
clken => add_sub_32h:auto_generated.clken
result[0] <= add_sub_32h:auto_generated.result[0]
result[1] <= add_sub_32h:auto_generated.result[1]
result[2] <= add_sub_32h:auto_generated.result[2]
result[3] <= add_sub_32h:auto_generated.result[3]
result[4] <= add_sub_32h:auto_generated.result[4]
result[5] <= add_sub_32h:auto_generated.result[5]
result[6] <= add_sub_32h:auto_generated.result[6]
result[7] <= add_sub_32h:auto_generated.result[7]
result[8] <= add_sub_32h:auto_generated.result[8]
result[9] <= add_sub_32h:auto_generated.result[9]
result[10] <= add_sub_32h:auto_generated.result[10]
result[11] <= add_sub_32h:auto_generated.result[11]
result[12] <= add_sub_32h:auto_generated.result[12]
result[13] <= add_sub_32h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_32h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_32h:auto_generated.dataa[0]
dataa[1] => add_sub_32h:auto_generated.dataa[1]
dataa[2] => add_sub_32h:auto_generated.dataa[2]
dataa[3] => add_sub_32h:auto_generated.dataa[3]
dataa[4] => add_sub_32h:auto_generated.dataa[4]
dataa[5] => add_sub_32h:auto_generated.dataa[5]
dataa[6] => add_sub_32h:auto_generated.dataa[6]
dataa[7] => add_sub_32h:auto_generated.dataa[7]
dataa[8] => add_sub_32h:auto_generated.dataa[8]
dataa[9] => add_sub_32h:auto_generated.dataa[9]
dataa[10] => add_sub_32h:auto_generated.dataa[10]
dataa[11] => add_sub_32h:auto_generated.dataa[11]
dataa[12] => add_sub_32h:auto_generated.dataa[12]
dataa[13] => add_sub_32h:auto_generated.dataa[13]
datab[0] => add_sub_32h:auto_generated.datab[0]
datab[1] => add_sub_32h:auto_generated.datab[1]
datab[2] => add_sub_32h:auto_generated.datab[2]
datab[3] => add_sub_32h:auto_generated.datab[3]
datab[4] => add_sub_32h:auto_generated.datab[4]
datab[5] => add_sub_32h:auto_generated.datab[5]
datab[6] => add_sub_32h:auto_generated.datab[6]
datab[7] => add_sub_32h:auto_generated.datab[7]
datab[8] => add_sub_32h:auto_generated.datab[8]
datab[9] => add_sub_32h:auto_generated.datab[9]
datab[10] => add_sub_32h:auto_generated.datab[10]
datab[11] => add_sub_32h:auto_generated.datab[11]
datab[12] => add_sub_32h:auto_generated.datab[12]
datab[13] => add_sub_32h:auto_generated.datab[13]
cin => add_sub_32h:auto_generated.cin
add_sub => add_sub_32h:auto_generated.add_sub
clock => add_sub_32h:auto_generated.clock
aclr => add_sub_32h:auto_generated.aclr
clken => add_sub_32h:auto_generated.clken
result[0] <= add_sub_32h:auto_generated.result[0]
result[1] <= add_sub_32h:auto_generated.result[1]
result[2] <= add_sub_32h:auto_generated.result[2]
result[3] <= add_sub_32h:auto_generated.result[3]
result[4] <= add_sub_32h:auto_generated.result[4]
result[5] <= add_sub_32h:auto_generated.result[5]
result[6] <= add_sub_32h:auto_generated.result[6]
result[7] <= add_sub_32h:auto_generated.result[7]
result[8] <= add_sub_32h:auto_generated.result[8]
result[9] <= add_sub_32h:auto_generated.result[9]
result[10] <= add_sub_32h:auto_generated.result[10]
result[11] <= add_sub_32h:auto_generated.result[11]
result[12] <= add_sub_32h:auto_generated.result[12]
result[13] <= add_sub_32h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_32h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_ugh:auto_generated.dataa[0]
dataa[1] => add_sub_ugh:auto_generated.dataa[1]
dataa[2] => add_sub_ugh:auto_generated.dataa[2]
dataa[3] => add_sub_ugh:auto_generated.dataa[3]
dataa[4] => add_sub_ugh:auto_generated.dataa[4]
dataa[5] => add_sub_ugh:auto_generated.dataa[5]
dataa[6] => add_sub_ugh:auto_generated.dataa[6]
dataa[7] => add_sub_ugh:auto_generated.dataa[7]
dataa[8] => add_sub_ugh:auto_generated.dataa[8]
dataa[9] => add_sub_ugh:auto_generated.dataa[9]
dataa[10] => add_sub_ugh:auto_generated.dataa[10]
dataa[11] => add_sub_ugh:auto_generated.dataa[11]
dataa[12] => add_sub_ugh:auto_generated.dataa[12]
dataa[13] => add_sub_ugh:auto_generated.dataa[13]
datab[0] => add_sub_ugh:auto_generated.datab[0]
datab[1] => add_sub_ugh:auto_generated.datab[1]
datab[2] => add_sub_ugh:auto_generated.datab[2]
datab[3] => add_sub_ugh:auto_generated.datab[3]
datab[4] => add_sub_ugh:auto_generated.datab[4]
datab[5] => add_sub_ugh:auto_generated.datab[5]
datab[6] => add_sub_ugh:auto_generated.datab[6]
datab[7] => add_sub_ugh:auto_generated.datab[7]
datab[8] => add_sub_ugh:auto_generated.datab[8]
datab[9] => add_sub_ugh:auto_generated.datab[9]
datab[10] => add_sub_ugh:auto_generated.datab[10]
datab[11] => add_sub_ugh:auto_generated.datab[11]
datab[12] => add_sub_ugh:auto_generated.datab[12]
datab[13] => add_sub_ugh:auto_generated.datab[13]
cin => add_sub_ugh:auto_generated.cin
add_sub => add_sub_ugh:auto_generated.add_sub
clock => add_sub_ugh:auto_generated.clock
aclr => add_sub_ugh:auto_generated.aclr
clken => add_sub_ugh:auto_generated.clken
result[0] <= add_sub_ugh:auto_generated.result[0]
result[1] <= add_sub_ugh:auto_generated.result[1]
result[2] <= add_sub_ugh:auto_generated.result[2]
result[3] <= add_sub_ugh:auto_generated.result[3]
result[4] <= add_sub_ugh:auto_generated.result[4]
result[5] <= add_sub_ugh:auto_generated.result[5]
result[6] <= add_sub_ugh:auto_generated.result[6]
result[7] <= add_sub_ugh:auto_generated.result[7]
result[8] <= add_sub_ugh:auto_generated.result[8]
result[9] <= add_sub_ugh:auto_generated.result[9]
result[10] <= add_sub_ugh:auto_generated.result[10]
result[11] <= add_sub_ugh:auto_generated.result[11]
result[12] <= add_sub_ugh:auto_generated.result[12]
result[13] <= add_sub_ugh:auto_generated.result[13]
cout <= add_sub_ugh:auto_generated.cout
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_ugh:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
cout <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_32h:auto_generated.dataa[0]
dataa[1] => add_sub_32h:auto_generated.dataa[1]
dataa[2] => add_sub_32h:auto_generated.dataa[2]
dataa[3] => add_sub_32h:auto_generated.dataa[3]
dataa[4] => add_sub_32h:auto_generated.dataa[4]
dataa[5] => add_sub_32h:auto_generated.dataa[5]
dataa[6] => add_sub_32h:auto_generated.dataa[6]
dataa[7] => add_sub_32h:auto_generated.dataa[7]
dataa[8] => add_sub_32h:auto_generated.dataa[8]
dataa[9] => add_sub_32h:auto_generated.dataa[9]
dataa[10] => add_sub_32h:auto_generated.dataa[10]
dataa[11] => add_sub_32h:auto_generated.dataa[11]
dataa[12] => add_sub_32h:auto_generated.dataa[12]
dataa[13] => add_sub_32h:auto_generated.dataa[13]
datab[0] => add_sub_32h:auto_generated.datab[0]
datab[1] => add_sub_32h:auto_generated.datab[1]
datab[2] => add_sub_32h:auto_generated.datab[2]
datab[3] => add_sub_32h:auto_generated.datab[3]
datab[4] => add_sub_32h:auto_generated.datab[4]
datab[5] => add_sub_32h:auto_generated.datab[5]
datab[6] => add_sub_32h:auto_generated.datab[6]
datab[7] => add_sub_32h:auto_generated.datab[7]
datab[8] => add_sub_32h:auto_generated.datab[8]
datab[9] => add_sub_32h:auto_generated.datab[9]
datab[10] => add_sub_32h:auto_generated.datab[10]
datab[11] => add_sub_32h:auto_generated.datab[11]
datab[12] => add_sub_32h:auto_generated.datab[12]
datab[13] => add_sub_32h:auto_generated.datab[13]
cin => add_sub_32h:auto_generated.cin
add_sub => add_sub_32h:auto_generated.add_sub
clock => add_sub_32h:auto_generated.clock
aclr => add_sub_32h:auto_generated.aclr
clken => add_sub_32h:auto_generated.clken
result[0] <= add_sub_32h:auto_generated.result[0]
result[1] <= add_sub_32h:auto_generated.result[1]
result[2] <= add_sub_32h:auto_generated.result[2]
result[3] <= add_sub_32h:auto_generated.result[3]
result[4] <= add_sub_32h:auto_generated.result[4]
result[5] <= add_sub_32h:auto_generated.result[5]
result[6] <= add_sub_32h:auto_generated.result[6]
result[7] <= add_sub_32h:auto_generated.result[7]
result[8] <= add_sub_32h:auto_generated.result[8]
result[9] <= add_sub_32h:auto_generated.result[9]
result[10] <= add_sub_32h:auto_generated.result[10]
result[11] <= add_sub_32h:auto_generated.result[11]
result[12] <= add_sub_32h:auto_generated.result[12]
result[13] <= add_sub_32h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_32h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_32h:auto_generated.dataa[0]
dataa[1] => add_sub_32h:auto_generated.dataa[1]
dataa[2] => add_sub_32h:auto_generated.dataa[2]
dataa[3] => add_sub_32h:auto_generated.dataa[3]
dataa[4] => add_sub_32h:auto_generated.dataa[4]
dataa[5] => add_sub_32h:auto_generated.dataa[5]
dataa[6] => add_sub_32h:auto_generated.dataa[6]
dataa[7] => add_sub_32h:auto_generated.dataa[7]
dataa[8] => add_sub_32h:auto_generated.dataa[8]
dataa[9] => add_sub_32h:auto_generated.dataa[9]
dataa[10] => add_sub_32h:auto_generated.dataa[10]
dataa[11] => add_sub_32h:auto_generated.dataa[11]
dataa[12] => add_sub_32h:auto_generated.dataa[12]
dataa[13] => add_sub_32h:auto_generated.dataa[13]
datab[0] => add_sub_32h:auto_generated.datab[0]
datab[1] => add_sub_32h:auto_generated.datab[1]
datab[2] => add_sub_32h:auto_generated.datab[2]
datab[3] => add_sub_32h:auto_generated.datab[3]
datab[4] => add_sub_32h:auto_generated.datab[4]
datab[5] => add_sub_32h:auto_generated.datab[5]
datab[6] => add_sub_32h:auto_generated.datab[6]
datab[7] => add_sub_32h:auto_generated.datab[7]
datab[8] => add_sub_32h:auto_generated.datab[8]
datab[9] => add_sub_32h:auto_generated.datab[9]
datab[10] => add_sub_32h:auto_generated.datab[10]
datab[11] => add_sub_32h:auto_generated.datab[11]
datab[12] => add_sub_32h:auto_generated.datab[12]
datab[13] => add_sub_32h:auto_generated.datab[13]
cin => add_sub_32h:auto_generated.cin
add_sub => add_sub_32h:auto_generated.add_sub
clock => add_sub_32h:auto_generated.clock
aclr => add_sub_32h:auto_generated.aclr
clken => add_sub_32h:auto_generated.clken
result[0] <= add_sub_32h:auto_generated.result[0]
result[1] <= add_sub_32h:auto_generated.result[1]
result[2] <= add_sub_32h:auto_generated.result[2]
result[3] <= add_sub_32h:auto_generated.result[3]
result[4] <= add_sub_32h:auto_generated.result[4]
result[5] <= add_sub_32h:auto_generated.result[5]
result[6] <= add_sub_32h:auto_generated.result[6]
result[7] <= add_sub_32h:auto_generated.result[7]
result[8] <= add_sub_32h:auto_generated.result[8]
result[9] <= add_sub_32h:auto_generated.result[9]
result[10] <= add_sub_32h:auto_generated.result[10]
result[11] <= add_sub_32h:auto_generated.result[11]
result[12] <= add_sub_32h:auto_generated.result[12]
result[13] <= add_sub_32h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_32h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_taf:auto_generated.dataa[0]
dataa[1] => add_sub_taf:auto_generated.dataa[1]
dataa[2] => add_sub_taf:auto_generated.dataa[2]
dataa[3] => add_sub_taf:auto_generated.dataa[3]
dataa[4] => add_sub_taf:auto_generated.dataa[4]
dataa[5] => add_sub_taf:auto_generated.dataa[5]
dataa[6] => add_sub_taf:auto_generated.dataa[6]
dataa[7] => add_sub_taf:auto_generated.dataa[7]
dataa[8] => add_sub_taf:auto_generated.dataa[8]
dataa[9] => add_sub_taf:auto_generated.dataa[9]
dataa[10] => add_sub_taf:auto_generated.dataa[10]
dataa[11] => add_sub_taf:auto_generated.dataa[11]
dataa[12] => add_sub_taf:auto_generated.dataa[12]
datab[0] => add_sub_taf:auto_generated.datab[0]
datab[1] => add_sub_taf:auto_generated.datab[1]
datab[2] => add_sub_taf:auto_generated.datab[2]
datab[3] => add_sub_taf:auto_generated.datab[3]
datab[4] => add_sub_taf:auto_generated.datab[4]
datab[5] => add_sub_taf:auto_generated.datab[5]
datab[6] => add_sub_taf:auto_generated.datab[6]
datab[7] => add_sub_taf:auto_generated.datab[7]
datab[8] => add_sub_taf:auto_generated.datab[8]
datab[9] => add_sub_taf:auto_generated.datab[9]
datab[10] => add_sub_taf:auto_generated.datab[10]
datab[11] => add_sub_taf:auto_generated.datab[11]
datab[12] => add_sub_taf:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_taf:auto_generated.result[0]
result[1] <= add_sub_taf:auto_generated.result[1]
result[2] <= add_sub_taf:auto_generated.result[2]
result[3] <= add_sub_taf:auto_generated.result[3]
result[4] <= add_sub_taf:auto_generated.result[4]
result[5] <= add_sub_taf:auto_generated.result[5]
result[6] <= add_sub_taf:auto_generated.result[6]
result[7] <= add_sub_taf:auto_generated.result[7]
result[8] <= add_sub_taf:auto_generated.result[8]
result[9] <= add_sub_taf:auto_generated.result[9]
result[10] <= add_sub_taf:auto_generated.result[10]
result[11] <= add_sub_taf:auto_generated.result[11]
result[12] <= add_sub_taf:auto_generated.result[12]
cout <= add_sub_taf:auto_generated.cout
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_taf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_6jf:auto_generated.dataa[0]
dataa[1] => add_sub_6jf:auto_generated.dataa[1]
dataa[2] => add_sub_6jf:auto_generated.dataa[2]
dataa[3] => add_sub_6jf:auto_generated.dataa[3]
dataa[4] => add_sub_6jf:auto_generated.dataa[4]
dataa[5] => add_sub_6jf:auto_generated.dataa[5]
dataa[6] => add_sub_6jf:auto_generated.dataa[6]
dataa[7] => add_sub_6jf:auto_generated.dataa[7]
dataa[8] => add_sub_6jf:auto_generated.dataa[8]
dataa[9] => add_sub_6jf:auto_generated.dataa[9]
dataa[10] => add_sub_6jf:auto_generated.dataa[10]
dataa[11] => add_sub_6jf:auto_generated.dataa[11]
dataa[12] => add_sub_6jf:auto_generated.dataa[12]
datab[0] => add_sub_6jf:auto_generated.datab[0]
datab[1] => add_sub_6jf:auto_generated.datab[1]
datab[2] => add_sub_6jf:auto_generated.datab[2]
datab[3] => add_sub_6jf:auto_generated.datab[3]
datab[4] => add_sub_6jf:auto_generated.datab[4]
datab[5] => add_sub_6jf:auto_generated.datab[5]
datab[6] => add_sub_6jf:auto_generated.datab[6]
datab[7] => add_sub_6jf:auto_generated.datab[7]
datab[8] => add_sub_6jf:auto_generated.datab[8]
datab[9] => add_sub_6jf:auto_generated.datab[9]
datab[10] => add_sub_6jf:auto_generated.datab[10]
datab[11] => add_sub_6jf:auto_generated.datab[11]
datab[12] => add_sub_6jf:auto_generated.datab[12]
cin => add_sub_6jf:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6jf:auto_generated.result[0]
result[1] <= add_sub_6jf:auto_generated.result[1]
result[2] <= add_sub_6jf:auto_generated.result[2]
result[3] <= add_sub_6jf:auto_generated.result[3]
result[4] <= add_sub_6jf:auto_generated.result[4]
result[5] <= add_sub_6jf:auto_generated.result[5]
result[6] <= add_sub_6jf:auto_generated.result[6]
result[7] <= add_sub_6jf:auto_generated.result[7]
result[8] <= add_sub_6jf:auto_generated.result[8]
result[9] <= add_sub_6jf:auto_generated.result[9]
result[10] <= add_sub_6jf:auto_generated.result[10]
result[11] <= add_sub_6jf:auto_generated.result[11]
result[12] <= add_sub_6jf:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_aag:auto_generated.dataa[0]
dataa[1] => cmpr_aag:auto_generated.dataa[1]
dataa[2] => cmpr_aag:auto_generated.dataa[2]
dataa[3] => cmpr_aag:auto_generated.dataa[3]
dataa[4] => cmpr_aag:auto_generated.dataa[4]
dataa[5] => cmpr_aag:auto_generated.dataa[5]
datab[0] => cmpr_aag:auto_generated.datab[0]
datab[1] => cmpr_aag:auto_generated.datab[1]
datab[2] => cmpr_aag:auto_generated.datab[2]
datab[3] => cmpr_aag:auto_generated.datab[3]
datab[4] => cmpr_aag:auto_generated.datab[4]
datab[5] => cmpr_aag:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_aag:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lights|nios_system:DUT|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|lights|nios_system:DUT|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN7
cpu_0_data_master_address_to_slave[4] => Equal0.IN21
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN6
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN9
cpu_0_data_master_address_to_slave[22] => Equal0.IN8
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|keys_s1_arbitrator:the_keys_s1
clk => d1_keys_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => keys_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => keys_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_keys_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_keys_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_keys_s1.IN1
cpu_0_data_master_read => keys_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_keys_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_keys_s1.IN1
cpu_0_data_master_write => keys_s1_write_n.IN1
cpu_0_data_master_writedata[0] => keys_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => keys_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => keys_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => keys_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => keys_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => keys_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => keys_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => keys_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => keys_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => keys_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => keys_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => keys_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => keys_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => keys_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => keys_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => keys_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => keys_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => keys_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => keys_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => keys_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => keys_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => keys_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => keys_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => keys_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => keys_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => keys_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => keys_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => keys_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => keys_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => keys_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => keys_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => keys_s1_writedata[31].DATAIN
keys_s1_readdata[0] => keys_s1_readdata_from_sa[0].DATAIN
keys_s1_readdata[1] => keys_s1_readdata_from_sa[1].DATAIN
keys_s1_readdata[2] => keys_s1_readdata_from_sa[2].DATAIN
keys_s1_readdata[3] => keys_s1_readdata_from_sa[3].DATAIN
keys_s1_readdata[4] => keys_s1_readdata_from_sa[4].DATAIN
keys_s1_readdata[5] => keys_s1_readdata_from_sa[5].DATAIN
keys_s1_readdata[6] => keys_s1_readdata_from_sa[6].DATAIN
keys_s1_readdata[7] => keys_s1_readdata_from_sa[7].DATAIN
keys_s1_readdata[8] => keys_s1_readdata_from_sa[8].DATAIN
keys_s1_readdata[9] => keys_s1_readdata_from_sa[9].DATAIN
keys_s1_readdata[10] => keys_s1_readdata_from_sa[10].DATAIN
keys_s1_readdata[11] => keys_s1_readdata_from_sa[11].DATAIN
keys_s1_readdata[12] => keys_s1_readdata_from_sa[12].DATAIN
keys_s1_readdata[13] => keys_s1_readdata_from_sa[13].DATAIN
keys_s1_readdata[14] => keys_s1_readdata_from_sa[14].DATAIN
keys_s1_readdata[15] => keys_s1_readdata_from_sa[15].DATAIN
keys_s1_readdata[16] => keys_s1_readdata_from_sa[16].DATAIN
keys_s1_readdata[17] => keys_s1_readdata_from_sa[17].DATAIN
keys_s1_readdata[18] => keys_s1_readdata_from_sa[18].DATAIN
keys_s1_readdata[19] => keys_s1_readdata_from_sa[19].DATAIN
keys_s1_readdata[20] => keys_s1_readdata_from_sa[20].DATAIN
keys_s1_readdata[21] => keys_s1_readdata_from_sa[21].DATAIN
keys_s1_readdata[22] => keys_s1_readdata_from_sa[22].DATAIN
keys_s1_readdata[23] => keys_s1_readdata_from_sa[23].DATAIN
keys_s1_readdata[24] => keys_s1_readdata_from_sa[24].DATAIN
keys_s1_readdata[25] => keys_s1_readdata_from_sa[25].DATAIN
keys_s1_readdata[26] => keys_s1_readdata_from_sa[26].DATAIN
keys_s1_readdata[27] => keys_s1_readdata_from_sa[27].DATAIN
keys_s1_readdata[28] => keys_s1_readdata_from_sa[28].DATAIN
keys_s1_readdata[29] => keys_s1_readdata_from_sa[29].DATAIN
keys_s1_readdata[30] => keys_s1_readdata_from_sa[30].DATAIN
keys_s1_readdata[31] => keys_s1_readdata_from_sa[31].DATAIN
reset_n => keys_s1_reset_n.DATAIN
reset_n => d1_keys_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_keys_s1 <= cpu_0_data_master_qualified_request_keys_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_keys_s1 <= cpu_0_data_master_qualified_request_keys_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_keys_s1 <= cpu_0_data_master_read_data_valid_keys_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_keys_s1 <= cpu_0_data_master_requests_keys_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_keys_s1_end_xfer <= d1_keys_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_chipselect <= cpu_0_data_master_qualified_request_keys_s1.DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[0] <= keys_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[1] <= keys_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[2] <= keys_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[3] <= keys_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[4] <= keys_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[5] <= keys_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[6] <= keys_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[7] <= keys_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[8] <= keys_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[9] <= keys_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[10] <= keys_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[11] <= keys_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[12] <= keys_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[13] <= keys_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[14] <= keys_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[15] <= keys_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[16] <= keys_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[17] <= keys_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[18] <= keys_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[19] <= keys_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[20] <= keys_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[21] <= keys_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[22] <= keys_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[23] <= keys_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[24] <= keys_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[25] <= keys_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[26] <= keys_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[27] <= keys_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[28] <= keys_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[29] <= keys_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[30] <= keys_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_readdata_from_sa[31] <= keys_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
keys_s1_write_n <= keys_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
keys_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|keys:the_keys
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN60
chipselect => edge_capture_wr_strobe.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
write_n => edge_capture_wr_strobe.IN1
writedata[0] => ~NO_FANOUT~
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave
clk => lcd_0_control_slave_wait_counter[0].CLK
clk => lcd_0_control_slave_wait_counter[1].CLK
clk => lcd_0_control_slave_wait_counter[2].CLK
clk => lcd_0_control_slave_wait_counter[3].CLK
clk => lcd_0_control_slave_wait_counter[4].CLK
clk => lcd_0_control_slave_wait_counter[5].CLK
clk => d1_lcd_0_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => lcd_0_control_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => lcd_0_control_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => lcd_0_control_slave_pretend_byte_enable.DATAB
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_lcd_0_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_lcd_0_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_lcd_0_control_slave.IN1
cpu_0_data_master_read => lcd_0_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_lcd_0_control_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_lcd_0_control_slave.IN1
cpu_0_data_master_write => lcd_0_control_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => lcd_0_control_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => lcd_0_control_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => lcd_0_control_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => lcd_0_control_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => lcd_0_control_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => lcd_0_control_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => lcd_0_control_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => lcd_0_control_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
lcd_0_control_slave_readdata[0] => lcd_0_control_slave_readdata_from_sa[0].DATAIN
lcd_0_control_slave_readdata[1] => lcd_0_control_slave_readdata_from_sa[1].DATAIN
lcd_0_control_slave_readdata[2] => lcd_0_control_slave_readdata_from_sa[2].DATAIN
lcd_0_control_slave_readdata[3] => lcd_0_control_slave_readdata_from_sa[3].DATAIN
lcd_0_control_slave_readdata[4] => lcd_0_control_slave_readdata_from_sa[4].DATAIN
lcd_0_control_slave_readdata[5] => lcd_0_control_slave_readdata_from_sa[5].DATAIN
lcd_0_control_slave_readdata[6] => lcd_0_control_slave_readdata_from_sa[6].DATAIN
lcd_0_control_slave_readdata[7] => lcd_0_control_slave_readdata_from_sa[7].DATAIN
reset_n => lcd_0_control_slave_reset_n.DATAIN
reset_n => lcd_0_control_slave_wait_counter[0].ACLR
reset_n => lcd_0_control_slave_wait_counter[1].ACLR
reset_n => lcd_0_control_slave_wait_counter[2].ACLR
reset_n => lcd_0_control_slave_wait_counter[3].ACLR
reset_n => lcd_0_control_slave_wait_counter[4].ACLR
reset_n => lcd_0_control_slave_wait_counter[5].ACLR
reset_n => d1_lcd_0_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_lcd_0_control_slave <= cpu_0_data_master_qualified_request_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_lcd_0_control_slave <= cpu_0_data_master_qualified_request_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_lcd_0_control_slave <= cpu_0_data_master_read_data_valid_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_lcd_0_control_slave <= cpu_0_data_master_requests_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_0_control_slave_end_xfer <= d1_lcd_0_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_begintransfer <= lcd_0_control_slave_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_read <= lcd_0_control_slave_read.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[0] <= lcd_0_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[1] <= lcd_0_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[2] <= lcd_0_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[3] <= lcd_0_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[4] <= lcd_0_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[5] <= lcd_0_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[6] <= lcd_0_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[7] <= lcd_0_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_wait_counter_eq_0 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_write <= lcd_0_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|lcd_0:the_lcd_0
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[7].OE
address[0] => LCD_data[6].OE
address[0] => LCD_data[5].OE
address[0] => LCD_data[4].OE
address[0] => LCD_data[3].OE
address[0] => LCD_data[2].OE
address[0] => LCD_data[1].OE
address[0] => LCD_data[0].OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
clk => ~NO_FANOUT~
read => LCD_E.IN0
reset_n => ~NO_FANOUT~
write => LCD_E.IN1
writedata[0] => LCD_data[0].DATAIN
writedata[1] => LCD_data[1].DATAIN
writedata[2] => LCD_data[2].DATAIN
writedata[3] => LCD_data[3].DATAIN
writedata[4] => LCD_data[4].DATAIN
writedata[5] => LCD_data[5].DATAIN
writedata[6] => LCD_data[6].DATAIN
writedata[7] => LCD_data[7].DATAIN
LCD_E <= LCD_E.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <> LCD_data[0]
LCD_data[1] <> LCD_data[1]
LCD_data[2] <> LCD_data[2]
LCD_data[3] <> LCD_data[3]
LCD_data[4] <> LCD_data[4]
LCD_data[5] <> LCD_data[5]
LCD_data[6] <> LCD_data[6]
LCD_data[7] <> LCD_data[7]
readdata[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|leds_s1_arbitrator:the_leds_s1
clk => d1_leds_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => leds_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => leds_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN16
cpu_0_data_master_address_to_slave[9] => Equal0.IN15
cpu_0_data_master_address_to_slave[10] => Equal0.IN14
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_leds_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_leds_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_leds_s1.IN1
cpu_0_data_master_read => leds_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_leds_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_leds_s1.IN1
cpu_0_data_master_write => leds_s1_write_n.IN1
cpu_0_data_master_writedata[0] => leds_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => leds_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => leds_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => leds_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => leds_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => leds_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => leds_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => leds_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => leds_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => leds_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => leds_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => leds_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => leds_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => leds_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => leds_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => leds_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => leds_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => leds_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => leds_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => leds_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => leds_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => leds_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => leds_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => leds_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => leds_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => leds_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => leds_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => leds_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => leds_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => leds_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => leds_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => leds_s1_writedata[31].DATAIN
leds_s1_readdata[0] => leds_s1_readdata_from_sa[0].DATAIN
leds_s1_readdata[1] => leds_s1_readdata_from_sa[1].DATAIN
leds_s1_readdata[2] => leds_s1_readdata_from_sa[2].DATAIN
leds_s1_readdata[3] => leds_s1_readdata_from_sa[3].DATAIN
leds_s1_readdata[4] => leds_s1_readdata_from_sa[4].DATAIN
leds_s1_readdata[5] => leds_s1_readdata_from_sa[5].DATAIN
leds_s1_readdata[6] => leds_s1_readdata_from_sa[6].DATAIN
leds_s1_readdata[7] => leds_s1_readdata_from_sa[7].DATAIN
leds_s1_readdata[8] => leds_s1_readdata_from_sa[8].DATAIN
leds_s1_readdata[9] => leds_s1_readdata_from_sa[9].DATAIN
leds_s1_readdata[10] => leds_s1_readdata_from_sa[10].DATAIN
leds_s1_readdata[11] => leds_s1_readdata_from_sa[11].DATAIN
leds_s1_readdata[12] => leds_s1_readdata_from_sa[12].DATAIN
leds_s1_readdata[13] => leds_s1_readdata_from_sa[13].DATAIN
leds_s1_readdata[14] => leds_s1_readdata_from_sa[14].DATAIN
leds_s1_readdata[15] => leds_s1_readdata_from_sa[15].DATAIN
leds_s1_readdata[16] => leds_s1_readdata_from_sa[16].DATAIN
leds_s1_readdata[17] => leds_s1_readdata_from_sa[17].DATAIN
leds_s1_readdata[18] => leds_s1_readdata_from_sa[18].DATAIN
leds_s1_readdata[19] => leds_s1_readdata_from_sa[19].DATAIN
leds_s1_readdata[20] => leds_s1_readdata_from_sa[20].DATAIN
leds_s1_readdata[21] => leds_s1_readdata_from_sa[21].DATAIN
leds_s1_readdata[22] => leds_s1_readdata_from_sa[22].DATAIN
leds_s1_readdata[23] => leds_s1_readdata_from_sa[23].DATAIN
leds_s1_readdata[24] => leds_s1_readdata_from_sa[24].DATAIN
leds_s1_readdata[25] => leds_s1_readdata_from_sa[25].DATAIN
leds_s1_readdata[26] => leds_s1_readdata_from_sa[26].DATAIN
leds_s1_readdata[27] => leds_s1_readdata_from_sa[27].DATAIN
leds_s1_readdata[28] => leds_s1_readdata_from_sa[28].DATAIN
leds_s1_readdata[29] => leds_s1_readdata_from_sa[29].DATAIN
leds_s1_readdata[30] => leds_s1_readdata_from_sa[30].DATAIN
leds_s1_readdata[31] => leds_s1_readdata_from_sa[31].DATAIN
reset_n => leds_s1_reset_n.DATAIN
reset_n => d1_leds_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_leds_s1 <= cpu_0_data_master_qualified_request_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_leds_s1 <= cpu_0_data_master_qualified_request_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_leds_s1 <= cpu_0_data_master_read_data_valid_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_leds_s1 <= cpu_0_data_master_requests_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_leds_s1_end_xfer <= d1_leds_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_chipselect <= cpu_0_data_master_qualified_request_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[0] <= leds_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[1] <= leds_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[2] <= leds_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[3] <= leds_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[4] <= leds_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[5] <= leds_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[6] <= leds_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[7] <= leds_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[8] <= leds_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[9] <= leds_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[10] <= leds_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[11] <= leds_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[12] <= leds_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[13] <= leds_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[14] <= leds_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[15] <= leds_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[16] <= leds_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[17] <= leds_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[18] <= leds_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[19] <= leds_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[20] <= leds_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[21] <= leds_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[22] <= leds_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[23] <= leds_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[24] <= leds_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[25] <= leds_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[26] <= leds_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[27] <= leds_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[28] <= leds_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[29] <= leds_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[30] <= leds_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[31] <= leds_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_write_n <= leds_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|leds:the_leds
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
writedata[18] => data_out[18].DATAIN
writedata[19] => data_out[19].DATAIN
writedata[20] => data_out[20].DATAIN
writedata[21] => data_out[21].DATAIN
writedata[22] => data_out[22].DATAIN
writedata[23] => data_out[23].DATAIN
writedata[24] => data_out[24].DATAIN
writedata[25] => data_out[25].DATAIN
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
out_port[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
out_port[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
out_port[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
out_port[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
out_port[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
out_port[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
out_port[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
out_port[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|lights|nios_system:DUT|nios_system_clock_0_in_arbitrator:the_nios_system_clock_0_in
clk => d1_nios_system_clock_0_in_end_xfer~reg0.CLK
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => nios_system_clock_0_in_nativeaddress[0].DATAIN
cpu_0_instruction_master_address_to_slave[2] => nios_system_clock_0_in_address[2].DATAIN
cpu_0_instruction_master_address_to_slave[3] => nios_system_clock_0_in_nativeaddress[1].DATAIN
cpu_0_instruction_master_address_to_slave[3] => nios_system_clock_0_in_address[3].DATAIN
cpu_0_instruction_master_address_to_slave[4] => nios_system_clock_0_in_nativeaddress[2].DATAIN
cpu_0_instruction_master_address_to_slave[4] => nios_system_clock_0_in_address[4].DATAIN
cpu_0_instruction_master_address_to_slave[5] => nios_system_clock_0_in_nativeaddress[3].DATAIN
cpu_0_instruction_master_address_to_slave[5] => nios_system_clock_0_in_address[5].DATAIN
cpu_0_instruction_master_address_to_slave[6] => nios_system_clock_0_in_nativeaddress[4].DATAIN
cpu_0_instruction_master_address_to_slave[6] => nios_system_clock_0_in_address[6].DATAIN
cpu_0_instruction_master_address_to_slave[7] => nios_system_clock_0_in_nativeaddress[5].DATAIN
cpu_0_instruction_master_address_to_slave[7] => nios_system_clock_0_in_address[7].DATAIN
cpu_0_instruction_master_address_to_slave[8] => nios_system_clock_0_in_nativeaddress[6].DATAIN
cpu_0_instruction_master_address_to_slave[8] => nios_system_clock_0_in_address[8].DATAIN
cpu_0_instruction_master_address_to_slave[9] => nios_system_clock_0_in_nativeaddress[7].DATAIN
cpu_0_instruction_master_address_to_slave[9] => nios_system_clock_0_in_address[9].DATAIN
cpu_0_instruction_master_address_to_slave[10] => nios_system_clock_0_in_nativeaddress[8].DATAIN
cpu_0_instruction_master_address_to_slave[10] => nios_system_clock_0_in_address[10].DATAIN
cpu_0_instruction_master_address_to_slave[11] => nios_system_clock_0_in_nativeaddress[9].DATAIN
cpu_0_instruction_master_address_to_slave[11] => nios_system_clock_0_in_address[11].DATAIN
cpu_0_instruction_master_address_to_slave[12] => nios_system_clock_0_in_nativeaddress[10].DATAIN
cpu_0_instruction_master_address_to_slave[12] => nios_system_clock_0_in_address[12].DATAIN
cpu_0_instruction_master_address_to_slave[13] => nios_system_clock_0_in_nativeaddress[11].DATAIN
cpu_0_instruction_master_address_to_slave[13] => nios_system_clock_0_in_address[13].DATAIN
cpu_0_instruction_master_address_to_slave[14] => nios_system_clock_0_in_nativeaddress[12].DATAIN
cpu_0_instruction_master_address_to_slave[14] => nios_system_clock_0_in_address[14].DATAIN
cpu_0_instruction_master_address_to_slave[15] => nios_system_clock_0_in_nativeaddress[13].DATAIN
cpu_0_instruction_master_address_to_slave[15] => nios_system_clock_0_in_address[15].DATAIN
cpu_0_instruction_master_address_to_slave[16] => nios_system_clock_0_in_nativeaddress[14].DATAIN
cpu_0_instruction_master_address_to_slave[16] => nios_system_clock_0_in_address[16].DATAIN
cpu_0_instruction_master_address_to_slave[17] => nios_system_clock_0_in_nativeaddress[15].DATAIN
cpu_0_instruction_master_address_to_slave[17] => nios_system_clock_0_in_address[17].DATAIN
cpu_0_instruction_master_address_to_slave[18] => nios_system_clock_0_in_nativeaddress[16].DATAIN
cpu_0_instruction_master_address_to_slave[18] => nios_system_clock_0_in_address[18].DATAIN
cpu_0_instruction_master_address_to_slave[19] => nios_system_clock_0_in_nativeaddress[17].DATAIN
cpu_0_instruction_master_address_to_slave[19] => nios_system_clock_0_in_address[19].DATAIN
cpu_0_instruction_master_address_to_slave[20] => nios_system_clock_0_in_nativeaddress[18].DATAIN
cpu_0_instruction_master_address_to_slave[20] => nios_system_clock_0_in_address[20].DATAIN
cpu_0_instruction_master_address_to_slave[21] => nios_system_clock_0_in_nativeaddress[19].DATAIN
cpu_0_instruction_master_address_to_slave[21] => nios_system_clock_0_in_address[21].DATAIN
cpu_0_instruction_master_address_to_slave[22] => nios_system_clock_0_in_nativeaddress[20].DATAIN
cpu_0_instruction_master_address_to_slave[22] => nios_system_clock_0_in_address[22].DATAIN
cpu_0_instruction_master_address_to_slave[23] => nios_system_clock_0_in_nativeaddress[21].DATAIN
cpu_0_instruction_master_address_to_slave[23] => Equal0.IN0
cpu_0_instruction_master_address_to_slave[24] => Equal0.IN1
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => nios_system_clock_0_in_address[1].DATAIN
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_nios_system_clock_0_in.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_nios_system_clock_0_in.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_nios_system_clock_0_in.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_nios_system_clock_0_in.IN1
cpu_0_instruction_master_read => nios_system_clock_0_in_read.IN1
cpu_0_instruction_master_read => nios_system_clock_0_in_in_a_read_cycle.IN1
nios_system_clock_0_in_endofpacket => nios_system_clock_0_in_endofpacket_from_sa.DATAIN
nios_system_clock_0_in_readdata[0] => nios_system_clock_0_in_readdata_from_sa[0].DATAIN
nios_system_clock_0_in_readdata[1] => nios_system_clock_0_in_readdata_from_sa[1].DATAIN
nios_system_clock_0_in_readdata[2] => nios_system_clock_0_in_readdata_from_sa[2].DATAIN
nios_system_clock_0_in_readdata[3] => nios_system_clock_0_in_readdata_from_sa[3].DATAIN
nios_system_clock_0_in_readdata[4] => nios_system_clock_0_in_readdata_from_sa[4].DATAIN
nios_system_clock_0_in_readdata[5] => nios_system_clock_0_in_readdata_from_sa[5].DATAIN
nios_system_clock_0_in_readdata[6] => nios_system_clock_0_in_readdata_from_sa[6].DATAIN
nios_system_clock_0_in_readdata[7] => nios_system_clock_0_in_readdata_from_sa[7].DATAIN
nios_system_clock_0_in_readdata[8] => nios_system_clock_0_in_readdata_from_sa[8].DATAIN
nios_system_clock_0_in_readdata[9] => nios_system_clock_0_in_readdata_from_sa[9].DATAIN
nios_system_clock_0_in_readdata[10] => nios_system_clock_0_in_readdata_from_sa[10].DATAIN
nios_system_clock_0_in_readdata[11] => nios_system_clock_0_in_readdata_from_sa[11].DATAIN
nios_system_clock_0_in_readdata[12] => nios_system_clock_0_in_readdata_from_sa[12].DATAIN
nios_system_clock_0_in_readdata[13] => nios_system_clock_0_in_readdata_from_sa[13].DATAIN
nios_system_clock_0_in_readdata[14] => nios_system_clock_0_in_readdata_from_sa[14].DATAIN
nios_system_clock_0_in_readdata[15] => nios_system_clock_0_in_readdata_from_sa[15].DATAIN
nios_system_clock_0_in_waitrequest => nios_system_clock_0_in_waits_for_read.IN1
nios_system_clock_0_in_waitrequest => nios_system_clock_0_in_waitrequest_from_sa.DATAIN
reset_n => nios_system_clock_0_in_reset_n.DATAIN
reset_n => d1_nios_system_clock_0_in_end_xfer~reg0.PRESET
cpu_0_instruction_master_granted_nios_system_clock_0_in <= cpu_0_instruction_master_qualified_request_nios_system_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_nios_system_clock_0_in <= cpu_0_instruction_master_qualified_request_nios_system_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_nios_system_clock_0_in <= cpu_0_instruction_master_read_data_valid_nios_system_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_nios_system_clock_0_in <= cpu_0_instruction_master_requests_nios_system_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
d1_nios_system_clock_0_in_end_xfer <= d1_nios_system_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[0] <= <GND>
nios_system_clock_0_in_address[1] <= cpu_0_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[2] <= cpu_0_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[3] <= cpu_0_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[4] <= cpu_0_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[5] <= cpu_0_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[6] <= cpu_0_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[7] <= cpu_0_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[8] <= cpu_0_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[9] <= cpu_0_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[10] <= cpu_0_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[11] <= cpu_0_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[12] <= cpu_0_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[13] <= cpu_0_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[14] <= cpu_0_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[15] <= cpu_0_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[16] <= cpu_0_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[17] <= cpu_0_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[18] <= cpu_0_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[19] <= cpu_0_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[20] <= cpu_0_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[21] <= cpu_0_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_address[22] <= cpu_0_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_byteenable[0] <= <VCC>
nios_system_clock_0_in_byteenable[1] <= <VCC>
nios_system_clock_0_in_endofpacket_from_sa <= nios_system_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[0] <= cpu_0_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[1] <= cpu_0_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[2] <= cpu_0_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[3] <= cpu_0_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[4] <= cpu_0_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[5] <= cpu_0_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[6] <= cpu_0_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[7] <= cpu_0_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[8] <= cpu_0_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[9] <= cpu_0_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[10] <= cpu_0_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[11] <= cpu_0_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[12] <= cpu_0_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[13] <= cpu_0_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[14] <= cpu_0_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[15] <= cpu_0_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[16] <= cpu_0_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[17] <= cpu_0_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[18] <= cpu_0_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[19] <= cpu_0_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[20] <= cpu_0_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_nativeaddress[21] <= cpu_0_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_read <= nios_system_clock_0_in_read.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[0] <= nios_system_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[1] <= nios_system_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[2] <= nios_system_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[3] <= nios_system_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[4] <= nios_system_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[5] <= nios_system_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[6] <= nios_system_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[7] <= nios_system_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[8] <= nios_system_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[9] <= nios_system_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[10] <= nios_system_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[11] <= nios_system_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[12] <= nios_system_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[13] <= nios_system_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[14] <= nios_system_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_readdata_from_sa[15] <= nios_system_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_waitrequest_from_sa <= nios_system_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_in_write <= <GND>


|lights|nios_system:DUT|nios_system_clock_0_out_arbitrator:the_nios_system_clock_0_out
clk => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
nios_system_clock_0_out_address[0] => nios_system_clock_0_out_address_to_slave[0].DATAIN
nios_system_clock_0_out_address[1] => nios_system_clock_0_out_address_to_slave[1].DATAIN
nios_system_clock_0_out_address[2] => nios_system_clock_0_out_address_to_slave[2].DATAIN
nios_system_clock_0_out_address[3] => nios_system_clock_0_out_address_to_slave[3].DATAIN
nios_system_clock_0_out_address[4] => nios_system_clock_0_out_address_to_slave[4].DATAIN
nios_system_clock_0_out_address[5] => nios_system_clock_0_out_address_to_slave[5].DATAIN
nios_system_clock_0_out_address[6] => nios_system_clock_0_out_address_to_slave[6].DATAIN
nios_system_clock_0_out_address[7] => nios_system_clock_0_out_address_to_slave[7].DATAIN
nios_system_clock_0_out_address[8] => nios_system_clock_0_out_address_to_slave[8].DATAIN
nios_system_clock_0_out_address[9] => nios_system_clock_0_out_address_to_slave[9].DATAIN
nios_system_clock_0_out_address[10] => nios_system_clock_0_out_address_to_slave[10].DATAIN
nios_system_clock_0_out_address[11] => nios_system_clock_0_out_address_to_slave[11].DATAIN
nios_system_clock_0_out_address[12] => nios_system_clock_0_out_address_to_slave[12].DATAIN
nios_system_clock_0_out_address[13] => nios_system_clock_0_out_address_to_slave[13].DATAIN
nios_system_clock_0_out_address[14] => nios_system_clock_0_out_address_to_slave[14].DATAIN
nios_system_clock_0_out_address[15] => nios_system_clock_0_out_address_to_slave[15].DATAIN
nios_system_clock_0_out_address[16] => nios_system_clock_0_out_address_to_slave[16].DATAIN
nios_system_clock_0_out_address[17] => nios_system_clock_0_out_address_to_slave[17].DATAIN
nios_system_clock_0_out_address[18] => nios_system_clock_0_out_address_to_slave[18].DATAIN
nios_system_clock_0_out_address[19] => nios_system_clock_0_out_address_to_slave[19].DATAIN
nios_system_clock_0_out_address[20] => nios_system_clock_0_out_address_to_slave[20].DATAIN
nios_system_clock_0_out_address[21] => nios_system_clock_0_out_address_to_slave[21].DATAIN
nios_system_clock_0_out_address[22] => nios_system_clock_0_out_address_to_slave[22].DATAIN
nios_system_clock_0_out_byteenable[0] => ~NO_FANOUT~
nios_system_clock_0_out_byteenable[1] => ~NO_FANOUT~
nios_system_clock_0_out_granted_sdram_0_s1 => r_3.IN0
nios_system_clock_0_out_qualified_request_sdram_0_s1 => r_3.IN0
nios_system_clock_0_out_qualified_request_sdram_0_s1 => r_3.IN1
nios_system_clock_0_out_qualified_request_sdram_0_s1 => r_3.IN0
nios_system_clock_0_out_qualified_request_sdram_0_s1 => r_3.IN1
nios_system_clock_0_out_read => r_3.IN0
nios_system_clock_0_out_read => r_3.IN0
nios_system_clock_0_out_read => r_3.IN1
nios_system_clock_0_out_read_data_valid_sdram_0_s1 => r_3.IN1
nios_system_clock_0_out_read_data_valid_sdram_0_s1 => r_3.IN1
nios_system_clock_0_out_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
nios_system_clock_0_out_requests_sdram_0_s1 => r_3.IN1
nios_system_clock_0_out_write => r_3.IN1
nios_system_clock_0_out_writedata[0] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[1] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[2] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[3] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[4] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[5] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[6] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[7] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[8] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[9] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[10] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[11] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[12] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[13] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[14] => ~NO_FANOUT~
nios_system_clock_0_out_writedata[15] => ~NO_FANOUT~
reset_n => nios_system_clock_0_out_reset_n.DATAIN
sdram_0_s1_readdata_from_sa[0] => nios_system_clock_0_out_readdata[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => nios_system_clock_0_out_readdata[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => nios_system_clock_0_out_readdata[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => nios_system_clock_0_out_readdata[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => nios_system_clock_0_out_readdata[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => nios_system_clock_0_out_readdata[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => nios_system_clock_0_out_readdata[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => nios_system_clock_0_out_readdata[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => nios_system_clock_0_out_readdata[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => nios_system_clock_0_out_readdata[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => nios_system_clock_0_out_readdata[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => nios_system_clock_0_out_readdata[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => nios_system_clock_0_out_readdata[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => nios_system_clock_0_out_readdata[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => nios_system_clock_0_out_readdata[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => nios_system_clock_0_out_readdata[15].DATAIN
sdram_0_s1_waitrequest_from_sa => r_3.IN1
nios_system_clock_0_out_address_to_slave[0] <= nios_system_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[1] <= nios_system_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[2] <= nios_system_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[3] <= nios_system_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[4] <= nios_system_clock_0_out_address[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[5] <= nios_system_clock_0_out_address[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[6] <= nios_system_clock_0_out_address[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[7] <= nios_system_clock_0_out_address[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[8] <= nios_system_clock_0_out_address[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[9] <= nios_system_clock_0_out_address[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[10] <= nios_system_clock_0_out_address[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[11] <= nios_system_clock_0_out_address[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[12] <= nios_system_clock_0_out_address[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[13] <= nios_system_clock_0_out_address[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[14] <= nios_system_clock_0_out_address[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[15] <= nios_system_clock_0_out_address[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[16] <= nios_system_clock_0_out_address[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[17] <= nios_system_clock_0_out_address[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[18] <= nios_system_clock_0_out_address[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[19] <= nios_system_clock_0_out_address[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[20] <= nios_system_clock_0_out_address[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[21] <= nios_system_clock_0_out_address[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_address_to_slave[22] <= nios_system_clock_0_out_address[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[0] <= sdram_0_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[1] <= sdram_0_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[2] <= sdram_0_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[3] <= sdram_0_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[4] <= sdram_0_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[5] <= sdram_0_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[6] <= sdram_0_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[7] <= sdram_0_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[8] <= sdram_0_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[9] <= sdram_0_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[10] <= sdram_0_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[11] <= sdram_0_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[12] <= sdram_0_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[13] <= sdram_0_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[14] <= sdram_0_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_readdata[15] <= sdram_0_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= master_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= master_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= master_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= master_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= master_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= master_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= master_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= master_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= master_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= master_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= master_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= master_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= master_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= master_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= master_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= master_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= master_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= master_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= master_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[3] <= master_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[4] <= master_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[5] <= master_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[6] <= master_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[7] <= master_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[8] <= master_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[9] <= master_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[10] <= master_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[11] <= master_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[12] <= master_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[13] <= master_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[14] <= master_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[15] <= master_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[16] <= master_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[17] <= master_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[18] <= master_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[19] <= master_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[20] <= master_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[21] <= master_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= nios_system_clock_0_master_FSM:master_FSM.master_read
master_write <= nios_system_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= nios_system_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= nios_system_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in
clk => d1_nios_system_clock_1_in_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => nios_system_clock_1_in_nativeaddress[0].DATAIN
cpu_0_data_master_address_to_slave[2] => nios_system_clock_1_in_address[2].DATAIN
cpu_0_data_master_address_to_slave[3] => nios_system_clock_1_in_nativeaddress[1].DATAIN
cpu_0_data_master_address_to_slave[3] => nios_system_clock_1_in_address[3].DATAIN
cpu_0_data_master_address_to_slave[4] => nios_system_clock_1_in_nativeaddress[2].DATAIN
cpu_0_data_master_address_to_slave[4] => nios_system_clock_1_in_address[4].DATAIN
cpu_0_data_master_address_to_slave[5] => nios_system_clock_1_in_nativeaddress[3].DATAIN
cpu_0_data_master_address_to_slave[5] => nios_system_clock_1_in_address[5].DATAIN
cpu_0_data_master_address_to_slave[6] => nios_system_clock_1_in_nativeaddress[4].DATAIN
cpu_0_data_master_address_to_slave[6] => nios_system_clock_1_in_address[6].DATAIN
cpu_0_data_master_address_to_slave[7] => nios_system_clock_1_in_nativeaddress[5].DATAIN
cpu_0_data_master_address_to_slave[7] => nios_system_clock_1_in_address[7].DATAIN
cpu_0_data_master_address_to_slave[8] => nios_system_clock_1_in_nativeaddress[6].DATAIN
cpu_0_data_master_address_to_slave[8] => nios_system_clock_1_in_address[8].DATAIN
cpu_0_data_master_address_to_slave[9] => nios_system_clock_1_in_nativeaddress[7].DATAIN
cpu_0_data_master_address_to_slave[9] => nios_system_clock_1_in_address[9].DATAIN
cpu_0_data_master_address_to_slave[10] => nios_system_clock_1_in_nativeaddress[8].DATAIN
cpu_0_data_master_address_to_slave[10] => nios_system_clock_1_in_address[10].DATAIN
cpu_0_data_master_address_to_slave[11] => nios_system_clock_1_in_nativeaddress[9].DATAIN
cpu_0_data_master_address_to_slave[11] => nios_system_clock_1_in_address[11].DATAIN
cpu_0_data_master_address_to_slave[12] => nios_system_clock_1_in_nativeaddress[10].DATAIN
cpu_0_data_master_address_to_slave[12] => nios_system_clock_1_in_address[12].DATAIN
cpu_0_data_master_address_to_slave[13] => nios_system_clock_1_in_nativeaddress[11].DATAIN
cpu_0_data_master_address_to_slave[13] => nios_system_clock_1_in_address[13].DATAIN
cpu_0_data_master_address_to_slave[14] => nios_system_clock_1_in_nativeaddress[12].DATAIN
cpu_0_data_master_address_to_slave[14] => nios_system_clock_1_in_address[14].DATAIN
cpu_0_data_master_address_to_slave[15] => nios_system_clock_1_in_nativeaddress[13].DATAIN
cpu_0_data_master_address_to_slave[15] => nios_system_clock_1_in_address[15].DATAIN
cpu_0_data_master_address_to_slave[16] => nios_system_clock_1_in_nativeaddress[14].DATAIN
cpu_0_data_master_address_to_slave[16] => nios_system_clock_1_in_address[16].DATAIN
cpu_0_data_master_address_to_slave[17] => nios_system_clock_1_in_nativeaddress[15].DATAIN
cpu_0_data_master_address_to_slave[17] => nios_system_clock_1_in_address[17].DATAIN
cpu_0_data_master_address_to_slave[18] => nios_system_clock_1_in_nativeaddress[16].DATAIN
cpu_0_data_master_address_to_slave[18] => nios_system_clock_1_in_address[18].DATAIN
cpu_0_data_master_address_to_slave[19] => nios_system_clock_1_in_nativeaddress[17].DATAIN
cpu_0_data_master_address_to_slave[19] => nios_system_clock_1_in_address[19].DATAIN
cpu_0_data_master_address_to_slave[20] => nios_system_clock_1_in_nativeaddress[18].DATAIN
cpu_0_data_master_address_to_slave[20] => nios_system_clock_1_in_address[20].DATAIN
cpu_0_data_master_address_to_slave[21] => nios_system_clock_1_in_nativeaddress[19].DATAIN
cpu_0_data_master_address_to_slave[21] => nios_system_clock_1_in_address[21].DATAIN
cpu_0_data_master_address_to_slave[22] => nios_system_clock_1_in_nativeaddress[20].DATAIN
cpu_0_data_master_address_to_slave[22] => nios_system_clock_1_in_address[22].DATAIN
cpu_0_data_master_address_to_slave[23] => nios_system_clock_1_in_nativeaddress[21].DATAIN
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_address_to_slave[24] => Equal0.IN1
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_nios_system_clock_1_in.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_nios_system_clock_1_in.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_nios_system_clock_1_in.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_nios_system_clock_1_in.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => nios_system_clock_1_in_address[1].DATAIN
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_nios_system_clock_1_in.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_nios_system_clock_1_in.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => nios_system_clock_1_in_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => nios_system_clock_1_in_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => nios_system_clock_1_in_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => nios_system_clock_1_in_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => nios_system_clock_1_in_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => nios_system_clock_1_in_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => nios_system_clock_1_in_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => nios_system_clock_1_in_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => nios_system_clock_1_in_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => nios_system_clock_1_in_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => nios_system_clock_1_in_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => nios_system_clock_1_in_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => nios_system_clock_1_in_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => nios_system_clock_1_in_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => nios_system_clock_1_in_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => nios_system_clock_1_in_writedata[15].DATAIN
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_nios_system_clock_1_in.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_nios_system_clock_1_in.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_nios_system_clock_1_in.IN1
cpu_0_data_master_read => nios_system_clock_1_in_read.IN1
cpu_0_data_master_read => nios_system_clock_1_in_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_nios_system_clock_1_in.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_nios_system_clock_1_in.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_nios_system_clock_1_in.IN1
cpu_0_data_master_write => nios_system_clock_1_in_write.IN1
cpu_0_data_master_write => nios_system_clock_1_in_in_a_write_cycle.IN1
nios_system_clock_1_in_endofpacket => nios_system_clock_1_in_endofpacket_from_sa.DATAIN
nios_system_clock_1_in_readdata[0] => nios_system_clock_1_in_readdata_from_sa[0].DATAIN
nios_system_clock_1_in_readdata[1] => nios_system_clock_1_in_readdata_from_sa[1].DATAIN
nios_system_clock_1_in_readdata[2] => nios_system_clock_1_in_readdata_from_sa[2].DATAIN
nios_system_clock_1_in_readdata[3] => nios_system_clock_1_in_readdata_from_sa[3].DATAIN
nios_system_clock_1_in_readdata[4] => nios_system_clock_1_in_readdata_from_sa[4].DATAIN
nios_system_clock_1_in_readdata[5] => nios_system_clock_1_in_readdata_from_sa[5].DATAIN
nios_system_clock_1_in_readdata[6] => nios_system_clock_1_in_readdata_from_sa[6].DATAIN
nios_system_clock_1_in_readdata[7] => nios_system_clock_1_in_readdata_from_sa[7].DATAIN
nios_system_clock_1_in_readdata[8] => nios_system_clock_1_in_readdata_from_sa[8].DATAIN
nios_system_clock_1_in_readdata[9] => nios_system_clock_1_in_readdata_from_sa[9].DATAIN
nios_system_clock_1_in_readdata[10] => nios_system_clock_1_in_readdata_from_sa[10].DATAIN
nios_system_clock_1_in_readdata[11] => nios_system_clock_1_in_readdata_from_sa[11].DATAIN
nios_system_clock_1_in_readdata[12] => nios_system_clock_1_in_readdata_from_sa[12].DATAIN
nios_system_clock_1_in_readdata[13] => nios_system_clock_1_in_readdata_from_sa[13].DATAIN
nios_system_clock_1_in_readdata[14] => nios_system_clock_1_in_readdata_from_sa[14].DATAIN
nios_system_clock_1_in_readdata[15] => nios_system_clock_1_in_readdata_from_sa[15].DATAIN
nios_system_clock_1_in_waitrequest => nios_system_clock_1_in_waits_for_read.IN1
nios_system_clock_1_in_waitrequest => nios_system_clock_1_in_waits_for_write.IN1
nios_system_clock_1_in_waitrequest => nios_system_clock_1_in_waitrequest_from_sa.DATAIN
reset_n => nios_system_clock_1_in_reset_n.DATAIN
reset_n => d1_nios_system_clock_1_in_end_xfer~reg0.PRESET
cpu_0_data_master_byteenable_nios_system_clock_1_in[0] <= cpu_0_data_master_byteenable_nios_system_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_nios_system_clock_1_in[1] <= cpu_0_data_master_byteenable_nios_system_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_nios_system_clock_1_in <= cpu_0_data_master_qualified_request_nios_system_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_nios_system_clock_1_in <= cpu_0_data_master_qualified_request_nios_system_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_nios_system_clock_1_in <= cpu_0_data_master_read_data_valid_nios_system_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_nios_system_clock_1_in <= cpu_0_data_master_requests_nios_system_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
d1_nios_system_clock_1_in_end_xfer <= d1_nios_system_clock_1_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[0] <= <GND>
nios_system_clock_1_in_address[1] <= cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[2] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[3] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[4] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[5] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[6] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[7] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[8] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[9] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[10] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[11] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[12] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[13] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[14] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[15] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[16] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[17] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[18] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[19] <= cpu_0_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[20] <= cpu_0_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[21] <= cpu_0_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_address[22] <= cpu_0_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_byteenable[0] <= nios_system_clock_1_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_byteenable[1] <= nios_system_clock_1_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_endofpacket_from_sa <= nios_system_clock_1_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[8] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[9] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[10] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[11] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[12] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[13] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[14] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[15] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[16] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[17] <= cpu_0_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[18] <= cpu_0_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[19] <= cpu_0_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[20] <= cpu_0_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_nativeaddress[21] <= cpu_0_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_read <= nios_system_clock_1_in_read.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[0] <= nios_system_clock_1_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[1] <= nios_system_clock_1_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[2] <= nios_system_clock_1_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[3] <= nios_system_clock_1_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[4] <= nios_system_clock_1_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[5] <= nios_system_clock_1_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[6] <= nios_system_clock_1_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[7] <= nios_system_clock_1_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[8] <= nios_system_clock_1_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[9] <= nios_system_clock_1_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[10] <= nios_system_clock_1_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[11] <= nios_system_clock_1_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[12] <= nios_system_clock_1_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[13] <= nios_system_clock_1_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[14] <= nios_system_clock_1_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_readdata_from_sa[15] <= nios_system_clock_1_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_waitrequest_from_sa <= nios_system_clock_1_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_write <= nios_system_clock_1_in_write.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_in_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1_out_arbitrator:the_nios_system_clock_1_out
clk => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
nios_system_clock_1_out_address[0] => nios_system_clock_1_out_address_to_slave[0].DATAIN
nios_system_clock_1_out_address[1] => nios_system_clock_1_out_address_to_slave[1].DATAIN
nios_system_clock_1_out_address[2] => nios_system_clock_1_out_address_to_slave[2].DATAIN
nios_system_clock_1_out_address[3] => nios_system_clock_1_out_address_to_slave[3].DATAIN
nios_system_clock_1_out_address[4] => nios_system_clock_1_out_address_to_slave[4].DATAIN
nios_system_clock_1_out_address[5] => nios_system_clock_1_out_address_to_slave[5].DATAIN
nios_system_clock_1_out_address[6] => nios_system_clock_1_out_address_to_slave[6].DATAIN
nios_system_clock_1_out_address[7] => nios_system_clock_1_out_address_to_slave[7].DATAIN
nios_system_clock_1_out_address[8] => nios_system_clock_1_out_address_to_slave[8].DATAIN
nios_system_clock_1_out_address[9] => nios_system_clock_1_out_address_to_slave[9].DATAIN
nios_system_clock_1_out_address[10] => nios_system_clock_1_out_address_to_slave[10].DATAIN
nios_system_clock_1_out_address[11] => nios_system_clock_1_out_address_to_slave[11].DATAIN
nios_system_clock_1_out_address[12] => nios_system_clock_1_out_address_to_slave[12].DATAIN
nios_system_clock_1_out_address[13] => nios_system_clock_1_out_address_to_slave[13].DATAIN
nios_system_clock_1_out_address[14] => nios_system_clock_1_out_address_to_slave[14].DATAIN
nios_system_clock_1_out_address[15] => nios_system_clock_1_out_address_to_slave[15].DATAIN
nios_system_clock_1_out_address[16] => nios_system_clock_1_out_address_to_slave[16].DATAIN
nios_system_clock_1_out_address[17] => nios_system_clock_1_out_address_to_slave[17].DATAIN
nios_system_clock_1_out_address[18] => nios_system_clock_1_out_address_to_slave[18].DATAIN
nios_system_clock_1_out_address[19] => nios_system_clock_1_out_address_to_slave[19].DATAIN
nios_system_clock_1_out_address[20] => nios_system_clock_1_out_address_to_slave[20].DATAIN
nios_system_clock_1_out_address[21] => nios_system_clock_1_out_address_to_slave[21].DATAIN
nios_system_clock_1_out_address[22] => nios_system_clock_1_out_address_to_slave[22].DATAIN
nios_system_clock_1_out_byteenable[0] => ~NO_FANOUT~
nios_system_clock_1_out_byteenable[1] => ~NO_FANOUT~
nios_system_clock_1_out_granted_sdram_0_s1 => r_3.IN0
nios_system_clock_1_out_qualified_request_sdram_0_s1 => r_3.IN0
nios_system_clock_1_out_qualified_request_sdram_0_s1 => r_3.IN1
nios_system_clock_1_out_qualified_request_sdram_0_s1 => r_3.IN0
nios_system_clock_1_out_qualified_request_sdram_0_s1 => r_3.IN1
nios_system_clock_1_out_read => r_3.IN0
nios_system_clock_1_out_read => r_3.IN0
nios_system_clock_1_out_read => r_3.IN1
nios_system_clock_1_out_read_data_valid_sdram_0_s1 => r_3.IN1
nios_system_clock_1_out_read_data_valid_sdram_0_s1 => r_3.IN1
nios_system_clock_1_out_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
nios_system_clock_1_out_requests_sdram_0_s1 => r_3.IN1
nios_system_clock_1_out_write => r_3.IN1
nios_system_clock_1_out_writedata[0] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[1] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[2] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[3] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[4] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[5] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[6] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[7] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[8] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[9] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[10] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[11] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[12] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[13] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[14] => ~NO_FANOUT~
nios_system_clock_1_out_writedata[15] => ~NO_FANOUT~
reset_n => nios_system_clock_1_out_reset_n.DATAIN
sdram_0_s1_readdata_from_sa[0] => nios_system_clock_1_out_readdata[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => nios_system_clock_1_out_readdata[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => nios_system_clock_1_out_readdata[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => nios_system_clock_1_out_readdata[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => nios_system_clock_1_out_readdata[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => nios_system_clock_1_out_readdata[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => nios_system_clock_1_out_readdata[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => nios_system_clock_1_out_readdata[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => nios_system_clock_1_out_readdata[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => nios_system_clock_1_out_readdata[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => nios_system_clock_1_out_readdata[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => nios_system_clock_1_out_readdata[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => nios_system_clock_1_out_readdata[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => nios_system_clock_1_out_readdata[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => nios_system_clock_1_out_readdata[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => nios_system_clock_1_out_readdata[15].DATAIN
sdram_0_s1_waitrequest_from_sa => r_3.IN1
nios_system_clock_1_out_address_to_slave[0] <= nios_system_clock_1_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[1] <= nios_system_clock_1_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[2] <= nios_system_clock_1_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[3] <= nios_system_clock_1_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[4] <= nios_system_clock_1_out_address[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[5] <= nios_system_clock_1_out_address[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[6] <= nios_system_clock_1_out_address[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[7] <= nios_system_clock_1_out_address[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[8] <= nios_system_clock_1_out_address[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[9] <= nios_system_clock_1_out_address[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[10] <= nios_system_clock_1_out_address[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[11] <= nios_system_clock_1_out_address[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[12] <= nios_system_clock_1_out_address[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[13] <= nios_system_clock_1_out_address[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[14] <= nios_system_clock_1_out_address[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[15] <= nios_system_clock_1_out_address[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[16] <= nios_system_clock_1_out_address[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[17] <= nios_system_clock_1_out_address[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[18] <= nios_system_clock_1_out_address[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[19] <= nios_system_clock_1_out_address[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[20] <= nios_system_clock_1_out_address[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[21] <= nios_system_clock_1_out_address[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_address_to_slave[22] <= nios_system_clock_1_out_address[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[0] <= sdram_0_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[1] <= sdram_0_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[2] <= sdram_0_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[3] <= sdram_0_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[4] <= sdram_0_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[5] <= sdram_0_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[6] <= sdram_0_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[7] <= sdram_0_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[8] <= sdram_0_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[9] <= sdram_0_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[10] <= sdram_0_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[11] <= sdram_0_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[12] <= sdram_0_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[13] <= sdram_0_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[14] <= sdram_0_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_readdata[15] <= sdram_0_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= master_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= master_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= master_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= master_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= master_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= master_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= master_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= master_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= master_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= master_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= master_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= master_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= master_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= master_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= master_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= master_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= master_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= master_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= master_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[3] <= master_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[4] <= master_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[5] <= master_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[6] <= master_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[7] <= master_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[8] <= master_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[9] <= master_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[10] <= master_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[11] <= master_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[12] <= master_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[13] <= master_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[14] <= master_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[15] <= master_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[16] <= master_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[17] <= master_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[18] <= master_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[19] <= master_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[20] <= master_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[21] <= master_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= nios_system_clock_1_master_FSM:master_FSM.master_read
master_write <= nios_system_clock_1_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= nios_system_clock_1_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= nios_system_clock_1_slave_FSM:slave_FSM.slave_waitrequest


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2_in_arbitrator:the_nios_system_clock_2_in
clk => d1_nios_system_clock_2_in_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => Equal0.IN23
cpu_0_data_master_address_to_slave[2] => nios_system_clock_2_in_nativeaddress.DATAIN
cpu_0_data_master_address_to_slave[2] => Equal0.IN22
cpu_0_data_master_address_to_slave[3] => Equal0.IN8
cpu_0_data_master_address_to_slave[4] => Equal0.IN7
cpu_0_data_master_address_to_slave[5] => Equal0.IN21
cpu_0_data_master_address_to_slave[6] => Equal0.IN6
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN16
cpu_0_data_master_address_to_slave[15] => Equal0.IN15
cpu_0_data_master_address_to_slave[16] => Equal0.IN14
cpu_0_data_master_address_to_slave[17] => Equal0.IN13
cpu_0_data_master_address_to_slave[18] => Equal0.IN12
cpu_0_data_master_address_to_slave[19] => Equal0.IN11
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN10
cpu_0_data_master_address_to_slave[22] => Equal0.IN9
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_nios_system_clock_2_in.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_nios_system_clock_2_in.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_nios_system_clock_2_in.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_nios_system_clock_2_in.DATAA
cpu_0_data_master_dbs_address[0] => nios_system_clock_2_in_address.DATAIN
cpu_0_data_master_dbs_address[0] => Equal1.IN31
cpu_0_data_master_dbs_address[0] => Equal2.IN0
cpu_0_data_master_dbs_address[0] => Equal3.IN31
cpu_0_data_master_dbs_address[1] => Equal1.IN30
cpu_0_data_master_dbs_address[1] => Equal2.IN31
cpu_0_data_master_dbs_address[1] => Equal3.IN0
cpu_0_data_master_dbs_write_8[0] => nios_system_clock_2_in_writedata[0].DATAIN
cpu_0_data_master_dbs_write_8[1] => nios_system_clock_2_in_writedata[1].DATAIN
cpu_0_data_master_dbs_write_8[2] => nios_system_clock_2_in_writedata[2].DATAIN
cpu_0_data_master_dbs_write_8[3] => nios_system_clock_2_in_writedata[3].DATAIN
cpu_0_data_master_dbs_write_8[4] => nios_system_clock_2_in_writedata[4].DATAIN
cpu_0_data_master_dbs_write_8[5] => nios_system_clock_2_in_writedata[5].DATAIN
cpu_0_data_master_dbs_write_8[6] => nios_system_clock_2_in_writedata[6].DATAIN
cpu_0_data_master_dbs_write_8[7] => nios_system_clock_2_in_writedata[7].DATAIN
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_nios_system_clock_2_in.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_nios_system_clock_2_in.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_nios_system_clock_2_in.IN1
cpu_0_data_master_read => nios_system_clock_2_in_read.IN1
cpu_0_data_master_read => nios_system_clock_2_in_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_nios_system_clock_2_in.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_nios_system_clock_2_in.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_nios_system_clock_2_in.IN1
cpu_0_data_master_write => nios_system_clock_2_in_in_a_write_cycle.IN1
nios_system_clock_2_in_endofpacket => nios_system_clock_2_in_endofpacket_from_sa.DATAIN
nios_system_clock_2_in_readdata[0] => nios_system_clock_2_in_readdata_from_sa[0].DATAIN
nios_system_clock_2_in_readdata[1] => nios_system_clock_2_in_readdata_from_sa[1].DATAIN
nios_system_clock_2_in_readdata[2] => nios_system_clock_2_in_readdata_from_sa[2].DATAIN
nios_system_clock_2_in_readdata[3] => nios_system_clock_2_in_readdata_from_sa[3].DATAIN
nios_system_clock_2_in_readdata[4] => nios_system_clock_2_in_readdata_from_sa[4].DATAIN
nios_system_clock_2_in_readdata[5] => nios_system_clock_2_in_readdata_from_sa[5].DATAIN
nios_system_clock_2_in_readdata[6] => nios_system_clock_2_in_readdata_from_sa[6].DATAIN
nios_system_clock_2_in_readdata[7] => nios_system_clock_2_in_readdata_from_sa[7].DATAIN
nios_system_clock_2_in_waitrequest => nios_system_clock_2_in_waits_for_read.IN1
nios_system_clock_2_in_waitrequest => nios_system_clock_2_in_waits_for_write.IN1
nios_system_clock_2_in_waitrequest => nios_system_clock_2_in_waitrequest_from_sa.DATAIN
reset_n => nios_system_clock_2_in_reset_n.DATAIN
reset_n => d1_nios_system_clock_2_in_end_xfer~reg0.PRESET
cpu_0_data_master_byteenable_nios_system_clock_2_in <= cpu_0_data_master_byteenable_nios_system_clock_2_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_nios_system_clock_2_in <= cpu_0_data_master_qualified_request_nios_system_clock_2_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_nios_system_clock_2_in <= cpu_0_data_master_qualified_request_nios_system_clock_2_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_nios_system_clock_2_in <= cpu_0_data_master_read_data_valid_nios_system_clock_2_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_nios_system_clock_2_in <= cpu_0_data_master_requests_nios_system_clock_2_in.DB_MAX_OUTPUT_PORT_TYPE
d1_nios_system_clock_2_in_end_xfer <= d1_nios_system_clock_2_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_address <= cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_endofpacket_from_sa <= nios_system_clock_2_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_nativeaddress <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_read <= nios_system_clock_2_in_read.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[0] <= nios_system_clock_2_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[1] <= nios_system_clock_2_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[2] <= nios_system_clock_2_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[3] <= nios_system_clock_2_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[4] <= nios_system_clock_2_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[5] <= nios_system_clock_2_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[6] <= nios_system_clock_2_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_readdata_from_sa[7] <= nios_system_clock_2_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_waitrequest_from_sa <= nios_system_clock_2_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_write <= nios_system_clock_2_in_write.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[0] <= cpu_0_data_master_dbs_write_8[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[1] <= cpu_0_data_master_dbs_write_8[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[2] <= cpu_0_data_master_dbs_write_8[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[3] <= cpu_0_data_master_dbs_write_8[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[4] <= cpu_0_data_master_dbs_write_8[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[5] <= cpu_0_data_master_dbs_write_8[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[6] <= cpu_0_data_master_dbs_write_8[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_in_writedata[7] <= cpu_0_data_master_dbs_write_8[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2_out_arbitrator:the_nios_system_clock_2_out
clk => ~NO_FANOUT~
clocks_0_avalon_clocks_slave_readdata_from_sa[0] => nios_system_clock_2_out_readdata[0].DATAIN
clocks_0_avalon_clocks_slave_readdata_from_sa[1] => nios_system_clock_2_out_readdata[1].DATAIN
clocks_0_avalon_clocks_slave_readdata_from_sa[2] => nios_system_clock_2_out_readdata[2].DATAIN
clocks_0_avalon_clocks_slave_readdata_from_sa[3] => nios_system_clock_2_out_readdata[3].DATAIN
clocks_0_avalon_clocks_slave_readdata_from_sa[4] => nios_system_clock_2_out_readdata[4].DATAIN
clocks_0_avalon_clocks_slave_readdata_from_sa[5] => nios_system_clock_2_out_readdata[5].DATAIN
clocks_0_avalon_clocks_slave_readdata_from_sa[6] => nios_system_clock_2_out_readdata[6].DATAIN
clocks_0_avalon_clocks_slave_readdata_from_sa[7] => nios_system_clock_2_out_readdata[7].DATAIN
d1_clocks_0_avalon_clocks_slave_end_xfer => ~NO_FANOUT~
nios_system_clock_2_out_address => nios_system_clock_2_out_address_to_slave.DATAIN
nios_system_clock_2_out_granted_clocks_0_avalon_clocks_slave => ~NO_FANOUT~
nios_system_clock_2_out_qualified_request_clocks_0_avalon_clocks_slave => r_1.IN0
nios_system_clock_2_out_qualified_request_clocks_0_avalon_clocks_slave => r_1.IN1
nios_system_clock_2_out_qualified_request_clocks_0_avalon_clocks_slave => r_1.IN0
nios_system_clock_2_out_read => r_1.IN0
nios_system_clock_2_out_read => r_1.IN0
nios_system_clock_2_out_read => r_1.IN1
nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave => r_1.IN1
nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave => r_1.IN1
nios_system_clock_2_out_requests_clocks_0_avalon_clocks_slave => r_1.IN1
nios_system_clock_2_out_write => r_1.IN1
nios_system_clock_2_out_writedata[0] => ~NO_FANOUT~
nios_system_clock_2_out_writedata[1] => ~NO_FANOUT~
nios_system_clock_2_out_writedata[2] => ~NO_FANOUT~
nios_system_clock_2_out_writedata[3] => ~NO_FANOUT~
nios_system_clock_2_out_writedata[4] => ~NO_FANOUT~
nios_system_clock_2_out_writedata[5] => ~NO_FANOUT~
nios_system_clock_2_out_writedata[6] => ~NO_FANOUT~
nios_system_clock_2_out_writedata[7] => ~NO_FANOUT~
reset_n => nios_system_clock_2_out_reset_n.DATAIN
nios_system_clock_2_out_address_to_slave <= nios_system_clock_2_out_address.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[0] <= clocks_0_avalon_clocks_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[1] <= clocks_0_avalon_clocks_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[2] <= clocks_0_avalon_clocks_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[3] <= clocks_0_avalon_clocks_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[4] <= clocks_0_avalon_clocks_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[5] <= clocks_0_avalon_clocks_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[6] <= clocks_0_avalon_clocks_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_readdata[7] <= clocks_0_avalon_clocks_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_2_out_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address => slave_address_d1.DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress => slave_nativeaddress_d1.DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
master_address <= master_address~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress <= master_nativeaddress~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= nios_system_clock_2_master_FSM:master_FSM.master_read
master_write <= nios_system_clock_2_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= nios_system_clock_2_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= nios_system_clock_2_slave_FSM:slave_FSM.slave_waitrequest


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3_in_arbitrator:the_nios_system_clock_3_in
clk => d1_nios_system_clock_3_in_end_xfer~reg0.CLK
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => nios_system_clock_3_in_nativeaddress[0].DATAIN
cpu_0_instruction_master_address_to_slave[2] => nios_system_clock_3_in_address[2].DATAIN
cpu_0_instruction_master_address_to_slave[3] => nios_system_clock_3_in_nativeaddress[1].DATAIN
cpu_0_instruction_master_address_to_slave[3] => nios_system_clock_3_in_address[3].DATAIN
cpu_0_instruction_master_address_to_slave[4] => nios_system_clock_3_in_nativeaddress[2].DATAIN
cpu_0_instruction_master_address_to_slave[4] => nios_system_clock_3_in_address[4].DATAIN
cpu_0_instruction_master_address_to_slave[5] => nios_system_clock_3_in_nativeaddress[3].DATAIN
cpu_0_instruction_master_address_to_slave[5] => nios_system_clock_3_in_address[5].DATAIN
cpu_0_instruction_master_address_to_slave[6] => nios_system_clock_3_in_nativeaddress[4].DATAIN
cpu_0_instruction_master_address_to_slave[6] => nios_system_clock_3_in_address[6].DATAIN
cpu_0_instruction_master_address_to_slave[7] => nios_system_clock_3_in_nativeaddress[5].DATAIN
cpu_0_instruction_master_address_to_slave[7] => nios_system_clock_3_in_address[7].DATAIN
cpu_0_instruction_master_address_to_slave[8] => nios_system_clock_3_in_nativeaddress[6].DATAIN
cpu_0_instruction_master_address_to_slave[8] => nios_system_clock_3_in_address[8].DATAIN
cpu_0_instruction_master_address_to_slave[9] => nios_system_clock_3_in_nativeaddress[7].DATAIN
cpu_0_instruction_master_address_to_slave[9] => nios_system_clock_3_in_address[9].DATAIN
cpu_0_instruction_master_address_to_slave[10] => nios_system_clock_3_in_nativeaddress[8].DATAIN
cpu_0_instruction_master_address_to_slave[10] => nios_system_clock_3_in_address[10].DATAIN
cpu_0_instruction_master_address_to_slave[11] => nios_system_clock_3_in_nativeaddress[9].DATAIN
cpu_0_instruction_master_address_to_slave[11] => nios_system_clock_3_in_address[11].DATAIN
cpu_0_instruction_master_address_to_slave[12] => nios_system_clock_3_in_nativeaddress[10].DATAIN
cpu_0_instruction_master_address_to_slave[12] => nios_system_clock_3_in_address[12].DATAIN
cpu_0_instruction_master_address_to_slave[13] => nios_system_clock_3_in_nativeaddress[11].DATAIN
cpu_0_instruction_master_address_to_slave[13] => nios_system_clock_3_in_address[13].DATAIN
cpu_0_instruction_master_address_to_slave[14] => nios_system_clock_3_in_nativeaddress[12].DATAIN
cpu_0_instruction_master_address_to_slave[14] => nios_system_clock_3_in_address[14].DATAIN
cpu_0_instruction_master_address_to_slave[15] => nios_system_clock_3_in_nativeaddress[13].DATAIN
cpu_0_instruction_master_address_to_slave[15] => nios_system_clock_3_in_address[15].DATAIN
cpu_0_instruction_master_address_to_slave[16] => nios_system_clock_3_in_nativeaddress[14].DATAIN
cpu_0_instruction_master_address_to_slave[16] => nios_system_clock_3_in_address[16].DATAIN
cpu_0_instruction_master_address_to_slave[17] => nios_system_clock_3_in_nativeaddress[15].DATAIN
cpu_0_instruction_master_address_to_slave[17] => nios_system_clock_3_in_address[17].DATAIN
cpu_0_instruction_master_address_to_slave[18] => nios_system_clock_3_in_nativeaddress[16].DATAIN
cpu_0_instruction_master_address_to_slave[18] => nios_system_clock_3_in_address[18].DATAIN
cpu_0_instruction_master_address_to_slave[19] => nios_system_clock_3_in_nativeaddress[17].DATAIN
cpu_0_instruction_master_address_to_slave[19] => nios_system_clock_3_in_address[19].DATAIN
cpu_0_instruction_master_address_to_slave[20] => nios_system_clock_3_in_nativeaddress[18].DATAIN
cpu_0_instruction_master_address_to_slave[20] => nios_system_clock_3_in_address[20].DATAIN
cpu_0_instruction_master_address_to_slave[21] => nios_system_clock_3_in_nativeaddress[19].DATAIN
cpu_0_instruction_master_address_to_slave[21] => nios_system_clock_3_in_address[21].DATAIN
cpu_0_instruction_master_address_to_slave[22] => nios_system_clock_3_in_nativeaddress[20].DATAIN
cpu_0_instruction_master_address_to_slave[22] => Equal0.IN1
cpu_0_instruction_master_address_to_slave[23] => nios_system_clock_3_in_nativeaddress[21].DATAIN
cpu_0_instruction_master_address_to_slave[23] => Equal0.IN2
cpu_0_instruction_master_address_to_slave[24] => Equal0.IN0
cpu_0_instruction_master_dbs_address[0] => nios_system_clock_3_in_address[0].DATAIN
cpu_0_instruction_master_dbs_address[1] => nios_system_clock_3_in_address[1].DATAIN
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_nios_system_clock_3_in.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_nios_system_clock_3_in.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_nios_system_clock_3_in.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_nios_system_clock_3_in.IN1
cpu_0_instruction_master_read => nios_system_clock_3_in_read.IN1
cpu_0_instruction_master_read => nios_system_clock_3_in_in_a_read_cycle.IN1
nios_system_clock_3_in_endofpacket => nios_system_clock_3_in_endofpacket_from_sa.DATAIN
nios_system_clock_3_in_readdata[0] => nios_system_clock_3_in_readdata_from_sa[0].DATAIN
nios_system_clock_3_in_readdata[1] => nios_system_clock_3_in_readdata_from_sa[1].DATAIN
nios_system_clock_3_in_readdata[2] => nios_system_clock_3_in_readdata_from_sa[2].DATAIN
nios_system_clock_3_in_readdata[3] => nios_system_clock_3_in_readdata_from_sa[3].DATAIN
nios_system_clock_3_in_readdata[4] => nios_system_clock_3_in_readdata_from_sa[4].DATAIN
nios_system_clock_3_in_readdata[5] => nios_system_clock_3_in_readdata_from_sa[5].DATAIN
nios_system_clock_3_in_readdata[6] => nios_system_clock_3_in_readdata_from_sa[6].DATAIN
nios_system_clock_3_in_readdata[7] => nios_system_clock_3_in_readdata_from_sa[7].DATAIN
nios_system_clock_3_in_waitrequest => nios_system_clock_3_in_waits_for_read.IN1
nios_system_clock_3_in_waitrequest => nios_system_clock_3_in_waitrequest_from_sa.DATAIN
reset_n => nios_system_clock_3_in_reset_n.DATAIN
reset_n => d1_nios_system_clock_3_in_end_xfer~reg0.PRESET
cpu_0_instruction_master_granted_nios_system_clock_3_in <= cpu_0_instruction_master_qualified_request_nios_system_clock_3_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_nios_system_clock_3_in <= cpu_0_instruction_master_qualified_request_nios_system_clock_3_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_nios_system_clock_3_in <= cpu_0_instruction_master_read_data_valid_nios_system_clock_3_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_nios_system_clock_3_in <= cpu_0_instruction_master_requests_nios_system_clock_3_in.DB_MAX_OUTPUT_PORT_TYPE
d1_nios_system_clock_3_in_end_xfer <= d1_nios_system_clock_3_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[0] <= cpu_0_instruction_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[1] <= cpu_0_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[2] <= cpu_0_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[3] <= cpu_0_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[4] <= cpu_0_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[5] <= cpu_0_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[6] <= cpu_0_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[7] <= cpu_0_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[8] <= cpu_0_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[9] <= cpu_0_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[10] <= cpu_0_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[11] <= cpu_0_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[12] <= cpu_0_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[13] <= cpu_0_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[14] <= cpu_0_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[15] <= cpu_0_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[16] <= cpu_0_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[17] <= cpu_0_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[18] <= cpu_0_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[19] <= cpu_0_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[20] <= cpu_0_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_address[21] <= cpu_0_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_endofpacket_from_sa <= nios_system_clock_3_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[0] <= cpu_0_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[1] <= cpu_0_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[2] <= cpu_0_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[3] <= cpu_0_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[4] <= cpu_0_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[5] <= cpu_0_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[6] <= cpu_0_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[7] <= cpu_0_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[8] <= cpu_0_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[9] <= cpu_0_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[10] <= cpu_0_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[11] <= cpu_0_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[12] <= cpu_0_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[13] <= cpu_0_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[14] <= cpu_0_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[15] <= cpu_0_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[16] <= cpu_0_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[17] <= cpu_0_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[18] <= cpu_0_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[19] <= cpu_0_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[20] <= cpu_0_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_nativeaddress[21] <= cpu_0_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_read <= nios_system_clock_3_in_read.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[0] <= nios_system_clock_3_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[1] <= nios_system_clock_3_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[2] <= nios_system_clock_3_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[3] <= nios_system_clock_3_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[4] <= nios_system_clock_3_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[5] <= nios_system_clock_3_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[6] <= nios_system_clock_3_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_readdata_from_sa[7] <= nios_system_clock_3_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_waitrequest_from_sa <= nios_system_clock_3_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_in_write <= <GND>


|lights|nios_system:DUT|nios_system_clock_3_out_arbitrator:the_nios_system_clock_3_out
cfi_flash_0_s1_wait_counter_eq_0 => r_3.IN0
clk => ~NO_FANOUT~
d1_tri_state_bridge_0_avalon_slave_end_xfer => r_3.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0] => nios_system_clock_3_out_readdata[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1] => nios_system_clock_3_out_readdata[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2] => nios_system_clock_3_out_readdata[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3] => nios_system_clock_3_out_readdata[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4] => nios_system_clock_3_out_readdata[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5] => nios_system_clock_3_out_readdata[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6] => nios_system_clock_3_out_readdata[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7] => nios_system_clock_3_out_readdata[7].DATAIN
nios_system_clock_3_out_address[0] => nios_system_clock_3_out_address_to_slave[0].DATAIN
nios_system_clock_3_out_address[1] => nios_system_clock_3_out_address_to_slave[1].DATAIN
nios_system_clock_3_out_address[2] => nios_system_clock_3_out_address_to_slave[2].DATAIN
nios_system_clock_3_out_address[3] => nios_system_clock_3_out_address_to_slave[3].DATAIN
nios_system_clock_3_out_address[4] => nios_system_clock_3_out_address_to_slave[4].DATAIN
nios_system_clock_3_out_address[5] => nios_system_clock_3_out_address_to_slave[5].DATAIN
nios_system_clock_3_out_address[6] => nios_system_clock_3_out_address_to_slave[6].DATAIN
nios_system_clock_3_out_address[7] => nios_system_clock_3_out_address_to_slave[7].DATAIN
nios_system_clock_3_out_address[8] => nios_system_clock_3_out_address_to_slave[8].DATAIN
nios_system_clock_3_out_address[9] => nios_system_clock_3_out_address_to_slave[9].DATAIN
nios_system_clock_3_out_address[10] => nios_system_clock_3_out_address_to_slave[10].DATAIN
nios_system_clock_3_out_address[11] => nios_system_clock_3_out_address_to_slave[11].DATAIN
nios_system_clock_3_out_address[12] => nios_system_clock_3_out_address_to_slave[12].DATAIN
nios_system_clock_3_out_address[13] => nios_system_clock_3_out_address_to_slave[13].DATAIN
nios_system_clock_3_out_address[14] => nios_system_clock_3_out_address_to_slave[14].DATAIN
nios_system_clock_3_out_address[15] => nios_system_clock_3_out_address_to_slave[15].DATAIN
nios_system_clock_3_out_address[16] => nios_system_clock_3_out_address_to_slave[16].DATAIN
nios_system_clock_3_out_address[17] => nios_system_clock_3_out_address_to_slave[17].DATAIN
nios_system_clock_3_out_address[18] => nios_system_clock_3_out_address_to_slave[18].DATAIN
nios_system_clock_3_out_address[19] => nios_system_clock_3_out_address_to_slave[19].DATAIN
nios_system_clock_3_out_address[20] => nios_system_clock_3_out_address_to_slave[20].DATAIN
nios_system_clock_3_out_address[21] => nios_system_clock_3_out_address_to_slave[21].DATAIN
nios_system_clock_3_out_granted_cfi_flash_0_s1 => r_3.IN0
nios_system_clock_3_out_qualified_request_cfi_flash_0_s1 => r_3.IN0
nios_system_clock_3_out_qualified_request_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_3_out_qualified_request_cfi_flash_0_s1 => r_3.IN0
nios_system_clock_3_out_qualified_request_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_3_out_read => r_3.IN0
nios_system_clock_3_out_read => r_3.IN0
nios_system_clock_3_out_read => r_3.IN1
nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_3_out_requests_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_3_out_write => r_3.IN1
nios_system_clock_3_out_writedata[0] => ~NO_FANOUT~
nios_system_clock_3_out_writedata[1] => ~NO_FANOUT~
nios_system_clock_3_out_writedata[2] => ~NO_FANOUT~
nios_system_clock_3_out_writedata[3] => ~NO_FANOUT~
nios_system_clock_3_out_writedata[4] => ~NO_FANOUT~
nios_system_clock_3_out_writedata[5] => ~NO_FANOUT~
nios_system_clock_3_out_writedata[6] => ~NO_FANOUT~
nios_system_clock_3_out_writedata[7] => ~NO_FANOUT~
reset_n => nios_system_clock_3_out_reset_n.DATAIN
nios_system_clock_3_out_address_to_slave[0] <= nios_system_clock_3_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[1] <= nios_system_clock_3_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[2] <= nios_system_clock_3_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[3] <= nios_system_clock_3_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[4] <= nios_system_clock_3_out_address[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[5] <= nios_system_clock_3_out_address[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[6] <= nios_system_clock_3_out_address[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[7] <= nios_system_clock_3_out_address[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[8] <= nios_system_clock_3_out_address[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[9] <= nios_system_clock_3_out_address[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[10] <= nios_system_clock_3_out_address[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[11] <= nios_system_clock_3_out_address[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[12] <= nios_system_clock_3_out_address[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[13] <= nios_system_clock_3_out_address[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[14] <= nios_system_clock_3_out_address[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[15] <= nios_system_clock_3_out_address[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[16] <= nios_system_clock_3_out_address[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[17] <= nios_system_clock_3_out_address[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[18] <= nios_system_clock_3_out_address[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[19] <= nios_system_clock_3_out_address[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[20] <= nios_system_clock_3_out_address[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_address_to_slave[21] <= nios_system_clock_3_out_address[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[0] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[1] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[2] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[3] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[4] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[5] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[6] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_readdata[7] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= master_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= master_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= master_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= master_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= master_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= master_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= master_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= master_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= master_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= master_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= master_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= master_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= master_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= master_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= master_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= master_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= master_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= master_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[3] <= master_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[4] <= master_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[5] <= master_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[6] <= master_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[7] <= master_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[8] <= master_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[9] <= master_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[10] <= master_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[11] <= master_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[12] <= master_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[13] <= master_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[14] <= master_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[15] <= master_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[16] <= master_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[17] <= master_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[18] <= master_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[19] <= master_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[20] <= master_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[21] <= master_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= nios_system_clock_3_master_FSM:master_FSM.master_read
master_write <= nios_system_clock_3_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= nios_system_clock_3_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= nios_system_clock_3_slave_FSM:slave_FSM.slave_waitrequest


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|nios_system_clock_3_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|nios_system_clock_3_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|nios_system_clock_3_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|nios_system_clock_3_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|nios_system_clock_3_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|nios_system_clock_3_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_3:the_nios_system_clock_3|nios_system_clock_3_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4_in_arbitrator:the_nios_system_clock_4_in
clk => d1_nios_system_clock_4_in_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => nios_system_clock_4_in_nativeaddress[0].DATAIN
cpu_0_data_master_address_to_slave[2] => nios_system_clock_4_in_address[2].DATAIN
cpu_0_data_master_address_to_slave[3] => nios_system_clock_4_in_nativeaddress[1].DATAIN
cpu_0_data_master_address_to_slave[3] => nios_system_clock_4_in_address[3].DATAIN
cpu_0_data_master_address_to_slave[4] => nios_system_clock_4_in_nativeaddress[2].DATAIN
cpu_0_data_master_address_to_slave[4] => nios_system_clock_4_in_address[4].DATAIN
cpu_0_data_master_address_to_slave[5] => nios_system_clock_4_in_nativeaddress[3].DATAIN
cpu_0_data_master_address_to_slave[5] => nios_system_clock_4_in_address[5].DATAIN
cpu_0_data_master_address_to_slave[6] => nios_system_clock_4_in_nativeaddress[4].DATAIN
cpu_0_data_master_address_to_slave[6] => nios_system_clock_4_in_address[6].DATAIN
cpu_0_data_master_address_to_slave[7] => nios_system_clock_4_in_nativeaddress[5].DATAIN
cpu_0_data_master_address_to_slave[7] => nios_system_clock_4_in_address[7].DATAIN
cpu_0_data_master_address_to_slave[8] => nios_system_clock_4_in_nativeaddress[6].DATAIN
cpu_0_data_master_address_to_slave[8] => nios_system_clock_4_in_address[8].DATAIN
cpu_0_data_master_address_to_slave[9] => nios_system_clock_4_in_nativeaddress[7].DATAIN
cpu_0_data_master_address_to_slave[9] => nios_system_clock_4_in_address[9].DATAIN
cpu_0_data_master_address_to_slave[10] => nios_system_clock_4_in_nativeaddress[8].DATAIN
cpu_0_data_master_address_to_slave[10] => nios_system_clock_4_in_address[10].DATAIN
cpu_0_data_master_address_to_slave[11] => nios_system_clock_4_in_nativeaddress[9].DATAIN
cpu_0_data_master_address_to_slave[11] => nios_system_clock_4_in_address[11].DATAIN
cpu_0_data_master_address_to_slave[12] => nios_system_clock_4_in_nativeaddress[10].DATAIN
cpu_0_data_master_address_to_slave[12] => nios_system_clock_4_in_address[12].DATAIN
cpu_0_data_master_address_to_slave[13] => nios_system_clock_4_in_nativeaddress[11].DATAIN
cpu_0_data_master_address_to_slave[13] => nios_system_clock_4_in_address[13].DATAIN
cpu_0_data_master_address_to_slave[14] => nios_system_clock_4_in_nativeaddress[12].DATAIN
cpu_0_data_master_address_to_slave[14] => nios_system_clock_4_in_address[14].DATAIN
cpu_0_data_master_address_to_slave[15] => nios_system_clock_4_in_nativeaddress[13].DATAIN
cpu_0_data_master_address_to_slave[15] => nios_system_clock_4_in_address[15].DATAIN
cpu_0_data_master_address_to_slave[16] => nios_system_clock_4_in_nativeaddress[14].DATAIN
cpu_0_data_master_address_to_slave[16] => nios_system_clock_4_in_address[16].DATAIN
cpu_0_data_master_address_to_slave[17] => nios_system_clock_4_in_nativeaddress[15].DATAIN
cpu_0_data_master_address_to_slave[17] => nios_system_clock_4_in_address[17].DATAIN
cpu_0_data_master_address_to_slave[18] => nios_system_clock_4_in_nativeaddress[16].DATAIN
cpu_0_data_master_address_to_slave[18] => nios_system_clock_4_in_address[18].DATAIN
cpu_0_data_master_address_to_slave[19] => nios_system_clock_4_in_nativeaddress[17].DATAIN
cpu_0_data_master_address_to_slave[19] => nios_system_clock_4_in_address[19].DATAIN
cpu_0_data_master_address_to_slave[20] => nios_system_clock_4_in_nativeaddress[18].DATAIN
cpu_0_data_master_address_to_slave[20] => nios_system_clock_4_in_address[20].DATAIN
cpu_0_data_master_address_to_slave[21] => nios_system_clock_4_in_nativeaddress[19].DATAIN
cpu_0_data_master_address_to_slave[21] => nios_system_clock_4_in_address[21].DATAIN
cpu_0_data_master_address_to_slave[22] => nios_system_clock_4_in_nativeaddress[20].DATAIN
cpu_0_data_master_address_to_slave[22] => Equal0.IN1
cpu_0_data_master_address_to_slave[23] => nios_system_clock_4_in_nativeaddress[21].DATAIN
cpu_0_data_master_address_to_slave[23] => Equal0.IN2
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_nios_system_clock_4_in.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_nios_system_clock_4_in.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_nios_system_clock_4_in.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_nios_system_clock_4_in.DATAA
cpu_0_data_master_dbs_address[0] => nios_system_clock_4_in_address[0].DATAIN
cpu_0_data_master_dbs_address[0] => Equal1.IN31
cpu_0_data_master_dbs_address[0] => Equal2.IN0
cpu_0_data_master_dbs_address[0] => Equal3.IN31
cpu_0_data_master_dbs_address[1] => nios_system_clock_4_in_address[1].DATAIN
cpu_0_data_master_dbs_address[1] => Equal1.IN30
cpu_0_data_master_dbs_address[1] => Equal2.IN31
cpu_0_data_master_dbs_address[1] => Equal3.IN0
cpu_0_data_master_dbs_write_8[0] => nios_system_clock_4_in_writedata[0].DATAIN
cpu_0_data_master_dbs_write_8[1] => nios_system_clock_4_in_writedata[1].DATAIN
cpu_0_data_master_dbs_write_8[2] => nios_system_clock_4_in_writedata[2].DATAIN
cpu_0_data_master_dbs_write_8[3] => nios_system_clock_4_in_writedata[3].DATAIN
cpu_0_data_master_dbs_write_8[4] => nios_system_clock_4_in_writedata[4].DATAIN
cpu_0_data_master_dbs_write_8[5] => nios_system_clock_4_in_writedata[5].DATAIN
cpu_0_data_master_dbs_write_8[6] => nios_system_clock_4_in_writedata[6].DATAIN
cpu_0_data_master_dbs_write_8[7] => nios_system_clock_4_in_writedata[7].DATAIN
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_nios_system_clock_4_in.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_nios_system_clock_4_in.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_nios_system_clock_4_in.IN1
cpu_0_data_master_read => nios_system_clock_4_in_read.IN1
cpu_0_data_master_read => nios_system_clock_4_in_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_nios_system_clock_4_in.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_nios_system_clock_4_in.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_nios_system_clock_4_in.IN1
cpu_0_data_master_write => nios_system_clock_4_in_in_a_write_cycle.IN1
nios_system_clock_4_in_endofpacket => nios_system_clock_4_in_endofpacket_from_sa.DATAIN
nios_system_clock_4_in_readdata[0] => nios_system_clock_4_in_readdata_from_sa[0].DATAIN
nios_system_clock_4_in_readdata[1] => nios_system_clock_4_in_readdata_from_sa[1].DATAIN
nios_system_clock_4_in_readdata[2] => nios_system_clock_4_in_readdata_from_sa[2].DATAIN
nios_system_clock_4_in_readdata[3] => nios_system_clock_4_in_readdata_from_sa[3].DATAIN
nios_system_clock_4_in_readdata[4] => nios_system_clock_4_in_readdata_from_sa[4].DATAIN
nios_system_clock_4_in_readdata[5] => nios_system_clock_4_in_readdata_from_sa[5].DATAIN
nios_system_clock_4_in_readdata[6] => nios_system_clock_4_in_readdata_from_sa[6].DATAIN
nios_system_clock_4_in_readdata[7] => nios_system_clock_4_in_readdata_from_sa[7].DATAIN
nios_system_clock_4_in_waitrequest => nios_system_clock_4_in_waits_for_read.IN1
nios_system_clock_4_in_waitrequest => nios_system_clock_4_in_waits_for_write.IN1
nios_system_clock_4_in_waitrequest => nios_system_clock_4_in_waitrequest_from_sa.DATAIN
reset_n => nios_system_clock_4_in_reset_n.DATAIN
reset_n => d1_nios_system_clock_4_in_end_xfer~reg0.PRESET
cpu_0_data_master_byteenable_nios_system_clock_4_in <= cpu_0_data_master_byteenable_nios_system_clock_4_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_nios_system_clock_4_in <= cpu_0_data_master_qualified_request_nios_system_clock_4_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_nios_system_clock_4_in <= cpu_0_data_master_qualified_request_nios_system_clock_4_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_nios_system_clock_4_in <= cpu_0_data_master_read_data_valid_nios_system_clock_4_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_nios_system_clock_4_in <= cpu_0_data_master_requests_nios_system_clock_4_in.DB_MAX_OUTPUT_PORT_TYPE
d1_nios_system_clock_4_in_end_xfer <= d1_nios_system_clock_4_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[0] <= cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[1] <= cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[2] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[3] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[4] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[5] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[6] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[7] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[8] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[9] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[10] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[11] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[12] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[13] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[14] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[15] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[16] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[17] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[18] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[19] <= cpu_0_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[20] <= cpu_0_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_address[21] <= cpu_0_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_endofpacket_from_sa <= nios_system_clock_4_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[8] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[9] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[10] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[11] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[12] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[13] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[14] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[15] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[16] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[17] <= cpu_0_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[18] <= cpu_0_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[19] <= cpu_0_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[20] <= cpu_0_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_nativeaddress[21] <= cpu_0_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_read <= nios_system_clock_4_in_read.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[0] <= nios_system_clock_4_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[1] <= nios_system_clock_4_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[2] <= nios_system_clock_4_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[3] <= nios_system_clock_4_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[4] <= nios_system_clock_4_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[5] <= nios_system_clock_4_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[6] <= nios_system_clock_4_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_readdata_from_sa[7] <= nios_system_clock_4_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_waitrequest_from_sa <= nios_system_clock_4_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_write <= nios_system_clock_4_in_write.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[0] <= cpu_0_data_master_dbs_write_8[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[1] <= cpu_0_data_master_dbs_write_8[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[2] <= cpu_0_data_master_dbs_write_8[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[3] <= cpu_0_data_master_dbs_write_8[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[4] <= cpu_0_data_master_dbs_write_8[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[5] <= cpu_0_data_master_dbs_write_8[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[6] <= cpu_0_data_master_dbs_write_8[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_in_writedata[7] <= cpu_0_data_master_dbs_write_8[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4_out_arbitrator:the_nios_system_clock_4_out
cfi_flash_0_s1_wait_counter_eq_0 => r_3.IN0
clk => ~NO_FANOUT~
d1_tri_state_bridge_0_avalon_slave_end_xfer => r_3.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0] => nios_system_clock_4_out_readdata[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1] => nios_system_clock_4_out_readdata[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2] => nios_system_clock_4_out_readdata[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3] => nios_system_clock_4_out_readdata[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4] => nios_system_clock_4_out_readdata[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5] => nios_system_clock_4_out_readdata[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6] => nios_system_clock_4_out_readdata[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7] => nios_system_clock_4_out_readdata[7].DATAIN
nios_system_clock_4_out_address[0] => nios_system_clock_4_out_address_to_slave[0].DATAIN
nios_system_clock_4_out_address[1] => nios_system_clock_4_out_address_to_slave[1].DATAIN
nios_system_clock_4_out_address[2] => nios_system_clock_4_out_address_to_slave[2].DATAIN
nios_system_clock_4_out_address[3] => nios_system_clock_4_out_address_to_slave[3].DATAIN
nios_system_clock_4_out_address[4] => nios_system_clock_4_out_address_to_slave[4].DATAIN
nios_system_clock_4_out_address[5] => nios_system_clock_4_out_address_to_slave[5].DATAIN
nios_system_clock_4_out_address[6] => nios_system_clock_4_out_address_to_slave[6].DATAIN
nios_system_clock_4_out_address[7] => nios_system_clock_4_out_address_to_slave[7].DATAIN
nios_system_clock_4_out_address[8] => nios_system_clock_4_out_address_to_slave[8].DATAIN
nios_system_clock_4_out_address[9] => nios_system_clock_4_out_address_to_slave[9].DATAIN
nios_system_clock_4_out_address[10] => nios_system_clock_4_out_address_to_slave[10].DATAIN
nios_system_clock_4_out_address[11] => nios_system_clock_4_out_address_to_slave[11].DATAIN
nios_system_clock_4_out_address[12] => nios_system_clock_4_out_address_to_slave[12].DATAIN
nios_system_clock_4_out_address[13] => nios_system_clock_4_out_address_to_slave[13].DATAIN
nios_system_clock_4_out_address[14] => nios_system_clock_4_out_address_to_slave[14].DATAIN
nios_system_clock_4_out_address[15] => nios_system_clock_4_out_address_to_slave[15].DATAIN
nios_system_clock_4_out_address[16] => nios_system_clock_4_out_address_to_slave[16].DATAIN
nios_system_clock_4_out_address[17] => nios_system_clock_4_out_address_to_slave[17].DATAIN
nios_system_clock_4_out_address[18] => nios_system_clock_4_out_address_to_slave[18].DATAIN
nios_system_clock_4_out_address[19] => nios_system_clock_4_out_address_to_slave[19].DATAIN
nios_system_clock_4_out_address[20] => nios_system_clock_4_out_address_to_slave[20].DATAIN
nios_system_clock_4_out_address[21] => nios_system_clock_4_out_address_to_slave[21].DATAIN
nios_system_clock_4_out_granted_cfi_flash_0_s1 => r_3.IN0
nios_system_clock_4_out_qualified_request_cfi_flash_0_s1 => r_3.IN0
nios_system_clock_4_out_qualified_request_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_4_out_qualified_request_cfi_flash_0_s1 => r_3.IN0
nios_system_clock_4_out_qualified_request_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_4_out_read => r_3.IN0
nios_system_clock_4_out_read => r_3.IN0
nios_system_clock_4_out_read => r_3.IN1
nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_4_out_requests_cfi_flash_0_s1 => r_3.IN1
nios_system_clock_4_out_write => r_3.IN1
nios_system_clock_4_out_writedata[0] => ~NO_FANOUT~
nios_system_clock_4_out_writedata[1] => ~NO_FANOUT~
nios_system_clock_4_out_writedata[2] => ~NO_FANOUT~
nios_system_clock_4_out_writedata[3] => ~NO_FANOUT~
nios_system_clock_4_out_writedata[4] => ~NO_FANOUT~
nios_system_clock_4_out_writedata[5] => ~NO_FANOUT~
nios_system_clock_4_out_writedata[6] => ~NO_FANOUT~
nios_system_clock_4_out_writedata[7] => ~NO_FANOUT~
reset_n => nios_system_clock_4_out_reset_n.DATAIN
nios_system_clock_4_out_address_to_slave[0] <= nios_system_clock_4_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[1] <= nios_system_clock_4_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[2] <= nios_system_clock_4_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[3] <= nios_system_clock_4_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[4] <= nios_system_clock_4_out_address[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[5] <= nios_system_clock_4_out_address[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[6] <= nios_system_clock_4_out_address[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[7] <= nios_system_clock_4_out_address[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[8] <= nios_system_clock_4_out_address[8].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[9] <= nios_system_clock_4_out_address[9].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[10] <= nios_system_clock_4_out_address[10].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[11] <= nios_system_clock_4_out_address[11].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[12] <= nios_system_clock_4_out_address[12].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[13] <= nios_system_clock_4_out_address[13].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[14] <= nios_system_clock_4_out_address[14].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[15] <= nios_system_clock_4_out_address[15].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[16] <= nios_system_clock_4_out_address[16].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[17] <= nios_system_clock_4_out_address[17].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[18] <= nios_system_clock_4_out_address[18].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[19] <= nios_system_clock_4_out_address[19].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[20] <= nios_system_clock_4_out_address[20].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_address_to_slave[21] <= nios_system_clock_4_out_address[21].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[0] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[1] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[2] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[3] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[4] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[5] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[6] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_readdata[7] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= master_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= master_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= master_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= master_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= master_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= master_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= master_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= master_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= master_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= master_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= master_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= master_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= master_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= master_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= master_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= master_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= master_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= master_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[3] <= master_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[4] <= master_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[5] <= master_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[6] <= master_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[7] <= master_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[8] <= master_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[9] <= master_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[10] <= master_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[11] <= master_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[12] <= master_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[13] <= master_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[14] <= master_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[15] <= master_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[16] <= master_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[17] <= master_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[18] <= master_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[19] <= master_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[20] <= master_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[21] <= master_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= nios_system_clock_4_master_FSM:master_FSM.master_read
master_write <= nios_system_clock_4_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= nios_system_clock_4_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= nios_system_clock_4_slave_FSM:slave_FSM.slave_waitrequest


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|nios_system_clock_4_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|nios_system_clock_4_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|nios_system_clock_4_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|nios_system_clock_4_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|nios_system_clock_4_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|nios_system_clock_4_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_clock_4:the_nios_system_clock_4|nios_system_clock_4_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => clk.IN2
nios_system_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
nios_system_clock_0_out_address_to_slave[1] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[2] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[3] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[4] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[5] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[6] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[7] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[8] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[9] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[10] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[11] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[12] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[13] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[14] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[15] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[16] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[17] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[18] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[19] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[20] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[21] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_address_to_slave[22] => sdram_0_s1_address.DATAB
nios_system_clock_0_out_byteenable[0] => sdram_0_s1_byteenable_n.DATAB
nios_system_clock_0_out_byteenable[1] => sdram_0_s1_byteenable_n.DATAB
nios_system_clock_0_out_read => nios_system_clock_0_out_requests_sdram_0_s1.IN0
nios_system_clock_0_out_read => nios_system_clock_0_out_qualified_request_sdram_0_s1.IN1
nios_system_clock_0_out_read => sdram_0_s1_in_a_read_cycle.IN0
nios_system_clock_0_out_write => nios_system_clock_0_out_requests_sdram_0_s1.IN1
nios_system_clock_0_out_write => sdram_0_s1_in_a_write_cycle.IN0
nios_system_clock_0_out_writedata[0] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[1] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[2] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[3] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[4] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[5] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[6] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[7] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[8] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[9] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[10] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[11] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[12] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[13] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[14] => sdram_0_s1_writedata.DATAB
nios_system_clock_0_out_writedata[15] => sdram_0_s1_writedata.DATAB
nios_system_clock_1_out_address_to_slave[0] => ~NO_FANOUT~
nios_system_clock_1_out_address_to_slave[1] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[2] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[3] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[4] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[5] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[6] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[7] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[8] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[9] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[10] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[11] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[12] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[13] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[14] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[15] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[16] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[17] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[18] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[19] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[20] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[21] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_address_to_slave[22] => sdram_0_s1_address.DATAA
nios_system_clock_1_out_byteenable[0] => sdram_0_s1_byteenable_n.DATAB
nios_system_clock_1_out_byteenable[1] => sdram_0_s1_byteenable_n.DATAB
nios_system_clock_1_out_read => nios_system_clock_1_out_requests_sdram_0_s1.IN0
nios_system_clock_1_out_read => nios_system_clock_1_out_qualified_request_sdram_0_s1.IN1
nios_system_clock_1_out_read => sdram_0_s1_in_a_read_cycle.IN0
nios_system_clock_1_out_write => nios_system_clock_1_out_requests_sdram_0_s1.IN1
nios_system_clock_1_out_write => sdram_0_s1_in_a_write_cycle.IN0
nios_system_clock_1_out_writedata[0] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[1] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[2] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[3] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[4] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[5] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[6] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[7] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[8] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[9] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[10] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[11] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[12] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[13] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[14] => sdram_0_s1_writedata.DATAA
nios_system_clock_1_out_writedata[15] => sdram_0_s1_writedata.DATAA
reset_n => reset_n.IN2
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => sdram_0_s1_move_on_to_next_transaction.IN2
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_granted_sdram_0_s1 <= nios_system_clock_0_out_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_qualified_request_sdram_0_s1 <= nios_system_clock_0_out_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_read_data_valid_sdram_0_s1 <= nios_system_clock_0_out_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_0_out_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1.fifo_contains_ones_n
nios_system_clock_0_out_requests_sdram_0_s1 <= nios_system_clock_0_out_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_granted_sdram_0_s1 <= nios_system_clock_1_out_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_qualified_request_sdram_0_s1 <= nios_system_clock_1_out_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_read_data_valid_sdram_0_s1 <= nios_system_clock_1_out_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_1_out_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1.fifo_contains_ones_n
nios_system_clock_1_out_requests_sdram_0_s1 <= nios_system_clock_1_out_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sdram_0:the_sdram_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave
clk => clk.IN2
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[3] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[4] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[5] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[6] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[7] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[8] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[9] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[10] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[11] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[12] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[13] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[14] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[15] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[16] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[17] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[18] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN5
cpu_0_data_master_address_to_slave[21] => Equal0.IN4
cpu_0_data_master_address_to_slave[22] => Equal0.IN3
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sram_0_avalon_sram_slave_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sram_0_avalon_sram_slave_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sram_0_avalon_sram_slave_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sram_0_avalon_sram_slave_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sram_0_avalon_sram_slave_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sram_0_avalon_sram_slave_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sram_0_avalon_sram_slave_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sram_0_avalon_sram_slave_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sram_0_avalon_sram_slave_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sram_0_avalon_sram_slave_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sram_0_avalon_sram_slave_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sram_0_avalon_sram_slave_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sram_0_avalon_sram_slave_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sram_0_avalon_sram_slave_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sram_0_avalon_sram_slave_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sram_0_avalon_sram_slave_writedata[15].DATAIN
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_sram_0_avalon_sram_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_read => sram_0_avalon_sram_slave_read.IN0
cpu_0_data_master_read => sram_0_avalon_sram_slave_in_a_read_cycle.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => sram_0_avalon_sram_slave_write.IN0
reset_n => reset_n.IN2
sram_0_avalon_sram_slave_readdata[0] => sram_0_avalon_sram_slave_readdata_from_sa[0].DATAIN
sram_0_avalon_sram_slave_readdata[1] => sram_0_avalon_sram_slave_readdata_from_sa[1].DATAIN
sram_0_avalon_sram_slave_readdata[2] => sram_0_avalon_sram_slave_readdata_from_sa[2].DATAIN
sram_0_avalon_sram_slave_readdata[3] => sram_0_avalon_sram_slave_readdata_from_sa[3].DATAIN
sram_0_avalon_sram_slave_readdata[4] => sram_0_avalon_sram_slave_readdata_from_sa[4].DATAIN
sram_0_avalon_sram_slave_readdata[5] => sram_0_avalon_sram_slave_readdata_from_sa[5].DATAIN
sram_0_avalon_sram_slave_readdata[6] => sram_0_avalon_sram_slave_readdata_from_sa[6].DATAIN
sram_0_avalon_sram_slave_readdata[7] => sram_0_avalon_sram_slave_readdata_from_sa[7].DATAIN
sram_0_avalon_sram_slave_readdata[8] => sram_0_avalon_sram_slave_readdata_from_sa[8].DATAIN
sram_0_avalon_sram_slave_readdata[9] => sram_0_avalon_sram_slave_readdata_from_sa[9].DATAIN
sram_0_avalon_sram_slave_readdata[10] => sram_0_avalon_sram_slave_readdata_from_sa[10].DATAIN
sram_0_avalon_sram_slave_readdata[11] => sram_0_avalon_sram_slave_readdata_from_sa[11].DATAIN
sram_0_avalon_sram_slave_readdata[12] => sram_0_avalon_sram_slave_readdata_from_sa[12].DATAIN
sram_0_avalon_sram_slave_readdata[13] => sram_0_avalon_sram_slave_readdata_from_sa[13].DATAIN
sram_0_avalon_sram_slave_readdata[14] => sram_0_avalon_sram_slave_readdata_from_sa[14].DATAIN
sram_0_avalon_sram_slave_readdata[15] => sram_0_avalon_sram_slave_readdata_from_sa[15].DATAIN
sram_0_avalon_sram_slave_readdatavalid => sram_0_avalon_sram_slave_move_on_to_next_transaction.IN2
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[0] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[1] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[2] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[3] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[4] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[5] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[6] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[7] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[8] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[9] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[10] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[11] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[12] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[13] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[14] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[15] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[16] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[17] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[18] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[19] => Equal1.IN2
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[20] => Equal1.IN12
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[21] => Equal1.IN11
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[22] => Equal1.IN10
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[23] => Equal1.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[24] => Equal1.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[25] => Equal1.IN9
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[26] => Equal1.IN8
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[27] => Equal1.IN7
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[28] => Equal1.IN6
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[29] => Equal1.IN5
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[30] => Equal1.IN4
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[31] => Equal1.IN3
video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbiterlock => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1] => sram_0_avalon_sram_slave_address.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter => LessThan1.IN2
video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter => video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => sram_0_avalon_sram_slave_read.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => sram_0_avalon_sram_slave_in_a_read_cycle.IN0
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[0] <= cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1] <= cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sram_0_avalon_sram_slave <= cpu_0_data_master_granted_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave <= cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave <= cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave.fifo_contains_ones_n
cpu_0_data_master_requests_sram_0_avalon_sram_slave <= cpu_0_data_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sram_0_avalon_sram_slave_end_xfer <= d1_sram_0_avalon_sram_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[0] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[1] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[2] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[3] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[4] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[5] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[6] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[7] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[8] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[9] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[10] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[11] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[12] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[13] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[14] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[15] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[16] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[17] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_byteenable[0] <= sram_0_avalon_sram_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_byteenable[1] <= sram_0_avalon_sram_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_read <= sram_0_avalon_sram_slave_read.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[0] <= sram_0_avalon_sram_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[1] <= sram_0_avalon_sram_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[2] <= sram_0_avalon_sram_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[3] <= sram_0_avalon_sram_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[4] <= sram_0_avalon_sram_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[5] <= sram_0_avalon_sram_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[6] <= sram_0_avalon_sram_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[7] <= sram_0_avalon_sram_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[8] <= sram_0_avalon_sram_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[9] <= sram_0_avalon_sram_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[10] <= sram_0_avalon_sram_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[11] <= sram_0_avalon_sram_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[12] <= sram_0_avalon_sram_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[13] <= sram_0_avalon_sram_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[14] <= sram_0_avalon_sram_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[15] <= sram_0_avalon_sram_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_write <= sram_0_avalon_sram_slave_write.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave_shift_register <= rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave.fifo_contains_ones_n
video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sram_0:the_sram_0
clk => writedata_reg[0].CLK
clk => writedata_reg[1].CLK
clk => writedata_reg[2].CLK
clk => writedata_reg[3].CLK
clk => writedata_reg[4].CLK
clk => writedata_reg[5].CLK
clk => writedata_reg[6].CLK
clk => writedata_reg[7].CLK
clk => writedata_reg[8].CLK
clk => writedata_reg[9].CLK
clk => writedata_reg[10].CLK
clk => writedata_reg[11].CLK
clk => writedata_reg[12].CLK
clk => writedata_reg[13].CLK
clk => writedata_reg[14].CLK
clk => writedata_reg[15].CLK
clk => is_write.CLK
clk => is_read.CLK
clk => SRAM_WE_N~reg0.CLK
clk => SRAM_OE_N~reg0.CLK
clk => SRAM_CE_N~reg0.CLK
clk => SRAM_UB_N~reg0.CLK
clk => SRAM_LB_N~reg0.CLK
clk => SRAM_ADDR[0]~reg0.CLK
clk => SRAM_ADDR[1]~reg0.CLK
clk => SRAM_ADDR[2]~reg0.CLK
clk => SRAM_ADDR[3]~reg0.CLK
clk => SRAM_ADDR[4]~reg0.CLK
clk => SRAM_ADDR[5]~reg0.CLK
clk => SRAM_ADDR[6]~reg0.CLK
clk => SRAM_ADDR[7]~reg0.CLK
clk => SRAM_ADDR[8]~reg0.CLK
clk => SRAM_ADDR[9]~reg0.CLK
clk => SRAM_ADDR[10]~reg0.CLK
clk => SRAM_ADDR[11]~reg0.CLK
clk => SRAM_ADDR[12]~reg0.CLK
clk => SRAM_ADDR[13]~reg0.CLK
clk => SRAM_ADDR[14]~reg0.CLK
clk => SRAM_ADDR[15]~reg0.CLK
clk => SRAM_ADDR[16]~reg0.CLK
clk => SRAM_ADDR[17]~reg0.CLK
clk => readdatavalid~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
reset => is_read.OUTPUTSELECT
reset => is_write.OUTPUTSELECT
address[0] => SRAM_ADDR[0]~reg0.DATAIN
address[1] => SRAM_ADDR[1]~reg0.DATAIN
address[2] => SRAM_ADDR[2]~reg0.DATAIN
address[3] => SRAM_ADDR[3]~reg0.DATAIN
address[4] => SRAM_ADDR[4]~reg0.DATAIN
address[5] => SRAM_ADDR[5]~reg0.DATAIN
address[6] => SRAM_ADDR[6]~reg0.DATAIN
address[7] => SRAM_ADDR[7]~reg0.DATAIN
address[8] => SRAM_ADDR[8]~reg0.DATAIN
address[9] => SRAM_ADDR[9]~reg0.DATAIN
address[10] => SRAM_ADDR[10]~reg0.DATAIN
address[11] => SRAM_ADDR[11]~reg0.DATAIN
address[12] => SRAM_ADDR[12]~reg0.DATAIN
address[13] => SRAM_ADDR[13]~reg0.DATAIN
address[14] => SRAM_ADDR[14]~reg0.DATAIN
address[15] => SRAM_ADDR[15]~reg0.DATAIN
address[16] => SRAM_ADDR[16]~reg0.DATAIN
address[17] => SRAM_ADDR[17]~reg0.DATAIN
byteenable[0] => SRAM_LB_N.IN1
byteenable[1] => SRAM_UB_N.IN1
read => SRAM_LB_N.IN0
read => is_read.DATAA
read => SRAM_OE_N~reg0.DATAIN
write => SRAM_LB_N.IN1
write => is_write.DATAA
write => SRAM_WE_N~reg0.DATAIN
writedata[0] => writedata_reg[0].DATAIN
writedata[1] => writedata_reg[1].DATAIN
writedata[2] => writedata_reg[2].DATAIN
writedata[3] => writedata_reg[3].DATAIN
writedata[4] => writedata_reg[4].DATAIN
writedata[5] => writedata_reg[5].DATAIN
writedata[6] => writedata_reg[6].DATAIN
writedata[7] => writedata_reg[7].DATAIN
writedata[8] => writedata_reg[8].DATAIN
writedata[9] => writedata_reg[9].DATAIN
writedata[10] => writedata_reg[10].DATAIN
writedata[11] => writedata_reg[11].DATAIN
writedata[12] => writedata_reg[12].DATAIN
writedata[13] => writedata_reg[13].DATAIN
writedata[14] => writedata_reg[14].DATAIN
writedata[15] => writedata_reg[15].DATAIN
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdatavalid <= readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= SRAM_CE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= SRAM_OE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN21
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN6
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_sysid_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_sysid_control_slave <= cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sysid_control_slave <= cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sysid_control_slave <= cpu_0_data_master_read_data_valid_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[25].DATAIN
address => readdata[24].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[13].DATAIN
address => readdata[12].DATAIN
address => readdata[11].DATAIN
address => readdata[8].DATAIN
address => readdata[5].DATAIN
address => readdata[4].DATAIN
address => readdata[3].DATAIN
address => readdata[2].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= <GND>
readdata[1] <= <GND>
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= <GND>
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|lights|nios_system:DUT|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave
clk => cfi_flash_0_s1_wait_counter[0].CLK
clk => cfi_flash_0_s1_wait_counter[1].CLK
clk => d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.CLK
clk => address_to_the_cfi_flash_0[0]~reg0.CLK
clk => address_to_the_cfi_flash_0[1]~reg0.CLK
clk => address_to_the_cfi_flash_0[2]~reg0.CLK
clk => address_to_the_cfi_flash_0[3]~reg0.CLK
clk => address_to_the_cfi_flash_0[4]~reg0.CLK
clk => address_to_the_cfi_flash_0[5]~reg0.CLK
clk => address_to_the_cfi_flash_0[6]~reg0.CLK
clk => address_to_the_cfi_flash_0[7]~reg0.CLK
clk => address_to_the_cfi_flash_0[8]~reg0.CLK
clk => address_to_the_cfi_flash_0[9]~reg0.CLK
clk => address_to_the_cfi_flash_0[10]~reg0.CLK
clk => address_to_the_cfi_flash_0[11]~reg0.CLK
clk => address_to_the_cfi_flash_0[12]~reg0.CLK
clk => address_to_the_cfi_flash_0[13]~reg0.CLK
clk => address_to_the_cfi_flash_0[14]~reg0.CLK
clk => address_to_the_cfi_flash_0[15]~reg0.CLK
clk => address_to_the_cfi_flash_0[16]~reg0.CLK
clk => address_to_the_cfi_flash_0[17]~reg0.CLK
clk => address_to_the_cfi_flash_0[18]~reg0.CLK
clk => address_to_the_cfi_flash_0[19]~reg0.CLK
clk => address_to_the_cfi_flash_0[20]~reg0.CLK
clk => address_to_the_cfi_flash_0[21]~reg0.CLK
clk => write_n_to_the_cfi_flash_0~reg0.CLK
clk => read_n_to_the_cfi_flash_0~reg0.CLK
clk => tri_state_bridge_0_avalon_slave_reg_firsttransfer.CLK
clk => tri_state_bridge_0_avalon_slave_arb_addend[0].CLK
clk => tri_state_bridge_0_avalon_slave_arb_addend[1].CLK
clk => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[0].CLK
clk => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[1].CLK
clk => nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1_shift_register[0].CLK
clk => nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1_shift_register[1].CLK
clk => last_cycle_nios_system_clock_3_out_granted_slave_cfi_flash_0_s1.CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[0].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[1].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[2].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[3].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[4].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[5].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[6].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[7].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[0].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[1].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[2].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[3].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[4].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[5].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[6].CLK
clk => incoming_data_to_and_from_the_cfi_flash_0[7].CLK
clk => nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1_shift_register[0].CLK
clk => nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1_shift_register[1].CLK
clk => last_cycle_nios_system_clock_4_out_granted_slave_cfi_flash_0_s1.CLK
clk => tri_state_bridge_0_avalon_slave_slavearbiterlockenable.CLK
clk => tri_state_bridge_0_avalon_slave_arb_share_counter.CLK
clk => select_n_to_the_cfi_flash_0~reg0.CLK
clk => d1_reasons_to_wait.CLK
nios_system_clock_3_out_address_to_slave[0] => p1_address_to_the_cfi_flash_0[0].DATAB
nios_system_clock_3_out_address_to_slave[1] => p1_address_to_the_cfi_flash_0[1].DATAB
nios_system_clock_3_out_address_to_slave[2] => p1_address_to_the_cfi_flash_0[2].DATAB
nios_system_clock_3_out_address_to_slave[3] => p1_address_to_the_cfi_flash_0[3].DATAB
nios_system_clock_3_out_address_to_slave[4] => p1_address_to_the_cfi_flash_0[4].DATAB
nios_system_clock_3_out_address_to_slave[5] => p1_address_to_the_cfi_flash_0[5].DATAB
nios_system_clock_3_out_address_to_slave[6] => p1_address_to_the_cfi_flash_0[6].DATAB
nios_system_clock_3_out_address_to_slave[7] => p1_address_to_the_cfi_flash_0[7].DATAB
nios_system_clock_3_out_address_to_slave[8] => p1_address_to_the_cfi_flash_0[8].DATAB
nios_system_clock_3_out_address_to_slave[9] => p1_address_to_the_cfi_flash_0[9].DATAB
nios_system_clock_3_out_address_to_slave[10] => p1_address_to_the_cfi_flash_0[10].DATAB
nios_system_clock_3_out_address_to_slave[11] => p1_address_to_the_cfi_flash_0[11].DATAB
nios_system_clock_3_out_address_to_slave[12] => p1_address_to_the_cfi_flash_0[12].DATAB
nios_system_clock_3_out_address_to_slave[13] => p1_address_to_the_cfi_flash_0[13].DATAB
nios_system_clock_3_out_address_to_slave[14] => p1_address_to_the_cfi_flash_0[14].DATAB
nios_system_clock_3_out_address_to_slave[15] => p1_address_to_the_cfi_flash_0[15].DATAB
nios_system_clock_3_out_address_to_slave[16] => p1_address_to_the_cfi_flash_0[16].DATAB
nios_system_clock_3_out_address_to_slave[17] => p1_address_to_the_cfi_flash_0[17].DATAB
nios_system_clock_3_out_address_to_slave[18] => p1_address_to_the_cfi_flash_0[18].DATAB
nios_system_clock_3_out_address_to_slave[19] => p1_address_to_the_cfi_flash_0[19].DATAB
nios_system_clock_3_out_address_to_slave[20] => p1_address_to_the_cfi_flash_0[20].DATAB
nios_system_clock_3_out_address_to_slave[21] => p1_address_to_the_cfi_flash_0[21].DATAB
nios_system_clock_3_out_read => nios_system_clock_3_out_requests_cfi_flash_0_s1.IN0
nios_system_clock_3_out_read => nios_system_clock_3_out_qualified_request_cfi_flash_0_s1.IN1
nios_system_clock_3_out_read => cfi_flash_0_s1_in_a_read_cycle.IN1
nios_system_clock_3_out_write => nios_system_clock_3_out_requests_cfi_flash_0_s1.IN1
nios_system_clock_3_out_write => cfi_flash_0_s1_in_a_write_cycle.IN1
nios_system_clock_3_out_writedata[0] => outgoing_data_to_and_from_the_cfi_flash_0[0].DATAB
nios_system_clock_3_out_writedata[1] => outgoing_data_to_and_from_the_cfi_flash_0[1].DATAB
nios_system_clock_3_out_writedata[2] => outgoing_data_to_and_from_the_cfi_flash_0[2].DATAB
nios_system_clock_3_out_writedata[3] => outgoing_data_to_and_from_the_cfi_flash_0[3].DATAB
nios_system_clock_3_out_writedata[4] => outgoing_data_to_and_from_the_cfi_flash_0[4].DATAB
nios_system_clock_3_out_writedata[5] => outgoing_data_to_and_from_the_cfi_flash_0[5].DATAB
nios_system_clock_3_out_writedata[6] => outgoing_data_to_and_from_the_cfi_flash_0[6].DATAB
nios_system_clock_3_out_writedata[7] => outgoing_data_to_and_from_the_cfi_flash_0[7].DATAB
nios_system_clock_4_out_address_to_slave[0] => p1_address_to_the_cfi_flash_0[0].DATAA
nios_system_clock_4_out_address_to_slave[1] => p1_address_to_the_cfi_flash_0[1].DATAA
nios_system_clock_4_out_address_to_slave[2] => p1_address_to_the_cfi_flash_0[2].DATAA
nios_system_clock_4_out_address_to_slave[3] => p1_address_to_the_cfi_flash_0[3].DATAA
nios_system_clock_4_out_address_to_slave[4] => p1_address_to_the_cfi_flash_0[4].DATAA
nios_system_clock_4_out_address_to_slave[5] => p1_address_to_the_cfi_flash_0[5].DATAA
nios_system_clock_4_out_address_to_slave[6] => p1_address_to_the_cfi_flash_0[6].DATAA
nios_system_clock_4_out_address_to_slave[7] => p1_address_to_the_cfi_flash_0[7].DATAA
nios_system_clock_4_out_address_to_slave[8] => p1_address_to_the_cfi_flash_0[8].DATAA
nios_system_clock_4_out_address_to_slave[9] => p1_address_to_the_cfi_flash_0[9].DATAA
nios_system_clock_4_out_address_to_slave[10] => p1_address_to_the_cfi_flash_0[10].DATAA
nios_system_clock_4_out_address_to_slave[11] => p1_address_to_the_cfi_flash_0[11].DATAA
nios_system_clock_4_out_address_to_slave[12] => p1_address_to_the_cfi_flash_0[12].DATAA
nios_system_clock_4_out_address_to_slave[13] => p1_address_to_the_cfi_flash_0[13].DATAA
nios_system_clock_4_out_address_to_slave[14] => p1_address_to_the_cfi_flash_0[14].DATAA
nios_system_clock_4_out_address_to_slave[15] => p1_address_to_the_cfi_flash_0[15].DATAA
nios_system_clock_4_out_address_to_slave[16] => p1_address_to_the_cfi_flash_0[16].DATAA
nios_system_clock_4_out_address_to_slave[17] => p1_address_to_the_cfi_flash_0[17].DATAA
nios_system_clock_4_out_address_to_slave[18] => p1_address_to_the_cfi_flash_0[18].DATAA
nios_system_clock_4_out_address_to_slave[19] => p1_address_to_the_cfi_flash_0[19].DATAA
nios_system_clock_4_out_address_to_slave[20] => p1_address_to_the_cfi_flash_0[20].DATAA
nios_system_clock_4_out_address_to_slave[21] => p1_address_to_the_cfi_flash_0[21].DATAA
nios_system_clock_4_out_read => nios_system_clock_4_out_requests_cfi_flash_0_s1.IN0
nios_system_clock_4_out_read => nios_system_clock_4_out_qualified_request_cfi_flash_0_s1.IN1
nios_system_clock_4_out_read => cfi_flash_0_s1_in_a_read_cycle.IN1
nios_system_clock_4_out_write => nios_system_clock_4_out_requests_cfi_flash_0_s1.IN1
nios_system_clock_4_out_write => cfi_flash_0_s1_in_a_write_cycle.IN1
nios_system_clock_4_out_writedata[0] => outgoing_data_to_and_from_the_cfi_flash_0[0].DATAA
nios_system_clock_4_out_writedata[1] => outgoing_data_to_and_from_the_cfi_flash_0[1].DATAA
nios_system_clock_4_out_writedata[2] => outgoing_data_to_and_from_the_cfi_flash_0[2].DATAA
nios_system_clock_4_out_writedata[3] => outgoing_data_to_and_from_the_cfi_flash_0[3].DATAA
nios_system_clock_4_out_writedata[4] => outgoing_data_to_and_from_the_cfi_flash_0[4].DATAA
nios_system_clock_4_out_writedata[5] => outgoing_data_to_and_from_the_cfi_flash_0[5].DATAA
nios_system_clock_4_out_writedata[6] => outgoing_data_to_and_from_the_cfi_flash_0[6].DATAA
nios_system_clock_4_out_writedata[7] => outgoing_data_to_and_from_the_cfi_flash_0[7].DATAA
reset_n => address_to_the_cfi_flash_0[0]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[1]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[2]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[3]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[4]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[5]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[6]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[7]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[8]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[9]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[10]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[11]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[12]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[13]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[14]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[15]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[16]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[17]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[18]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[19]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[20]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[21]~reg0.ACLR
reset_n => d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.PRESET
reset_n => nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1_shift_register[0].ACLR
reset_n => nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1_shift_register[1].ACLR
reset_n => nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1_shift_register[0].ACLR
reset_n => nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1_shift_register[1].ACLR
reset_n => read_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => select_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => write_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_share_counter.ACLR
reset_n => tri_state_bridge_0_avalon_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_nios_system_clock_4_out_granted_slave_cfi_flash_0_s1.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[0].ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[1].ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[2].ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[3].ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[4].ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[5].ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[6].ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash_0[7].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[0].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[1].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[2].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[3].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[4].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[5].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[6].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[7].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => last_cycle_nios_system_clock_3_out_granted_slave_cfi_flash_0_s1.ACLR
reset_n => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_addend[0].PRESET
reset_n => tri_state_bridge_0_avalon_slave_arb_addend[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_reg_firsttransfer.PRESET
reset_n => cfi_flash_0_s1_wait_counter[0].ACLR
reset_n => cfi_flash_0_s1_wait_counter[1].ACLR
address_to_the_cfi_flash_0[0] <= address_to_the_cfi_flash_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[1] <= address_to_the_cfi_flash_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[2] <= address_to_the_cfi_flash_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[3] <= address_to_the_cfi_flash_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[4] <= address_to_the_cfi_flash_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[5] <= address_to_the_cfi_flash_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[6] <= address_to_the_cfi_flash_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[7] <= address_to_the_cfi_flash_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[8] <= address_to_the_cfi_flash_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[9] <= address_to_the_cfi_flash_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[10] <= address_to_the_cfi_flash_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[11] <= address_to_the_cfi_flash_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[12] <= address_to_the_cfi_flash_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[13] <= address_to_the_cfi_flash_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[14] <= address_to_the_cfi_flash_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[15] <= address_to_the_cfi_flash_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[16] <= address_to_the_cfi_flash_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[17] <= address_to_the_cfi_flash_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[18] <= address_to_the_cfi_flash_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[19] <= address_to_the_cfi_flash_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[20] <= address_to_the_cfi_flash_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_cfi_flash_0[21] <= address_to_the_cfi_flash_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfi_flash_0_s1_wait_counter_eq_0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
d1_tri_state_bridge_0_avalon_slave_end_xfer <= d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_and_from_the_cfi_flash_0[0] <> data_to_and_from_the_cfi_flash_0[0]
data_to_and_from_the_cfi_flash_0[1] <> data_to_and_from_the_cfi_flash_0[1]
data_to_and_from_the_cfi_flash_0[2] <> data_to_and_from_the_cfi_flash_0[2]
data_to_and_from_the_cfi_flash_0[3] <> data_to_and_from_the_cfi_flash_0[3]
data_to_and_from_the_cfi_flash_0[4] <> data_to_and_from_the_cfi_flash_0[4]
data_to_and_from_the_cfi_flash_0[5] <> data_to_and_from_the_cfi_flash_0[5]
data_to_and_from_the_cfi_flash_0[6] <> data_to_and_from_the_cfi_flash_0[6]
data_to_and_from_the_cfi_flash_0[7] <> data_to_and_from_the_cfi_flash_0[7]
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0].DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1].DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2].DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3].DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4].DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5].DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6].DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7] <= incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_granted_cfi_flash_0_s1 <= tri_state_bridge_0_avalon_slave_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_qualified_request_cfi_flash_0_s1 <= nios_system_clock_3_out_qualified_request_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1 <= nios_system_clock_3_out_read_data_valid_cfi_flash_0_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_3_out_requests_cfi_flash_0_s1 <= nios_system_clock_3_out_requests_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_granted_cfi_flash_0_s1 <= tri_state_bridge_0_avalon_slave_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_qualified_request_cfi_flash_0_s1 <= nios_system_clock_4_out_qualified_request_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1 <= nios_system_clock_4_out_read_data_valid_cfi_flash_0_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
nios_system_clock_4_out_requests_cfi_flash_0_s1 <= nios_system_clock_4_out_requests_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
read_n_to_the_cfi_flash_0 <= read_n_to_the_cfi_flash_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_n_to_the_cfi_flash_0 <= select_n_to_the_cfi_flash_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_n_to_the_cfi_flash_0 <= write_n_to_the_cfi_flash_0~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_alpha_blender_0_avalon_background_sink_arbitrator:the_video_alpha_blender_0_avalon_background_sink
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_alpha_blender_0_avalon_background_sink_ready => video_alpha_blender_0_avalon_background_sink_ready_from_sa.DATAIN
video_scaler_0_avalon_scaler_source_data[0] => video_alpha_blender_0_avalon_background_sink_data[0].DATAIN
video_scaler_0_avalon_scaler_source_data[1] => video_alpha_blender_0_avalon_background_sink_data[1].DATAIN
video_scaler_0_avalon_scaler_source_data[2] => video_alpha_blender_0_avalon_background_sink_data[2].DATAIN
video_scaler_0_avalon_scaler_source_data[3] => video_alpha_blender_0_avalon_background_sink_data[3].DATAIN
video_scaler_0_avalon_scaler_source_data[4] => video_alpha_blender_0_avalon_background_sink_data[4].DATAIN
video_scaler_0_avalon_scaler_source_data[5] => video_alpha_blender_0_avalon_background_sink_data[5].DATAIN
video_scaler_0_avalon_scaler_source_data[6] => video_alpha_blender_0_avalon_background_sink_data[6].DATAIN
video_scaler_0_avalon_scaler_source_data[7] => video_alpha_blender_0_avalon_background_sink_data[7].DATAIN
video_scaler_0_avalon_scaler_source_data[8] => video_alpha_blender_0_avalon_background_sink_data[8].DATAIN
video_scaler_0_avalon_scaler_source_data[9] => video_alpha_blender_0_avalon_background_sink_data[9].DATAIN
video_scaler_0_avalon_scaler_source_data[10] => video_alpha_blender_0_avalon_background_sink_data[10].DATAIN
video_scaler_0_avalon_scaler_source_data[11] => video_alpha_blender_0_avalon_background_sink_data[11].DATAIN
video_scaler_0_avalon_scaler_source_data[12] => video_alpha_blender_0_avalon_background_sink_data[12].DATAIN
video_scaler_0_avalon_scaler_source_data[13] => video_alpha_blender_0_avalon_background_sink_data[13].DATAIN
video_scaler_0_avalon_scaler_source_data[14] => video_alpha_blender_0_avalon_background_sink_data[14].DATAIN
video_scaler_0_avalon_scaler_source_data[15] => video_alpha_blender_0_avalon_background_sink_data[15].DATAIN
video_scaler_0_avalon_scaler_source_data[16] => video_alpha_blender_0_avalon_background_sink_data[16].DATAIN
video_scaler_0_avalon_scaler_source_data[17] => video_alpha_blender_0_avalon_background_sink_data[17].DATAIN
video_scaler_0_avalon_scaler_source_data[18] => video_alpha_blender_0_avalon_background_sink_data[18].DATAIN
video_scaler_0_avalon_scaler_source_data[19] => video_alpha_blender_0_avalon_background_sink_data[19].DATAIN
video_scaler_0_avalon_scaler_source_data[20] => video_alpha_blender_0_avalon_background_sink_data[20].DATAIN
video_scaler_0_avalon_scaler_source_data[21] => video_alpha_blender_0_avalon_background_sink_data[21].DATAIN
video_scaler_0_avalon_scaler_source_data[22] => video_alpha_blender_0_avalon_background_sink_data[22].DATAIN
video_scaler_0_avalon_scaler_source_data[23] => video_alpha_blender_0_avalon_background_sink_data[23].DATAIN
video_scaler_0_avalon_scaler_source_data[24] => video_alpha_blender_0_avalon_background_sink_data[24].DATAIN
video_scaler_0_avalon_scaler_source_data[25] => video_alpha_blender_0_avalon_background_sink_data[25].DATAIN
video_scaler_0_avalon_scaler_source_data[26] => video_alpha_blender_0_avalon_background_sink_data[26].DATAIN
video_scaler_0_avalon_scaler_source_data[27] => video_alpha_blender_0_avalon_background_sink_data[27].DATAIN
video_scaler_0_avalon_scaler_source_data[28] => video_alpha_blender_0_avalon_background_sink_data[28].DATAIN
video_scaler_0_avalon_scaler_source_data[29] => video_alpha_blender_0_avalon_background_sink_data[29].DATAIN
video_scaler_0_avalon_scaler_source_endofpacket => video_alpha_blender_0_avalon_background_sink_endofpacket.DATAIN
video_scaler_0_avalon_scaler_source_startofpacket => video_alpha_blender_0_avalon_background_sink_startofpacket.DATAIN
video_scaler_0_avalon_scaler_source_valid => video_alpha_blender_0_avalon_background_sink_valid.DATAIN
video_alpha_blender_0_avalon_background_sink_data[0] <= video_scaler_0_avalon_scaler_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[1] <= video_scaler_0_avalon_scaler_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[2] <= video_scaler_0_avalon_scaler_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[3] <= video_scaler_0_avalon_scaler_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[4] <= video_scaler_0_avalon_scaler_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[5] <= video_scaler_0_avalon_scaler_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[6] <= video_scaler_0_avalon_scaler_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[7] <= video_scaler_0_avalon_scaler_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[8] <= video_scaler_0_avalon_scaler_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[9] <= video_scaler_0_avalon_scaler_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[10] <= video_scaler_0_avalon_scaler_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[11] <= video_scaler_0_avalon_scaler_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[12] <= video_scaler_0_avalon_scaler_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[13] <= video_scaler_0_avalon_scaler_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[14] <= video_scaler_0_avalon_scaler_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[15] <= video_scaler_0_avalon_scaler_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[16] <= video_scaler_0_avalon_scaler_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[17] <= video_scaler_0_avalon_scaler_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[18] <= video_scaler_0_avalon_scaler_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[19] <= video_scaler_0_avalon_scaler_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[20] <= video_scaler_0_avalon_scaler_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[21] <= video_scaler_0_avalon_scaler_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[22] <= video_scaler_0_avalon_scaler_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[23] <= video_scaler_0_avalon_scaler_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[24] <= video_scaler_0_avalon_scaler_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[25] <= video_scaler_0_avalon_scaler_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[26] <= video_scaler_0_avalon_scaler_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[27] <= video_scaler_0_avalon_scaler_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[28] <= video_scaler_0_avalon_scaler_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_data[29] <= video_scaler_0_avalon_scaler_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_endofpacket <= video_scaler_0_avalon_scaler_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_ready_from_sa <= video_alpha_blender_0_avalon_background_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_startofpacket <= video_scaler_0_avalon_scaler_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_background_sink_valid <= video_scaler_0_avalon_scaler_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_alpha_blender_0_avalon_foreground_sink_arbitrator:the_video_alpha_blender_0_avalon_foreground_sink
clk => ~NO_FANOUT~
reset_n => video_alpha_blender_0_avalon_foreground_sink_reset.DATAIN
video_alpha_blender_0_avalon_foreground_sink_ready => video_alpha_blender_0_avalon_foreground_sink_ready_from_sa.DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[0] => video_alpha_blender_0_avalon_foreground_sink_data[0].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[1] => video_alpha_blender_0_avalon_foreground_sink_data[1].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[2] => video_alpha_blender_0_avalon_foreground_sink_data[2].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[3] => video_alpha_blender_0_avalon_foreground_sink_data[3].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[4] => video_alpha_blender_0_avalon_foreground_sink_data[4].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[5] => video_alpha_blender_0_avalon_foreground_sink_data[5].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[6] => video_alpha_blender_0_avalon_foreground_sink_data[6].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[7] => video_alpha_blender_0_avalon_foreground_sink_data[7].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[8] => video_alpha_blender_0_avalon_foreground_sink_data[8].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[9] => video_alpha_blender_0_avalon_foreground_sink_data[9].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[10] => video_alpha_blender_0_avalon_foreground_sink_data[10].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[11] => video_alpha_blender_0_avalon_foreground_sink_data[11].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[12] => video_alpha_blender_0_avalon_foreground_sink_data[12].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[13] => video_alpha_blender_0_avalon_foreground_sink_data[13].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[14] => video_alpha_blender_0_avalon_foreground_sink_data[14].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[15] => video_alpha_blender_0_avalon_foreground_sink_data[15].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[16] => video_alpha_blender_0_avalon_foreground_sink_data[16].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[17] => video_alpha_blender_0_avalon_foreground_sink_data[17].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[18] => video_alpha_blender_0_avalon_foreground_sink_data[18].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[19] => video_alpha_blender_0_avalon_foreground_sink_data[19].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[20] => video_alpha_blender_0_avalon_foreground_sink_data[20].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[21] => video_alpha_blender_0_avalon_foreground_sink_data[21].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[22] => video_alpha_blender_0_avalon_foreground_sink_data[22].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[23] => video_alpha_blender_0_avalon_foreground_sink_data[23].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[24] => video_alpha_blender_0_avalon_foreground_sink_data[24].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[25] => video_alpha_blender_0_avalon_foreground_sink_data[25].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[26] => video_alpha_blender_0_avalon_foreground_sink_data[26].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[27] => video_alpha_blender_0_avalon_foreground_sink_data[27].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[28] => video_alpha_blender_0_avalon_foreground_sink_data[28].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[29] => video_alpha_blender_0_avalon_foreground_sink_data[29].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[30] => video_alpha_blender_0_avalon_foreground_sink_data[30].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[31] => video_alpha_blender_0_avalon_foreground_sink_data[31].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[32] => video_alpha_blender_0_avalon_foreground_sink_data[32].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[33] => video_alpha_blender_0_avalon_foreground_sink_data[33].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[34] => video_alpha_blender_0_avalon_foreground_sink_data[34].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[35] => video_alpha_blender_0_avalon_foreground_sink_data[35].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[36] => video_alpha_blender_0_avalon_foreground_sink_data[36].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[37] => video_alpha_blender_0_avalon_foreground_sink_data[37].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[38] => video_alpha_blender_0_avalon_foreground_sink_data[38].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[39] => video_alpha_blender_0_avalon_foreground_sink_data[39].DATAIN
video_character_buffer_with_dma_0_avalon_char_source_endofpacket => video_alpha_blender_0_avalon_foreground_sink_endofpacket.DATAIN
video_character_buffer_with_dma_0_avalon_char_source_startofpacket => video_alpha_blender_0_avalon_foreground_sink_startofpacket.DATAIN
video_character_buffer_with_dma_0_avalon_char_source_valid => video_alpha_blender_0_avalon_foreground_sink_valid.DATAIN
video_alpha_blender_0_avalon_foreground_sink_data[0] <= video_character_buffer_with_dma_0_avalon_char_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[1] <= video_character_buffer_with_dma_0_avalon_char_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[2] <= video_character_buffer_with_dma_0_avalon_char_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[3] <= video_character_buffer_with_dma_0_avalon_char_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[4] <= video_character_buffer_with_dma_0_avalon_char_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[5] <= video_character_buffer_with_dma_0_avalon_char_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[6] <= video_character_buffer_with_dma_0_avalon_char_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[7] <= video_character_buffer_with_dma_0_avalon_char_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[8] <= video_character_buffer_with_dma_0_avalon_char_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[9] <= video_character_buffer_with_dma_0_avalon_char_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[10] <= video_character_buffer_with_dma_0_avalon_char_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[11] <= video_character_buffer_with_dma_0_avalon_char_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[12] <= video_character_buffer_with_dma_0_avalon_char_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[13] <= video_character_buffer_with_dma_0_avalon_char_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[14] <= video_character_buffer_with_dma_0_avalon_char_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[15] <= video_character_buffer_with_dma_0_avalon_char_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[16] <= video_character_buffer_with_dma_0_avalon_char_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[17] <= video_character_buffer_with_dma_0_avalon_char_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[18] <= video_character_buffer_with_dma_0_avalon_char_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[19] <= video_character_buffer_with_dma_0_avalon_char_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[20] <= video_character_buffer_with_dma_0_avalon_char_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[21] <= video_character_buffer_with_dma_0_avalon_char_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[22] <= video_character_buffer_with_dma_0_avalon_char_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[23] <= video_character_buffer_with_dma_0_avalon_char_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[24] <= video_character_buffer_with_dma_0_avalon_char_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[25] <= video_character_buffer_with_dma_0_avalon_char_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[26] <= video_character_buffer_with_dma_0_avalon_char_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[27] <= video_character_buffer_with_dma_0_avalon_char_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[28] <= video_character_buffer_with_dma_0_avalon_char_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[29] <= video_character_buffer_with_dma_0_avalon_char_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[30] <= video_character_buffer_with_dma_0_avalon_char_source_data[30].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[31] <= video_character_buffer_with_dma_0_avalon_char_source_data[31].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[32] <= video_character_buffer_with_dma_0_avalon_char_source_data[32].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[33] <= video_character_buffer_with_dma_0_avalon_char_source_data[33].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[34] <= video_character_buffer_with_dma_0_avalon_char_source_data[34].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[35] <= video_character_buffer_with_dma_0_avalon_char_source_data[35].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[36] <= video_character_buffer_with_dma_0_avalon_char_source_data[36].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[37] <= video_character_buffer_with_dma_0_avalon_char_source_data[37].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[38] <= video_character_buffer_with_dma_0_avalon_char_source_data[38].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_data[39] <= video_character_buffer_with_dma_0_avalon_char_source_data[39].DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_endofpacket <= video_character_buffer_with_dma_0_avalon_char_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_ready_from_sa <= video_alpha_blender_0_avalon_foreground_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_startofpacket <= video_character_buffer_with_dma_0_avalon_char_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_alpha_blender_0_avalon_foreground_sink_valid <= video_character_buffer_with_dma_0_avalon_char_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_alpha_blender_0_avalon_blended_source_arbitrator:the_video_alpha_blender_0_avalon_blended_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[0] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[1] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[2] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[3] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[4] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[5] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[6] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[7] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[8] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[9] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[10] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[11] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[12] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[13] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[14] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[15] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[16] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[17] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[18] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[19] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[20] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[21] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[22] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[23] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[24] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[25] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[26] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[27] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[28] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[29] => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_endofpacket => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_startofpacket => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_valid => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa => video_alpha_blender_0_avalon_blended_source_ready.DATAIN
video_alpha_blender_0_avalon_blended_source_ready <= video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_alpha_blender_0:the_video_alpha_blender_0
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
background_data[0] => background_data[0].IN1
background_data[1] => background_data[1].IN1
background_data[2] => background_data[2].IN1
background_data[3] => background_data[3].IN1
background_data[4] => background_data[4].IN1
background_data[5] => background_data[5].IN1
background_data[6] => background_data[6].IN1
background_data[7] => background_data[7].IN1
background_data[8] => background_data[8].IN1
background_data[9] => background_data[9].IN1
background_data[10] => background_data[10].IN1
background_data[11] => background_data[11].IN1
background_data[12] => background_data[12].IN1
background_data[13] => background_data[13].IN1
background_data[14] => background_data[14].IN1
background_data[15] => background_data[15].IN1
background_data[16] => background_data[16].IN1
background_data[17] => background_data[17].IN1
background_data[18] => background_data[18].IN1
background_data[19] => background_data[19].IN1
background_data[20] => background_data[20].IN1
background_data[21] => background_data[21].IN1
background_data[22] => background_data[22].IN1
background_data[23] => background_data[23].IN1
background_data[24] => background_data[24].IN1
background_data[25] => background_data[25].IN1
background_data[26] => background_data[26].IN1
background_data[27] => background_data[27].IN1
background_data[28] => background_data[28].IN1
background_data[29] => background_data[29].IN1
background_startofpacket => sync_foreground.IN0
background_startofpacket => sync_background.IN0
background_endofpacket => sync_foreground.IN0
background_endofpacket => sync_background.IN0
background_empty[0] => ~NO_FANOUT~
background_empty[1] => ~NO_FANOUT~
background_valid => sync_background.IN0
foreground_data[0] => foreground_data[0].IN1
foreground_data[1] => foreground_data[1].IN1
foreground_data[2] => foreground_data[2].IN1
foreground_data[3] => foreground_data[3].IN1
foreground_data[4] => foreground_data[4].IN1
foreground_data[5] => foreground_data[5].IN1
foreground_data[6] => foreground_data[6].IN1
foreground_data[7] => foreground_data[7].IN1
foreground_data[8] => foreground_data[8].IN1
foreground_data[9] => foreground_data[9].IN1
foreground_data[10] => foreground_data[10].IN1
foreground_data[11] => foreground_data[11].IN1
foreground_data[12] => foreground_data[12].IN1
foreground_data[13] => foreground_data[13].IN1
foreground_data[14] => foreground_data[14].IN1
foreground_data[15] => foreground_data[15].IN1
foreground_data[16] => foreground_data[16].IN1
foreground_data[17] => foreground_data[17].IN1
foreground_data[18] => foreground_data[18].IN1
foreground_data[19] => foreground_data[19].IN1
foreground_data[20] => foreground_data[20].IN1
foreground_data[21] => foreground_data[21].IN1
foreground_data[22] => foreground_data[22].IN1
foreground_data[23] => foreground_data[23].IN1
foreground_data[24] => foreground_data[24].IN1
foreground_data[25] => foreground_data[25].IN1
foreground_data[26] => foreground_data[26].IN1
foreground_data[27] => foreground_data[27].IN1
foreground_data[28] => foreground_data[28].IN1
foreground_data[29] => foreground_data[29].IN1
foreground_data[30] => foreground_data[30].IN1
foreground_data[31] => foreground_data[31].IN1
foreground_data[32] => foreground_data[32].IN1
foreground_data[33] => foreground_data[33].IN1
foreground_data[34] => foreground_data[34].IN1
foreground_data[35] => foreground_data[35].IN1
foreground_data[36] => foreground_data[36].IN1
foreground_data[37] => foreground_data[37].IN1
foreground_data[38] => foreground_data[38].IN1
foreground_data[39] => foreground_data[39].IN1
foreground_startofpacket => sync_background.IN1
foreground_startofpacket => output_startofpacket.DATAIN
foreground_startofpacket => sync_foreground.IN1
foreground_endofpacket => sync_background.IN1
foreground_endofpacket => output_endofpacket.DATAIN
foreground_endofpacket => sync_foreground.IN1
foreground_empty[0] => ~NO_FANOUT~
foreground_empty[1] => ~NO_FANOUT~
foreground_valid => sync_background.IN1
output_ready => background_ready.IN1
background_ready <= background_ready.DB_MAX_OUTPUT_PORT_TYPE
foreground_ready <= foreground_ready.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[1] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[2] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[3] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[4] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[5] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[6] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[7] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[8] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[9] <= altera_up_video_alpha_blender_simple:alpha_blender.new_blue
output_data[10] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[11] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[12] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[13] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[14] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[15] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[16] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[17] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[18] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[19] <= altera_up_video_alpha_blender_simple:alpha_blender.new_green
output_data[20] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[21] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[22] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[23] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[24] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[25] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[26] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[27] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[28] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_data[29] <= altera_up_video_alpha_blender_simple:alpha_blender.new_red
output_startofpacket <= foreground_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
output_endofpacket <= foreground_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
output_empty[0] <= <GND>
output_empty[1] <= <GND>
output_valid <= valid.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_alpha_blender_0:the_video_alpha_blender_0|altera_up_video_alpha_blender_simple:alpha_blender
background_data[0] => new_blue.IN0
background_data[1] => new_blue.IN0
background_data[2] => new_blue.IN0
background_data[3] => new_blue.IN0
background_data[4] => new_blue.IN0
background_data[5] => new_blue.IN0
background_data[6] => new_blue.IN0
background_data[7] => new_blue.IN0
background_data[8] => new_blue.IN0
background_data[9] => new_blue.IN0
background_data[10] => new_green.IN0
background_data[11] => new_green.IN0
background_data[12] => new_green.IN0
background_data[13] => new_green.IN0
background_data[14] => new_green.IN0
background_data[15] => new_green.IN0
background_data[16] => new_green.IN0
background_data[17] => new_green.IN0
background_data[18] => new_green.IN0
background_data[19] => new_green.IN0
background_data[20] => new_red.IN0
background_data[21] => new_red.IN0
background_data[22] => new_red.IN0
background_data[23] => new_red.IN0
background_data[24] => new_red.IN0
background_data[25] => new_red.IN0
background_data[26] => new_red.IN0
background_data[27] => new_red.IN0
background_data[28] => new_red.IN0
background_data[29] => new_red.IN0
foreground_data[0] => new_blue.IN0
foreground_data[1] => new_blue.IN0
foreground_data[2] => new_blue.IN0
foreground_data[3] => new_blue.IN0
foreground_data[4] => new_blue.IN0
foreground_data[5] => new_blue.IN0
foreground_data[6] => new_blue.IN0
foreground_data[7] => new_blue.IN0
foreground_data[8] => new_blue.IN0
foreground_data[9] => new_blue.IN0
foreground_data[10] => new_green.IN0
foreground_data[11] => new_green.IN0
foreground_data[12] => new_green.IN0
foreground_data[13] => new_green.IN0
foreground_data[14] => new_green.IN0
foreground_data[15] => new_green.IN0
foreground_data[16] => new_green.IN0
foreground_data[17] => new_green.IN0
foreground_data[18] => new_green.IN0
foreground_data[19] => new_green.IN0
foreground_data[20] => new_red.IN0
foreground_data[21] => new_red.IN0
foreground_data[22] => new_red.IN0
foreground_data[23] => new_red.IN0
foreground_data[24] => new_red.IN0
foreground_data[25] => new_red.IN0
foreground_data[26] => new_red.IN0
foreground_data[27] => new_red.IN0
foreground_data[28] => new_red.IN0
foreground_data[29] => new_red.IN0
foreground_data[30] => ~NO_FANOUT~
foreground_data[31] => ~NO_FANOUT~
foreground_data[32] => ~NO_FANOUT~
foreground_data[33] => ~NO_FANOUT~
foreground_data[34] => ~NO_FANOUT~
foreground_data[35] => ~NO_FANOUT~
foreground_data[36] => ~NO_FANOUT~
foreground_data[37] => ~NO_FANOUT~
foreground_data[38] => ~NO_FANOUT~
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_red.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_green.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
foreground_data[39] => new_blue.IN1
new_red[0] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[1] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[2] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[3] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[4] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[5] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[6] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[7] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[8] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_red[9] <= new_red.DB_MAX_OUTPUT_PORT_TYPE
new_green[0] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[1] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[2] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[3] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[4] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[5] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[6] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[7] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[8] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_green[9] <= new_green.DB_MAX_OUTPUT_PORT_TYPE
new_blue[0] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[1] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[2] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[3] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[4] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[5] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[6] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[7] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[8] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE
new_blue[9] <= new_blue.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_character_buffer_with_dma_0_avalon_char_buffer_slave_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_buffer_slave
clk => d1_video_character_buffer_with_dma_0_avalon_char_buffer_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave_shift_register.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[2].DATAIN
cpu_0_data_master_address_to_slave[3] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[3].DATAIN
cpu_0_data_master_address_to_slave[4] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[4].DATAIN
cpu_0_data_master_address_to_slave[5] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[5].DATAIN
cpu_0_data_master_address_to_slave[6] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[6].DATAIN
cpu_0_data_master_address_to_slave[7] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[7].DATAIN
cpu_0_data_master_address_to_slave[8] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[8].DATAIN
cpu_0_data_master_address_to_slave[9] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[9].DATAIN
cpu_0_data_master_address_to_slave[10] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[10].DATAIN
cpu_0_data_master_address_to_slave[11] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[11].DATAIN
cpu_0_data_master_address_to_slave[12] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[12].DATAIN
cpu_0_data_master_address_to_slave[13] => Equal0.IN11
cpu_0_data_master_address_to_slave[14] => Equal0.IN10
cpu_0_data_master_address_to_slave[15] => Equal0.IN9
cpu_0_data_master_address_to_slave[16] => Equal0.IN8
cpu_0_data_master_address_to_slave[17] => Equal0.IN7
cpu_0_data_master_address_to_slave[18] => Equal0.IN6
cpu_0_data_master_address_to_slave[19] => Equal0.IN5
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN4
cpu_0_data_master_address_to_slave[22] => Equal0.IN3
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DATAA
cpu_0_data_master_dbs_address[0] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[0].DATAIN
cpu_0_data_master_dbs_address[0] => Equal1.IN31
cpu_0_data_master_dbs_address[0] => Equal2.IN0
cpu_0_data_master_dbs_address[0] => Equal3.IN31
cpu_0_data_master_dbs_address[1] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[1].DATAIN
cpu_0_data_master_dbs_address[1] => Equal1.IN30
cpu_0_data_master_dbs_address[1] => Equal2.IN31
cpu_0_data_master_dbs_address[1] => Equal3.IN0
cpu_0_data_master_dbs_write_8[0] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[0].DATAIN
cpu_0_data_master_dbs_write_8[1] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[1].DATAIN
cpu_0_data_master_dbs_write_8[2] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[2].DATAIN
cpu_0_data_master_dbs_write_8[3] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[3].DATAIN
cpu_0_data_master_dbs_write_8[4] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[4].DATAIN
cpu_0_data_master_dbs_write_8[5] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[5].DATAIN
cpu_0_data_master_dbs_write_8[6] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[6].DATAIN
cpu_0_data_master_dbs_write_8[7] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[7].DATAIN
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_read => cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave.IN1
cpu_0_data_master_read => video_character_buffer_with_dma_0_avalon_char_buffer_slave_read.IN1
cpu_0_data_master_read => video_character_buffer_with_dma_0_avalon_char_buffer_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave.IN1
cpu_0_data_master_write => video_character_buffer_with_dma_0_avalon_char_buffer_slave_write.IN1
cpu_0_data_master_write => video_character_buffer_with_dma_0_avalon_char_buffer_slave_in_a_write_cycle.IN1
reset_n => cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave_shift_register.ACLR
reset_n => d1_video_character_buffer_with_dma_0_avalon_char_buffer_slave_end_xfer~reg0.PRESET
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[0] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[0].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[1] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[1].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[2] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[2].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[3] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[3].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[4] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[4].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[5] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[5].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[6] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[6].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[7] => video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[7].DATAIN
video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest => video_character_buffer_with_dma_0_avalon_char_buffer_slave_waits_for_read.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest => video_character_buffer_with_dma_0_avalon_char_buffer_slave_waits_for_write.IN1
video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest => video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest_from_sa.DATAIN
cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave <= cpu_0_data_master_byteenable_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_video_character_buffer_with_dma_0_avalon_char_buffer_slave <= cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave <= cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave <= cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_buffer_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave <= cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_video_character_buffer_with_dma_0_avalon_char_buffer_slave_end_xfer <= d1_video_character_buffer_with_dma_0_avalon_char_buffer_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[0] <= cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[1] <= cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[2] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[3] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[4] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[5] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[6] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[7] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[8] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[9] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[10] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[11] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_address[12] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_byteenable <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_chipselect <= cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_read <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_read.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[0] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[1] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[2] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[3] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[4] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[5] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[6] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata_from_sa[7] <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest_from_sa <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_write <= video_character_buffer_with_dma_0_avalon_char_buffer_slave_write.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[0] <= cpu_0_data_master_dbs_write_8[0].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[1] <= cpu_0_data_master_dbs_write_8[1].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[2] <= cpu_0_data_master_dbs_write_8[2].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[3] <= cpu_0_data_master_dbs_write_8[3].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[4] <= cpu_0_data_master_dbs_write_8[4].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[5] <= cpu_0_data_master_dbs_write_8[5].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[6] <= cpu_0_data_master_dbs_write_8[6].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_buffer_slave_writedata[7] <= cpu_0_data_master_dbs_write_8[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_character_buffer_with_dma_0_avalon_char_control_slave_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_control_slave
clk => d1_video_character_buffer_with_dma_0_avalon_char_control_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave_shift_register.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => video_character_buffer_with_dma_0_avalon_char_control_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN21
cpu_0_data_master_address_to_slave[4] => Equal0.IN7
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN6
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN9
cpu_0_data_master_address_to_slave[22] => Equal0.IN8
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DATAB
cpu_0_data_master_byteenable[1] => video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DATAB
cpu_0_data_master_byteenable[2] => video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DATAB
cpu_0_data_master_byteenable[3] => video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DATAB
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_read => cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave_shift_register_in.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_control_slave.IN1
cpu_0_data_master_write => video_character_buffer_with_dma_0_avalon_char_control_slave_write.IN1
cpu_0_data_master_writedata[0] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave_shift_register.ACLR
reset_n => d1_video_character_buffer_with_dma_0_avalon_char_control_slave_end_xfer~reg0.PRESET
reset_n => video_character_buffer_with_dma_0_avalon_char_control_slave_reset.DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[0] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[0].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[1] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[1].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[2] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[2].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[3] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[3].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[4] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[4].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[5] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[5].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[6] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[6].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[7] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[7].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[8] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[8].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[9] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[9].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[10] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[10].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[11] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[11].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[12] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[12].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[13] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[13].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[14] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[14].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[15] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[15].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[16] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[16].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[17] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[17].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[18] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[18].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[19] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[19].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[20] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[20].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[21] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[21].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[22] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[22].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[23] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[23].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[24] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[24].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[25] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[25].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[26] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[26].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[27] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[27].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[28] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[28].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[29] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[29].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[30] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[30].DATAIN
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[31] => video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_video_character_buffer_with_dma_0_avalon_char_control_slave <= cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave <= cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave <= cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_control_slave <= cpu_0_data_master_requests_video_character_buffer_with_dma_0_avalon_char_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_video_character_buffer_with_dma_0_avalon_char_control_slave_end_xfer <= d1_video_character_buffer_with_dma_0_avalon_char_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable[0] <= video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable[1] <= video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable[2] <= video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable[3] <= video_character_buffer_with_dma_0_avalon_char_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_chipselect <= cpu_0_data_master_qualified_request_video_character_buffer_with_dma_0_avalon_char_control_slave.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_read <= cpu_0_data_master_read_data_valid_video_character_buffer_with_dma_0_avalon_char_control_slave_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[0] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[1] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[2] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[3] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[4] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[5] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[6] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[7] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[8] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[9] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[10] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[11] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[12] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[13] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[14] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[15] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[16] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[17] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[18] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[19] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[20] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[21] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[22] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[23] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[24] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[25] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[26] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[27] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[28] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[29] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[30] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_readdata_from_sa[31] <= video_character_buffer_with_dma_0_avalon_char_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_write <= video_character_buffer_with_dma_0_avalon_char_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
video_character_buffer_with_dma_0_avalon_char_control_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_character_buffer_with_dma_0_avalon_char_source_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_alpha_blender_0_avalon_foreground_sink_ready_from_sa => video_character_buffer_with_dma_0_avalon_char_source_ready.DATAIN
video_character_buffer_with_dma_0_avalon_char_source_data[0] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[1] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[2] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[3] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[4] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[5] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[6] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[7] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[8] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[9] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[10] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[11] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[12] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[13] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[14] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[15] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[16] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[17] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[18] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[19] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[20] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[21] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[22] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[23] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[24] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[25] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[26] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[27] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[28] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[29] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[30] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[31] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[32] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[33] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[34] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[35] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[36] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[37] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[38] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_data[39] => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_endofpacket => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_startofpacket => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_valid => ~NO_FANOUT~
video_character_buffer_with_dma_0_avalon_char_source_ready <= video_alpha_blender_0_avalon_foreground_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0
clk => clk.IN3
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => ctrl_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => buf_readdata.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => delayed_buf_waitrequest.OUTPUTSELECT
reset => delayed_buf_waitrequest.OUTPUTSELECT
reset => clear_screen.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => x_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => y_position.OUTPUTSELECT
reset => delayed_x_position.OUTPUTSELECT
reset => delayed_x_position.OUTPUTSELECT
reset => delayed_x_position.OUTPUTSELECT
reset => delayed_x_position.OUTPUTSELECT
reset => delayed_x_position.OUTPUTSELECT
reset => delayed_x_position.OUTPUTSELECT
reset => delayed_y_position.OUTPUTSELECT
reset => delayed_y_position.OUTPUTSELECT
reset => delayed_y_position.OUTPUTSELECT
reset => delayed_y_position.OUTPUTSELECT
reset => delayed_y_position.OUTPUTSELECT
reset => delayed_y_position.OUTPUTSELECT
reset => delayed_startofpacket.OUTPUTSELECT
reset => delayed_startofpacket.OUTPUTSELECT
reset => delayed_startofpacket.OUTPUTSELECT
reset => delayed_startofpacket.OUTPUTSELECT
reset => delayed_endofpacket.OUTPUTSELECT
reset => delayed_endofpacket.OUTPUTSELECT
reset => delayed_endofpacket.OUTPUTSELECT
reset => delayed_endofpacket.OUTPUTSELECT
ctrl_address => always0.IN1
ctrl_address => always2.IN1
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[0] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[1] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[2] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_byteenable[3] => control_reg.OUTPUTSELECT
ctrl_chipselect => always0.IN0
ctrl_chipselect => always2.IN0
ctrl_read => always0.IN1
ctrl_write => always2.IN1
ctrl_writedata[0] => control_reg.DATAB
ctrl_writedata[1] => control_reg.DATAB
ctrl_writedata[2] => control_reg.DATAB
ctrl_writedata[3] => control_reg.DATAB
ctrl_writedata[4] => control_reg.DATAB
ctrl_writedata[5] => control_reg.DATAB
ctrl_writedata[6] => control_reg.DATAB
ctrl_writedata[7] => control_reg.DATAB
ctrl_writedata[8] => control_reg.DATAB
ctrl_writedata[9] => control_reg.DATAB
ctrl_writedata[10] => control_reg.DATAB
ctrl_writedata[11] => control_reg.DATAB
ctrl_writedata[12] => control_reg.DATAB
ctrl_writedata[13] => control_reg.DATAB
ctrl_writedata[14] => control_reg.DATAB
ctrl_writedata[15] => control_reg.DATAB
ctrl_writedata[16] => control_reg.DATAB
ctrl_writedata[17] => control_reg.DATAB
ctrl_writedata[18] => control_reg.DATAB
ctrl_writedata[19] => control_reg.DATAB
ctrl_writedata[20] => control_reg.DATAB
ctrl_writedata[21] => control_reg.DATAB
ctrl_writedata[22] => control_reg.DATAB
ctrl_writedata[23] => control_reg.DATAB
ctrl_writedata[24] => control_reg.DATAB
ctrl_writedata[25] => control_reg.DATAB
ctrl_writedata[26] => control_reg.DATAB
ctrl_writedata[27] => control_reg.DATAB
ctrl_writedata[28] => control_reg.DATAB
ctrl_writedata[29] => control_reg.DATAB
ctrl_writedata[30] => control_reg.DATAB
ctrl_writedata[31] => control_reg.DATAB
buf_address[0] => buf_address[0].IN1
buf_address[1] => buf_address[1].IN1
buf_address[2] => buf_address[2].IN1
buf_address[3] => buf_address[3].IN1
buf_address[4] => buf_address[4].IN1
buf_address[5] => buf_address[5].IN1
buf_address[6] => buf_address[6].IN1
buf_address[7] => buf_address[7].IN1
buf_address[8] => buf_address[8].IN1
buf_address[9] => buf_address[9].IN1
buf_address[10] => buf_address[10].IN1
buf_address[11] => buf_address[11].IN1
buf_address[12] => buf_address[12].IN1
buf_byteenable => comb.IN0
buf_chipselect => always1.IN0
buf_chipselect => comb.IN1
buf_read => always1.IN1
buf_write => comb.IN1
buf_writedata[0] => char_data_to_buffer[1].IN1
buf_writedata[1] => char_data_to_buffer[2].IN1
buf_writedata[2] => char_data_to_buffer[3].IN1
buf_writedata[3] => char_data_to_buffer[4].IN1
buf_writedata[4] => char_data_to_buffer[5].IN1
buf_writedata[5] => char_data_to_buffer[6].IN1
buf_writedata[6] => char_data_to_buffer[7].IN1
buf_writedata[7] => ~NO_FANOUT~
stream_ready => stream_ready.IN2
ctrl_readdata[0] <= ctrl_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[1] <= ctrl_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[2] <= ctrl_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[3] <= ctrl_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[4] <= ctrl_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[5] <= ctrl_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[6] <= ctrl_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[7] <= ctrl_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[8] <= ctrl_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[9] <= ctrl_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[10] <= ctrl_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[11] <= ctrl_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[12] <= ctrl_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[13] <= ctrl_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[14] <= ctrl_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[15] <= ctrl_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[16] <= ctrl_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[17] <= ctrl_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[18] <= ctrl_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[19] <= ctrl_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[20] <= ctrl_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[21] <= ctrl_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[22] <= ctrl_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[23] <= ctrl_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[24] <= ctrl_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[25] <= ctrl_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[26] <= ctrl_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[27] <= ctrl_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[28] <= ctrl_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[29] <= ctrl_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[30] <= ctrl_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readdata[31] <= ctrl_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[0] <= buf_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[1] <= buf_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[2] <= buf_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[3] <= buf_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[4] <= buf_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[5] <= buf_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[6] <= buf_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_readdata[7] <= buf_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_waitrequest <= buf_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
stream_data[0] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[1] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[2] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[3] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[4] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[5] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[6] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[7] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[8] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[9] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[10] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[11] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[12] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[13] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[14] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[15] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[16] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[17] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[18] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[19] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[20] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[21] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[22] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[23] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[24] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[25] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[26] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[27] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[28] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[29] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[30] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[31] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[32] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[33] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[34] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[35] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[36] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[37] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[38] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_data[39] <= altera_up_video_128_character_rom:Character_Rom.character_data
stream_startofpacket <= delayed_startofpacket[3].DB_MAX_OUTPUT_PORT_TYPE
stream_endofpacket <= delayed_endofpacket[3].DB_MAX_OUTPUT_PORT_TYPE
stream_empty[0] <= <GND>
stream_empty[1] <= <GND>
stream_valid <= <VCC>


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory
wren_a => altsyncram_4272:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_4272:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4272:auto_generated.data_a[0]
data_a[1] => altsyncram_4272:auto_generated.data_a[1]
data_a[2] => altsyncram_4272:auto_generated.data_a[2]
data_a[3] => altsyncram_4272:auto_generated.data_a[3]
data_a[4] => altsyncram_4272:auto_generated.data_a[4]
data_a[5] => altsyncram_4272:auto_generated.data_a[5]
data_a[6] => altsyncram_4272:auto_generated.data_a[6]
data_a[7] => altsyncram_4272:auto_generated.data_a[7]
data_b[0] => altsyncram_4272:auto_generated.data_b[0]
data_b[1] => altsyncram_4272:auto_generated.data_b[1]
data_b[2] => altsyncram_4272:auto_generated.data_b[2]
data_b[3] => altsyncram_4272:auto_generated.data_b[3]
data_b[4] => altsyncram_4272:auto_generated.data_b[4]
data_b[5] => altsyncram_4272:auto_generated.data_b[5]
data_b[6] => altsyncram_4272:auto_generated.data_b[6]
data_b[7] => altsyncram_4272:auto_generated.data_b[7]
address_a[0] => altsyncram_4272:auto_generated.address_a[0]
address_a[1] => altsyncram_4272:auto_generated.address_a[1]
address_a[2] => altsyncram_4272:auto_generated.address_a[2]
address_a[3] => altsyncram_4272:auto_generated.address_a[3]
address_a[4] => altsyncram_4272:auto_generated.address_a[4]
address_a[5] => altsyncram_4272:auto_generated.address_a[5]
address_a[6] => altsyncram_4272:auto_generated.address_a[6]
address_a[7] => altsyncram_4272:auto_generated.address_a[7]
address_a[8] => altsyncram_4272:auto_generated.address_a[8]
address_a[9] => altsyncram_4272:auto_generated.address_a[9]
address_a[10] => altsyncram_4272:auto_generated.address_a[10]
address_a[11] => altsyncram_4272:auto_generated.address_a[11]
address_a[12] => altsyncram_4272:auto_generated.address_a[12]
address_b[0] => altsyncram_4272:auto_generated.address_b[0]
address_b[1] => altsyncram_4272:auto_generated.address_b[1]
address_b[2] => altsyncram_4272:auto_generated.address_b[2]
address_b[3] => altsyncram_4272:auto_generated.address_b[3]
address_b[4] => altsyncram_4272:auto_generated.address_b[4]
address_b[5] => altsyncram_4272:auto_generated.address_b[5]
address_b[6] => altsyncram_4272:auto_generated.address_b[6]
address_b[7] => altsyncram_4272:auto_generated.address_b[7]
address_b[8] => altsyncram_4272:auto_generated.address_b[8]
address_b[9] => altsyncram_4272:auto_generated.address_b[9]
address_b[10] => altsyncram_4272:auto_generated.address_b[10]
address_b[11] => altsyncram_4272:auto_generated.address_b[11]
address_b[12] => altsyncram_4272:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4272:auto_generated.clock0
clock1 => altsyncram_4272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_4272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4272:auto_generated.q_a[0]
q_a[1] <= altsyncram_4272:auto_generated.q_a[1]
q_a[2] <= altsyncram_4272:auto_generated.q_a[2]
q_a[3] <= altsyncram_4272:auto_generated.q_a[3]
q_a[4] <= altsyncram_4272:auto_generated.q_a[4]
q_a[5] <= altsyncram_4272:auto_generated.q_a[5]
q_a[6] <= altsyncram_4272:auto_generated.q_a[6]
q_a[7] <= altsyncram_4272:auto_generated.q_a[7]
q_b[0] <= altsyncram_4272:auto_generated.q_b[0]
q_b[1] <= altsyncram_4272:auto_generated.q_b[1]
q_b[2] <= altsyncram_4272:auto_generated.q_b[2]
q_b[3] <= altsyncram_4272:auto_generated.q_b[3]
q_b[4] <= altsyncram_4272:auto_generated.q_b[4]
q_b[5] <= altsyncram_4272:auto_generated.q_b[5]
q_b[6] <= altsyncram_4272:auto_generated.q_b[6]
q_b[7] <= altsyncram_4272:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode2.data[0]
address_a[12] => decode_1oa:decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_1oa:decode3.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => address_reg_b[0].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_hib:mux4.result[0]
q_a[1] <= mux_hib:mux4.result[1]
q_a[2] <= mux_hib:mux4.result[2]
q_a[3] <= mux_hib:mux4.result[3]
q_a[4] <= mux_hib:mux4.result[4]
q_a[5] <= mux_hib:mux4.result[5]
q_a[6] <= mux_hib:mux4.result[6]
q_a[7] <= mux_hib:mux4.result[7]
q_b[0] <= mux_hib:mux5.result[0]
q_b[1] <= mux_hib:mux5.result[1]
q_b[2] <= mux_hib:mux5.result[2]
q_b[3] <= mux_hib:mux5.result[3]
q_b[4] <= mux_hib:mux5.result[4]
q_b[5] <= mux_hib:mux5.result[5]
q_b[6] <= mux_hib:mux5.result[6]
q_b[7] <= mux_hib:mux5.result[7]
wren_a => decode_1oa:decode2.enable
wren_b => decode_1oa:decode3.enable


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|decode_1oa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|decode_1oa:decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|mux_hib:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|mux_hib:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom
clk => clk.IN1
clk_en => clk_en.IN1
character[0] => character_address[6].IN1
character[1] => character_address[7].IN1
character[2] => character_address[8].IN1
character[3] => character_address[9].IN1
character[4] => character_address[10].IN1
character[5] => character_address[11].IN1
character[6] => character_address[12].IN1
x_coordinate[0] => character_address[0].IN1
x_coordinate[1] => character_address[1].IN1
x_coordinate[2] => character_address[2].IN1
y_coordinate[0] => character_address[3].IN1
y_coordinate[1] => character_address[4].IN1
y_coordinate[2] => character_address[5].IN1
character_data <= altsyncram:character_data_rom.q_a


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e5i1:auto_generated.address_a[0]
address_a[1] => altsyncram_e5i1:auto_generated.address_a[1]
address_a[2] => altsyncram_e5i1:auto_generated.address_a[2]
address_a[3] => altsyncram_e5i1:auto_generated.address_a[3]
address_a[4] => altsyncram_e5i1:auto_generated.address_a[4]
address_a[5] => altsyncram_e5i1:auto_generated.address_a[5]
address_a[6] => altsyncram_e5i1:auto_generated.address_a[6]
address_a[7] => altsyncram_e5i1:auto_generated.address_a[7]
address_a[8] => altsyncram_e5i1:auto_generated.address_a[8]
address_a[9] => altsyncram_e5i1:auto_generated.address_a[9]
address_a[10] => altsyncram_e5i1:auto_generated.address_a[10]
address_a[11] => altsyncram_e5i1:auto_generated.address_a[11]
address_a[12] => altsyncram_e5i1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e5i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_e5i1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e5i1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_e5i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => address_reg_a[0].ENA
clocken0 => out_address_reg_a[0].ENA
q_a[0] <= mux_aib:mux2.result[0]


|lights|nios_system:DUT|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_e5i1:auto_generated|mux_aib:mux2
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lights|nios_system:DUT|video_dual_clock_buffer_0_avalon_dc_buffer_sink_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_sink
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_alpha_blender_0_avalon_blended_source_data[0] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[0].DATAIN
video_alpha_blender_0_avalon_blended_source_data[1] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[1].DATAIN
video_alpha_blender_0_avalon_blended_source_data[2] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[2].DATAIN
video_alpha_blender_0_avalon_blended_source_data[3] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[3].DATAIN
video_alpha_blender_0_avalon_blended_source_data[4] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[4].DATAIN
video_alpha_blender_0_avalon_blended_source_data[5] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[5].DATAIN
video_alpha_blender_0_avalon_blended_source_data[6] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[6].DATAIN
video_alpha_blender_0_avalon_blended_source_data[7] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[7].DATAIN
video_alpha_blender_0_avalon_blended_source_data[8] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[8].DATAIN
video_alpha_blender_0_avalon_blended_source_data[9] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[9].DATAIN
video_alpha_blender_0_avalon_blended_source_data[10] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[10].DATAIN
video_alpha_blender_0_avalon_blended_source_data[11] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[11].DATAIN
video_alpha_blender_0_avalon_blended_source_data[12] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[12].DATAIN
video_alpha_blender_0_avalon_blended_source_data[13] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[13].DATAIN
video_alpha_blender_0_avalon_blended_source_data[14] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[14].DATAIN
video_alpha_blender_0_avalon_blended_source_data[15] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[15].DATAIN
video_alpha_blender_0_avalon_blended_source_data[16] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[16].DATAIN
video_alpha_blender_0_avalon_blended_source_data[17] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[17].DATAIN
video_alpha_blender_0_avalon_blended_source_data[18] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[18].DATAIN
video_alpha_blender_0_avalon_blended_source_data[19] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[19].DATAIN
video_alpha_blender_0_avalon_blended_source_data[20] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[20].DATAIN
video_alpha_blender_0_avalon_blended_source_data[21] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[21].DATAIN
video_alpha_blender_0_avalon_blended_source_data[22] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[22].DATAIN
video_alpha_blender_0_avalon_blended_source_data[23] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[23].DATAIN
video_alpha_blender_0_avalon_blended_source_data[24] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[24].DATAIN
video_alpha_blender_0_avalon_blended_source_data[25] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[25].DATAIN
video_alpha_blender_0_avalon_blended_source_data[26] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[26].DATAIN
video_alpha_blender_0_avalon_blended_source_data[27] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[27].DATAIN
video_alpha_blender_0_avalon_blended_source_data[28] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[28].DATAIN
video_alpha_blender_0_avalon_blended_source_data[29] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[29].DATAIN
video_alpha_blender_0_avalon_blended_source_endofpacket => video_dual_clock_buffer_0_avalon_dc_buffer_sink_endofpacket.DATAIN
video_alpha_blender_0_avalon_blended_source_startofpacket => video_dual_clock_buffer_0_avalon_dc_buffer_sink_startofpacket.DATAIN
video_alpha_blender_0_avalon_blended_source_valid => video_dual_clock_buffer_0_avalon_dc_buffer_sink_valid.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready => video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[0] <= video_alpha_blender_0_avalon_blended_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[1] <= video_alpha_blender_0_avalon_blended_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[2] <= video_alpha_blender_0_avalon_blended_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[3] <= video_alpha_blender_0_avalon_blended_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[4] <= video_alpha_blender_0_avalon_blended_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[5] <= video_alpha_blender_0_avalon_blended_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[6] <= video_alpha_blender_0_avalon_blended_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[7] <= video_alpha_blender_0_avalon_blended_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[8] <= video_alpha_blender_0_avalon_blended_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[9] <= video_alpha_blender_0_avalon_blended_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[10] <= video_alpha_blender_0_avalon_blended_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[11] <= video_alpha_blender_0_avalon_blended_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[12] <= video_alpha_blender_0_avalon_blended_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[13] <= video_alpha_blender_0_avalon_blended_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[14] <= video_alpha_blender_0_avalon_blended_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[15] <= video_alpha_blender_0_avalon_blended_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[16] <= video_alpha_blender_0_avalon_blended_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[17] <= video_alpha_blender_0_avalon_blended_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[18] <= video_alpha_blender_0_avalon_blended_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[19] <= video_alpha_blender_0_avalon_blended_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[20] <= video_alpha_blender_0_avalon_blended_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[21] <= video_alpha_blender_0_avalon_blended_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[22] <= video_alpha_blender_0_avalon_blended_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[23] <= video_alpha_blender_0_avalon_blended_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[24] <= video_alpha_blender_0_avalon_blended_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[25] <= video_alpha_blender_0_avalon_blended_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[26] <= video_alpha_blender_0_avalon_blended_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[27] <= video_alpha_blender_0_avalon_blended_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[28] <= video_alpha_blender_0_avalon_blended_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[29] <= video_alpha_blender_0_avalon_blended_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_endofpacket <= video_alpha_blender_0_avalon_blended_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa <= video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_startofpacket <= video_alpha_blender_0_avalon_blended_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_valid <= video_alpha_blender_0_avalon_blended_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0_avalon_dc_buffer_source_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[0] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[1] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[2] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[3] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[4] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[5] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[6] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[7] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[8] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[9] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[10] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[11] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[12] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[13] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[14] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[15] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[16] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[17] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[18] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[19] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[20] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[21] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[22] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[23] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[24] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[25] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[26] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[27] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[28] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[29] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_endofpacket => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_startofpacket => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_valid => ~NO_FANOUT~
video_vga_controller_0_avalon_vga_sink_ready_from_sa => video_dual_clock_buffer_0_avalon_dc_buffer_source_ready.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_ready <= video_vga_controller_0_avalon_vga_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0
clk_stream_in => clk_stream_in.IN1
clk_stream_out => clk_stream_out.IN1
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => comb.IN1
stream_out_ready => comb.IN1
stream_in_ready <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= dcfifo:Data_FIFO.q
stream_out_data[1] <= dcfifo:Data_FIFO.q
stream_out_data[2] <= dcfifo:Data_FIFO.q
stream_out_data[3] <= dcfifo:Data_FIFO.q
stream_out_data[4] <= dcfifo:Data_FIFO.q
stream_out_data[5] <= dcfifo:Data_FIFO.q
stream_out_data[6] <= dcfifo:Data_FIFO.q
stream_out_data[7] <= dcfifo:Data_FIFO.q
stream_out_data[8] <= dcfifo:Data_FIFO.q
stream_out_data[9] <= dcfifo:Data_FIFO.q
stream_out_data[10] <= dcfifo:Data_FIFO.q
stream_out_data[11] <= dcfifo:Data_FIFO.q
stream_out_data[12] <= dcfifo:Data_FIFO.q
stream_out_data[13] <= dcfifo:Data_FIFO.q
stream_out_data[14] <= dcfifo:Data_FIFO.q
stream_out_data[15] <= dcfifo:Data_FIFO.q
stream_out_data[16] <= dcfifo:Data_FIFO.q
stream_out_data[17] <= dcfifo:Data_FIFO.q
stream_out_data[18] <= dcfifo:Data_FIFO.q
stream_out_data[19] <= dcfifo:Data_FIFO.q
stream_out_data[20] <= dcfifo:Data_FIFO.q
stream_out_data[21] <= dcfifo:Data_FIFO.q
stream_out_data[22] <= dcfifo:Data_FIFO.q
stream_out_data[23] <= dcfifo:Data_FIFO.q
stream_out_data[24] <= dcfifo:Data_FIFO.q
stream_out_data[25] <= dcfifo:Data_FIFO.q
stream_out_data[26] <= dcfifo:Data_FIFO.q
stream_out_data[27] <= dcfifo:Data_FIFO.q
stream_out_data[28] <= dcfifo:Data_FIFO.q
stream_out_data[29] <= dcfifo:Data_FIFO.q
stream_out_startofpacket <= dcfifo:Data_FIFO.q
stream_out_endofpacket <= dcfifo:Data_FIFO.q
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= dcfifo:Data_FIFO.rdempty


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO
data[0] => dcfifo_hpj1:auto_generated.data[0]
data[1] => dcfifo_hpj1:auto_generated.data[1]
data[2] => dcfifo_hpj1:auto_generated.data[2]
data[3] => dcfifo_hpj1:auto_generated.data[3]
data[4] => dcfifo_hpj1:auto_generated.data[4]
data[5] => dcfifo_hpj1:auto_generated.data[5]
data[6] => dcfifo_hpj1:auto_generated.data[6]
data[7] => dcfifo_hpj1:auto_generated.data[7]
data[8] => dcfifo_hpj1:auto_generated.data[8]
data[9] => dcfifo_hpj1:auto_generated.data[9]
data[10] => dcfifo_hpj1:auto_generated.data[10]
data[11] => dcfifo_hpj1:auto_generated.data[11]
data[12] => dcfifo_hpj1:auto_generated.data[12]
data[13] => dcfifo_hpj1:auto_generated.data[13]
data[14] => dcfifo_hpj1:auto_generated.data[14]
data[15] => dcfifo_hpj1:auto_generated.data[15]
data[16] => dcfifo_hpj1:auto_generated.data[16]
data[17] => dcfifo_hpj1:auto_generated.data[17]
data[18] => dcfifo_hpj1:auto_generated.data[18]
data[19] => dcfifo_hpj1:auto_generated.data[19]
data[20] => dcfifo_hpj1:auto_generated.data[20]
data[21] => dcfifo_hpj1:auto_generated.data[21]
data[22] => dcfifo_hpj1:auto_generated.data[22]
data[23] => dcfifo_hpj1:auto_generated.data[23]
data[24] => dcfifo_hpj1:auto_generated.data[24]
data[25] => dcfifo_hpj1:auto_generated.data[25]
data[26] => dcfifo_hpj1:auto_generated.data[26]
data[27] => dcfifo_hpj1:auto_generated.data[27]
data[28] => dcfifo_hpj1:auto_generated.data[28]
data[29] => dcfifo_hpj1:auto_generated.data[29]
data[30] => dcfifo_hpj1:auto_generated.data[30]
data[31] => dcfifo_hpj1:auto_generated.data[31]
q[0] <= dcfifo_hpj1:auto_generated.q[0]
q[1] <= dcfifo_hpj1:auto_generated.q[1]
q[2] <= dcfifo_hpj1:auto_generated.q[2]
q[3] <= dcfifo_hpj1:auto_generated.q[3]
q[4] <= dcfifo_hpj1:auto_generated.q[4]
q[5] <= dcfifo_hpj1:auto_generated.q[5]
q[6] <= dcfifo_hpj1:auto_generated.q[6]
q[7] <= dcfifo_hpj1:auto_generated.q[7]
q[8] <= dcfifo_hpj1:auto_generated.q[8]
q[9] <= dcfifo_hpj1:auto_generated.q[9]
q[10] <= dcfifo_hpj1:auto_generated.q[10]
q[11] <= dcfifo_hpj1:auto_generated.q[11]
q[12] <= dcfifo_hpj1:auto_generated.q[12]
q[13] <= dcfifo_hpj1:auto_generated.q[13]
q[14] <= dcfifo_hpj1:auto_generated.q[14]
q[15] <= dcfifo_hpj1:auto_generated.q[15]
q[16] <= dcfifo_hpj1:auto_generated.q[16]
q[17] <= dcfifo_hpj1:auto_generated.q[17]
q[18] <= dcfifo_hpj1:auto_generated.q[18]
q[19] <= dcfifo_hpj1:auto_generated.q[19]
q[20] <= dcfifo_hpj1:auto_generated.q[20]
q[21] <= dcfifo_hpj1:auto_generated.q[21]
q[22] <= dcfifo_hpj1:auto_generated.q[22]
q[23] <= dcfifo_hpj1:auto_generated.q[23]
q[24] <= dcfifo_hpj1:auto_generated.q[24]
q[25] <= dcfifo_hpj1:auto_generated.q[25]
q[26] <= dcfifo_hpj1:auto_generated.q[26]
q[27] <= dcfifo_hpj1:auto_generated.q[27]
q[28] <= dcfifo_hpj1:auto_generated.q[28]
q[29] <= dcfifo_hpj1:auto_generated.q[29]
q[30] <= dcfifo_hpj1:auto_generated.q[30]
q[31] <= dcfifo_hpj1:auto_generated.q[31]
rdclk => dcfifo_hpj1:auto_generated.rdclk
rdreq => dcfifo_hpj1:auto_generated.rdreq
wrclk => dcfifo_hpj1:auto_generated.wrclk
wrreq => dcfifo_hpj1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_hpj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_hpj1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_hpj1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_hpj1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_hpj1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_hpj1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_hpj1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_hpj1:auto_generated.wrusedw[6]


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated
data[0] => altsyncram_7ku:fifo_ram.data_a[0]
data[1] => altsyncram_7ku:fifo_ram.data_a[1]
data[2] => altsyncram_7ku:fifo_ram.data_a[2]
data[3] => altsyncram_7ku:fifo_ram.data_a[3]
data[4] => altsyncram_7ku:fifo_ram.data_a[4]
data[5] => altsyncram_7ku:fifo_ram.data_a[5]
data[6] => altsyncram_7ku:fifo_ram.data_a[6]
data[7] => altsyncram_7ku:fifo_ram.data_a[7]
data[8] => altsyncram_7ku:fifo_ram.data_a[8]
data[9] => altsyncram_7ku:fifo_ram.data_a[9]
data[10] => altsyncram_7ku:fifo_ram.data_a[10]
data[11] => altsyncram_7ku:fifo_ram.data_a[11]
data[12] => altsyncram_7ku:fifo_ram.data_a[12]
data[13] => altsyncram_7ku:fifo_ram.data_a[13]
data[14] => altsyncram_7ku:fifo_ram.data_a[14]
data[15] => altsyncram_7ku:fifo_ram.data_a[15]
data[16] => altsyncram_7ku:fifo_ram.data_a[16]
data[17] => altsyncram_7ku:fifo_ram.data_a[17]
data[18] => altsyncram_7ku:fifo_ram.data_a[18]
data[19] => altsyncram_7ku:fifo_ram.data_a[19]
data[20] => altsyncram_7ku:fifo_ram.data_a[20]
data[21] => altsyncram_7ku:fifo_ram.data_a[21]
data[22] => altsyncram_7ku:fifo_ram.data_a[22]
data[23] => altsyncram_7ku:fifo_ram.data_a[23]
data[24] => altsyncram_7ku:fifo_ram.data_a[24]
data[25] => altsyncram_7ku:fifo_ram.data_a[25]
data[26] => altsyncram_7ku:fifo_ram.data_a[26]
data[27] => altsyncram_7ku:fifo_ram.data_a[27]
data[28] => altsyncram_7ku:fifo_ram.data_a[28]
data[29] => altsyncram_7ku:fifo_ram.data_a[29]
data[30] => altsyncram_7ku:fifo_ram.data_a[30]
data[31] => altsyncram_7ku:fifo_ram.data_a[31]
q[0] <= altsyncram_7ku:fifo_ram.q_b[0]
q[1] <= altsyncram_7ku:fifo_ram.q_b[1]
q[2] <= altsyncram_7ku:fifo_ram.q_b[2]
q[3] <= altsyncram_7ku:fifo_ram.q_b[3]
q[4] <= altsyncram_7ku:fifo_ram.q_b[4]
q[5] <= altsyncram_7ku:fifo_ram.q_b[5]
q[6] <= altsyncram_7ku:fifo_ram.q_b[6]
q[7] <= altsyncram_7ku:fifo_ram.q_b[7]
q[8] <= altsyncram_7ku:fifo_ram.q_b[8]
q[9] <= altsyncram_7ku:fifo_ram.q_b[9]
q[10] <= altsyncram_7ku:fifo_ram.q_b[10]
q[11] <= altsyncram_7ku:fifo_ram.q_b[11]
q[12] <= altsyncram_7ku:fifo_ram.q_b[12]
q[13] <= altsyncram_7ku:fifo_ram.q_b[13]
q[14] <= altsyncram_7ku:fifo_ram.q_b[14]
q[15] <= altsyncram_7ku:fifo_ram.q_b[15]
q[16] <= altsyncram_7ku:fifo_ram.q_b[16]
q[17] <= altsyncram_7ku:fifo_ram.q_b[17]
q[18] <= altsyncram_7ku:fifo_ram.q_b[18]
q[19] <= altsyncram_7ku:fifo_ram.q_b[19]
q[20] <= altsyncram_7ku:fifo_ram.q_b[20]
q[21] <= altsyncram_7ku:fifo_ram.q_b[21]
q[22] <= altsyncram_7ku:fifo_ram.q_b[22]
q[23] <= altsyncram_7ku:fifo_ram.q_b[23]
q[24] <= altsyncram_7ku:fifo_ram.q_b[24]
q[25] <= altsyncram_7ku:fifo_ram.q_b[25]
q[26] <= altsyncram_7ku:fifo_ram.q_b[26]
q[27] <= altsyncram_7ku:fifo_ram.q_b[27]
q[28] <= altsyncram_7ku:fifo_ram.q_b[28]
q[29] <= altsyncram_7ku:fifo_ram.q_b[29]
q[30] <= altsyncram_7ku:fifo_ram.q_b[30]
q[31] <= altsyncram_7ku:fifo_ram.q_b[31]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_7ku:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_7u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_41c:wrptr_g1p.clock
wrclk => a_graycounter_31c:wrptr_gp.clock
wrclk => altsyncram_7ku:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_8u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_41c:wrptr_g1p.cnt_en
wrreq => a_graycounter_31c:wrptr_gp.cnt_en
wrreq => altsyncram_7ku:fifo_ram.wren_a
wrreq => mux_1u7:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_1u7:wrfull_eq_comp_msb_mux.sel[0]
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_41c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[6] => ram_block14a24.PORTAADDR6
address_a[6] => ram_block14a25.PORTAADDR6
address_a[6] => ram_block14a26.PORTAADDR6
address_a[6] => ram_block14a27.PORTAADDR6
address_a[6] => ram_block14a28.PORTAADDR6
address_a[6] => ram_block14a29.PORTAADDR6
address_a[6] => ram_block14a30.PORTAADDR6
address_a[6] => ram_block14a31.PORTAADDR6
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[6] => ram_block14a24.PORTBADDR6
address_b[6] => ram_block14a25.PORTBADDR6
address_b[6] => ram_block14a26.PORTBADDR6
address_b[6] => ram_block14a27.PORTBADDR6
address_b[6] => ram_block14a28.PORTBADDR6
address_b[6] => ram_block14a29.PORTBADDR6
address_b[6] => ram_block14a30.PORTBADDR6
address_b[6] => ram_block14a31.PORTBADDR6
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp
clock => dffpipe_1v8:dffpipe16.clock
d[0] => dffpipe_1v8:dffpipe16.d[0]
d[1] => dffpipe_1v8:dffpipe16.d[1]
d[2] => dffpipe_1v8:dffpipe16.d[2]
d[3] => dffpipe_1v8:dffpipe16.d[3]
d[4] => dffpipe_1v8:dffpipe16.d[4]
d[5] => dffpipe_1v8:dffpipe16.d[5]
d[6] => dffpipe_1v8:dffpipe16.d[6]
d[7] => dffpipe_1v8:dffpipe16.d[7]
q[0] <= dffpipe_1v8:dffpipe16.q[0]
q[1] <= dffpipe_1v8:dffpipe16.q[1]
q[2] <= dffpipe_1v8:dffpipe16.q[2]
q[3] <= dffpipe_1v8:dffpipe16.q[3]
q[4] <= dffpipe_1v8:dffpipe16.q[4]
q[5] <= dffpipe_1v8:dffpipe16.q[5]
q[6] <= dffpipe_1v8:dffpipe16.q[6]
q[7] <= dffpipe_1v8:dffpipe16.q[7]


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp
clock => dffpipe_2v8:dffpipe20.clock
d[0] => dffpipe_2v8:dffpipe20.d[0]
d[1] => dffpipe_2v8:dffpipe20.d[1]
d[2] => dffpipe_2v8:dffpipe20.d[2]
d[3] => dffpipe_2v8:dffpipe20.d[3]
d[4] => dffpipe_2v8:dffpipe20.d[4]
d[5] => dffpipe_2v8:dffpipe20.d[5]
d[6] => dffpipe_2v8:dffpipe20.d[6]
d[7] => dffpipe_2v8:dffpipe20.d[7]
q[0] <= dffpipe_2v8:dffpipe20.q[0]
q[1] <= dffpipe_2v8:dffpipe20.q[1]
q[2] <= dffpipe_2v8:dffpipe20.q[2]
q[3] <= dffpipe_2v8:dffpipe20.q[3]
q[4] <= dffpipe_2v8:dffpipe20.q[4]
q[5] <= dffpipe_2v8:dffpipe20.q[5]
q[6] <= dffpipe_2v8:dffpipe20.q[6]
q[7] <= dffpipe_2v8:dffpipe20.q[7]


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lights|nios_system:DUT|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lights|nios_system:DUT|video_pixel_buffer_dma_0_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_0_avalon_control_slave
clk => d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => video_pixel_buffer_dma_0_avalon_control_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => video_pixel_buffer_dma_0_avalon_control_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN7
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN20
cpu_0_data_master_address_to_slave[7] => Equal0.IN5
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN4
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN2
cpu_0_data_master_address_to_slave[21] => Equal0.IN9
cpu_0_data_master_address_to_slave[22] => Equal0.IN8
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DATAB
cpu_0_data_master_byteenable[1] => video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DATAB
cpu_0_data_master_byteenable[2] => video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DATAB
cpu_0_data_master_byteenable[3] => video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DATAB
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_read => cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register_in.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave.IN1
cpu_0_data_master_write => video_pixel_buffer_dma_0_avalon_control_slave_write.IN1
cpu_0_data_master_writedata[0] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register.ACLR
reset_n => d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer~reg0.PRESET
video_pixel_buffer_dma_0_avalon_control_slave_readdata[0] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[0].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[1] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[1].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[2] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[2].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[3] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[3].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[4] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[4].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[5] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[5].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[6] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[6].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[7] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[7].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[8] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[8].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[9] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[9].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[10] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[10].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[11] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[11].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[12] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[12].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[13] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[13].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[14] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[14].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[15] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[15].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[16] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[16].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[17] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[17].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[18] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[18].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[19] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[19].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[20] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[20].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[21] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[21].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[22] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[22].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[23] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[23].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[24] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[24].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[25] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[25].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[26] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[26].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[27] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[27].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[28] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[28].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[29] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[29].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[30] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[30].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[31] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_video_pixel_buffer_dma_0_avalon_control_slave <= cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave <= cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave <= cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave <= cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer <= d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[0] <= video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[1] <= video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[2] <= video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[3] <= video_pixel_buffer_dma_0_avalon_control_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_read <= cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[0] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[1] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[2] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[3] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[4] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[5] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[6] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[7] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[8] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[9] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[10] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[11] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[12] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[13] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[14] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[15] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[16] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[17] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[18] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[19] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[20] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[21] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[22] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[23] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[24] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[25] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[26] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[27] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[28] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[29] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[30] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[31] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_write <= video_pixel_buffer_dma_0_avalon_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[0].CLK
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1].CLK
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0]~reg0.CLK
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]~reg0.CLK
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_but_no_slave_selected.CLK
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0]~reg0.ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]~reg0.ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter~reg0.ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_but_no_slave_selected.ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[0].ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1].ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_reset.DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[0] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[1] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[2] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[3] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[4] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[5] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[6] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[7] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[8] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[9] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[10] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[11] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[12] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[13] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[14] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[15] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[0] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[0].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[1] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[1].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[2] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[2].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[3].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[4].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[5].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[6].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[7].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[8].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[9].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[10].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[11] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[11].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[12].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[13].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[14].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[15].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[16].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[17].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[18] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[18].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[19] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[20] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[21] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[22] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[23] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[24] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[25] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[26] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[27] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[28] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[29] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[30] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[31] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave => r_3.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave => video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_but_no_slave_selected.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave => r_3.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave => r_3.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave => r_3.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => r_3.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => p1_video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => pre_dbs_count_enable.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => r_3.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => always1.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => pre_flush_video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[0].ENA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1].ENA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave => r_3.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave => Add1.IN4
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[0] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[1] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[2] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[3] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[4] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[5] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[6] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[7] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[8] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[9] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[10] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[11] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[12] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[13] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[14] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[15] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[16] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[17] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[18] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[19] <= <VCC>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[20] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[21] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[22] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[23] <= <VCC>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[24] <= <VCC>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[25] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[26] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[27] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[28] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[29] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[30] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[31] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[0] <= dbs_latent_16_reg_segment_0[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[1] <= dbs_latent_16_reg_segment_0[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[2] <= dbs_latent_16_reg_segment_0[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[3] <= dbs_latent_16_reg_segment_0[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[4] <= dbs_latent_16_reg_segment_0[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[5] <= dbs_latent_16_reg_segment_0[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[6] <= dbs_latent_16_reg_segment_0[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[7] <= dbs_latent_16_reg_segment_0[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[8] <= dbs_latent_16_reg_segment_0[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[9] <= dbs_latent_16_reg_segment_0[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[10] <= dbs_latent_16_reg_segment_0[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[11] <= dbs_latent_16_reg_segment_0[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[12] <= dbs_latent_16_reg_segment_0[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[13] <= dbs_latent_16_reg_segment_0[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[14] <= dbs_latent_16_reg_segment_0[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[15] <= dbs_latent_16_reg_segment_0[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16] <= sram_0_avalon_sram_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17] <= sram_0_avalon_sram_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18] <= sram_0_avalon_sram_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19] <= sram_0_avalon_sram_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20] <= sram_0_avalon_sram_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21] <= sram_0_avalon_sram_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22] <= sram_0_avalon_sram_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23] <= sram_0_avalon_sram_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24] <= sram_0_avalon_sram_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25] <= sram_0_avalon_sram_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26] <= sram_0_avalon_sram_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27] <= sram_0_avalon_sram_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28] <= sram_0_avalon_sram_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29] <= sram_0_avalon_sram_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30] <= sram_0_avalon_sram_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31] <= sram_0_avalon_sram_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_pixel_buffer_dma_0_avalon_pixel_source_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[0] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[1] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[2] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[3] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[4] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[5] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[6] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[7] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[8] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[9] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[10] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[11] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[12] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[13] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[14] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[15] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[16] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[17] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[18] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[19] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[20] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[21] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[22] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[23] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_endofpacket => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_startofpacket => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_valid => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa => video_pixel_buffer_dma_0_avalon_pixel_source_ready.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_ready <= video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0
clk => clk.IN1
reset => reset.IN1
slave_address[0] => Equal0.IN1
slave_address[0] => Equal1.IN0
slave_address[0] => Equal2.IN1
slave_address[1] => Equal0.IN0
slave_address[1] => Equal1.IN1
slave_address[1] => Equal2.IN0
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_write => always3.IN1
slave_write => always4.IN1
slave_writedata[0] => back_buf_start_address.DATAB
slave_writedata[1] => back_buf_start_address.DATAB
slave_writedata[2] => back_buf_start_address.DATAB
slave_writedata[3] => back_buf_start_address.DATAB
slave_writedata[4] => back_buf_start_address.DATAB
slave_writedata[5] => back_buf_start_address.DATAB
slave_writedata[6] => back_buf_start_address.DATAB
slave_writedata[7] => back_buf_start_address.DATAB
slave_writedata[8] => back_buf_start_address.DATAB
slave_writedata[9] => back_buf_start_address.DATAB
slave_writedata[10] => back_buf_start_address.DATAB
slave_writedata[11] => back_buf_start_address.DATAB
slave_writedata[12] => back_buf_start_address.DATAB
slave_writedata[13] => back_buf_start_address.DATAB
slave_writedata[14] => back_buf_start_address.DATAB
slave_writedata[15] => back_buf_start_address.DATAB
slave_writedata[16] => back_buf_start_address.DATAB
slave_writedata[17] => back_buf_start_address.DATAB
slave_writedata[18] => back_buf_start_address.DATAB
slave_writedata[19] => back_buf_start_address.DATAB
slave_writedata[20] => back_buf_start_address.DATAB
slave_writedata[21] => back_buf_start_address.DATAB
slave_writedata[22] => back_buf_start_address.DATAB
slave_writedata[23] => back_buf_start_address.DATAB
slave_writedata[24] => back_buf_start_address.DATAB
slave_writedata[25] => back_buf_start_address.DATAB
slave_writedata[26] => back_buf_start_address.DATAB
slave_writedata[27] => back_buf_start_address.DATAB
slave_writedata[28] => back_buf_start_address.DATAB
slave_writedata[29] => back_buf_start_address.DATAB
slave_writedata[30] => back_buf_start_address.DATAB
slave_writedata[31] => back_buf_start_address.DATAB
master_readdata[0] => fifo_data_in[0].IN1
master_readdata[1] => fifo_data_in[1].IN1
master_readdata[2] => fifo_data_in[2].IN1
master_readdata[3] => fifo_data_in[3].IN1
master_readdata[4] => fifo_data_in[4].IN1
master_readdata[5] => fifo_data_in[5].IN1
master_readdata[6] => fifo_data_in[6].IN1
master_readdata[7] => fifo_data_in[7].IN1
master_readdata[8] => fifo_data_in[8].IN1
master_readdata[9] => fifo_data_in[9].IN1
master_readdata[10] => fifo_data_in[10].IN1
master_readdata[11] => fifo_data_in[11].IN1
master_readdata[12] => fifo_data_in[12].IN1
master_readdata[13] => fifo_data_in[13].IN1
master_readdata[14] => fifo_data_in[14].IN1
master_readdata[15] => fifo_data_in[15].IN1
master_readdata[16] => fifo_data_in[16].IN1
master_readdata[17] => fifo_data_in[17].IN1
master_readdata[18] => fifo_data_in[18].IN1
master_readdata[19] => fifo_data_in[19].IN1
master_readdata[20] => fifo_data_in[20].IN1
master_readdata[21] => fifo_data_in[21].IN1
master_readdata[22] => fifo_data_in[22].IN1
master_readdata[23] => fifo_data_in[23].IN1
master_readdata[24] => ~NO_FANOUT~
master_readdata[25] => ~NO_FANOUT~
master_readdata[26] => ~NO_FANOUT~
master_readdata[27] => ~NO_FANOUT~
master_readdata[28] => ~NO_FANOUT~
master_readdata[29] => ~NO_FANOUT~
master_readdata[30] => ~NO_FANOUT~
master_readdata[31] => ~NO_FANOUT~
master_readdatavalid => always5.IN1
master_readdatavalid => reading_first_pixel_in_image.OUTPUTSELECT
master_readdatavalid => fifo_write.IN1
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => always3.IN1
master_waitrequest => always7.IN1
master_waitrequest => always5.IN1
stream_ready => fifo_read.IN1
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= buffer_start_address[0].DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= buffer_start_address[1].DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_arbiterlock <= master_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
stream_data[0] <= scfifo:Image_Buffer.q
stream_data[1] <= scfifo:Image_Buffer.q
stream_data[2] <= scfifo:Image_Buffer.q
stream_data[3] <= scfifo:Image_Buffer.q
stream_data[4] <= scfifo:Image_Buffer.q
stream_data[5] <= scfifo:Image_Buffer.q
stream_data[6] <= scfifo:Image_Buffer.q
stream_data[7] <= scfifo:Image_Buffer.q
stream_data[8] <= scfifo:Image_Buffer.q
stream_data[9] <= scfifo:Image_Buffer.q
stream_data[10] <= scfifo:Image_Buffer.q
stream_data[11] <= scfifo:Image_Buffer.q
stream_data[12] <= scfifo:Image_Buffer.q
stream_data[13] <= scfifo:Image_Buffer.q
stream_data[14] <= scfifo:Image_Buffer.q
stream_data[15] <= scfifo:Image_Buffer.q
stream_data[16] <= scfifo:Image_Buffer.q
stream_data[17] <= scfifo:Image_Buffer.q
stream_data[18] <= scfifo:Image_Buffer.q
stream_data[19] <= scfifo:Image_Buffer.q
stream_data[20] <= scfifo:Image_Buffer.q
stream_data[21] <= scfifo:Image_Buffer.q
stream_data[22] <= scfifo:Image_Buffer.q
stream_data[23] <= scfifo:Image_Buffer.q
stream_startofpacket <= scfifo:Image_Buffer.q
stream_endofpacket <= scfifo:Image_Buffer.q
stream_empty[0] <= <GND>
stream_empty[1] <= <GND>
stream_valid <= scfifo:Image_Buffer.empty


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer
data[0] => scfifo_60a1:auto_generated.data[0]
data[1] => scfifo_60a1:auto_generated.data[1]
data[2] => scfifo_60a1:auto_generated.data[2]
data[3] => scfifo_60a1:auto_generated.data[3]
data[4] => scfifo_60a1:auto_generated.data[4]
data[5] => scfifo_60a1:auto_generated.data[5]
data[6] => scfifo_60a1:auto_generated.data[6]
data[7] => scfifo_60a1:auto_generated.data[7]
data[8] => scfifo_60a1:auto_generated.data[8]
data[9] => scfifo_60a1:auto_generated.data[9]
data[10] => scfifo_60a1:auto_generated.data[10]
data[11] => scfifo_60a1:auto_generated.data[11]
data[12] => scfifo_60a1:auto_generated.data[12]
data[13] => scfifo_60a1:auto_generated.data[13]
data[14] => scfifo_60a1:auto_generated.data[14]
data[15] => scfifo_60a1:auto_generated.data[15]
data[16] => scfifo_60a1:auto_generated.data[16]
data[17] => scfifo_60a1:auto_generated.data[17]
data[18] => scfifo_60a1:auto_generated.data[18]
data[19] => scfifo_60a1:auto_generated.data[19]
data[20] => scfifo_60a1:auto_generated.data[20]
data[21] => scfifo_60a1:auto_generated.data[21]
data[22] => scfifo_60a1:auto_generated.data[22]
data[23] => scfifo_60a1:auto_generated.data[23]
data[24] => scfifo_60a1:auto_generated.data[24]
data[25] => scfifo_60a1:auto_generated.data[25]
q[0] <= scfifo_60a1:auto_generated.q[0]
q[1] <= scfifo_60a1:auto_generated.q[1]
q[2] <= scfifo_60a1:auto_generated.q[2]
q[3] <= scfifo_60a1:auto_generated.q[3]
q[4] <= scfifo_60a1:auto_generated.q[4]
q[5] <= scfifo_60a1:auto_generated.q[5]
q[6] <= scfifo_60a1:auto_generated.q[6]
q[7] <= scfifo_60a1:auto_generated.q[7]
q[8] <= scfifo_60a1:auto_generated.q[8]
q[9] <= scfifo_60a1:auto_generated.q[9]
q[10] <= scfifo_60a1:auto_generated.q[10]
q[11] <= scfifo_60a1:auto_generated.q[11]
q[12] <= scfifo_60a1:auto_generated.q[12]
q[13] <= scfifo_60a1:auto_generated.q[13]
q[14] <= scfifo_60a1:auto_generated.q[14]
q[15] <= scfifo_60a1:auto_generated.q[15]
q[16] <= scfifo_60a1:auto_generated.q[16]
q[17] <= scfifo_60a1:auto_generated.q[17]
q[18] <= scfifo_60a1:auto_generated.q[18]
q[19] <= scfifo_60a1:auto_generated.q[19]
q[20] <= scfifo_60a1:auto_generated.q[20]
q[21] <= scfifo_60a1:auto_generated.q[21]
q[22] <= scfifo_60a1:auto_generated.q[22]
q[23] <= scfifo_60a1:auto_generated.q[23]
q[24] <= scfifo_60a1:auto_generated.q[24]
q[25] <= scfifo_60a1:auto_generated.q[25]
wrreq => scfifo_60a1:auto_generated.wrreq
rdreq => scfifo_60a1:auto_generated.rdreq
clock => scfifo_60a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_60a1:auto_generated.sclr
empty <= scfifo_60a1:auto_generated.empty
full <= scfifo_60a1:auto_generated.full
almost_full <= scfifo_60a1:auto_generated.almost_full
almost_empty <= scfifo_60a1:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_rn31:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_rn31:dpfifo.data[0]
data[1] => a_dpfifo_rn31:dpfifo.data[1]
data[2] => a_dpfifo_rn31:dpfifo.data[2]
data[3] => a_dpfifo_rn31:dpfifo.data[3]
data[4] => a_dpfifo_rn31:dpfifo.data[4]
data[5] => a_dpfifo_rn31:dpfifo.data[5]
data[6] => a_dpfifo_rn31:dpfifo.data[6]
data[7] => a_dpfifo_rn31:dpfifo.data[7]
data[8] => a_dpfifo_rn31:dpfifo.data[8]
data[9] => a_dpfifo_rn31:dpfifo.data[9]
data[10] => a_dpfifo_rn31:dpfifo.data[10]
data[11] => a_dpfifo_rn31:dpfifo.data[11]
data[12] => a_dpfifo_rn31:dpfifo.data[12]
data[13] => a_dpfifo_rn31:dpfifo.data[13]
data[14] => a_dpfifo_rn31:dpfifo.data[14]
data[15] => a_dpfifo_rn31:dpfifo.data[15]
data[16] => a_dpfifo_rn31:dpfifo.data[16]
data[17] => a_dpfifo_rn31:dpfifo.data[17]
data[18] => a_dpfifo_rn31:dpfifo.data[18]
data[19] => a_dpfifo_rn31:dpfifo.data[19]
data[20] => a_dpfifo_rn31:dpfifo.data[20]
data[21] => a_dpfifo_rn31:dpfifo.data[21]
data[22] => a_dpfifo_rn31:dpfifo.data[22]
data[23] => a_dpfifo_rn31:dpfifo.data[23]
data[24] => a_dpfifo_rn31:dpfifo.data[24]
data[25] => a_dpfifo_rn31:dpfifo.data[25]
empty <= a_dpfifo_rn31:dpfifo.empty
full <= a_dpfifo_rn31:dpfifo.full
q[0] <= a_dpfifo_rn31:dpfifo.q[0]
q[1] <= a_dpfifo_rn31:dpfifo.q[1]
q[2] <= a_dpfifo_rn31:dpfifo.q[2]
q[3] <= a_dpfifo_rn31:dpfifo.q[3]
q[4] <= a_dpfifo_rn31:dpfifo.q[4]
q[5] <= a_dpfifo_rn31:dpfifo.q[5]
q[6] <= a_dpfifo_rn31:dpfifo.q[6]
q[7] <= a_dpfifo_rn31:dpfifo.q[7]
q[8] <= a_dpfifo_rn31:dpfifo.q[8]
q[9] <= a_dpfifo_rn31:dpfifo.q[9]
q[10] <= a_dpfifo_rn31:dpfifo.q[10]
q[11] <= a_dpfifo_rn31:dpfifo.q[11]
q[12] <= a_dpfifo_rn31:dpfifo.q[12]
q[13] <= a_dpfifo_rn31:dpfifo.q[13]
q[14] <= a_dpfifo_rn31:dpfifo.q[14]
q[15] <= a_dpfifo_rn31:dpfifo.q[15]
q[16] <= a_dpfifo_rn31:dpfifo.q[16]
q[17] <= a_dpfifo_rn31:dpfifo.q[17]
q[18] <= a_dpfifo_rn31:dpfifo.q[18]
q[19] <= a_dpfifo_rn31:dpfifo.q[19]
q[20] <= a_dpfifo_rn31:dpfifo.q[20]
q[21] <= a_dpfifo_rn31:dpfifo.q[21]
q[22] <= a_dpfifo_rn31:dpfifo.q[22]
q[23] <= a_dpfifo_rn31:dpfifo.q[23]
q[24] <= a_dpfifo_rn31:dpfifo.q[24]
q[25] <= a_dpfifo_rn31:dpfifo.q[25]
rdreq => a_dpfifo_rn31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_rn31:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_rn31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo
clock => altsyncram_1d81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_1d81:FIFOram.data_a[0]
data[1] => altsyncram_1d81:FIFOram.data_a[1]
data[2] => altsyncram_1d81:FIFOram.data_a[2]
data[3] => altsyncram_1d81:FIFOram.data_a[3]
data[4] => altsyncram_1d81:FIFOram.data_a[4]
data[5] => altsyncram_1d81:FIFOram.data_a[5]
data[6] => altsyncram_1d81:FIFOram.data_a[6]
data[7] => altsyncram_1d81:FIFOram.data_a[7]
data[8] => altsyncram_1d81:FIFOram.data_a[8]
data[9] => altsyncram_1d81:FIFOram.data_a[9]
data[10] => altsyncram_1d81:FIFOram.data_a[10]
data[11] => altsyncram_1d81:FIFOram.data_a[11]
data[12] => altsyncram_1d81:FIFOram.data_a[12]
data[13] => altsyncram_1d81:FIFOram.data_a[13]
data[14] => altsyncram_1d81:FIFOram.data_a[14]
data[15] => altsyncram_1d81:FIFOram.data_a[15]
data[16] => altsyncram_1d81:FIFOram.data_a[16]
data[17] => altsyncram_1d81:FIFOram.data_a[17]
data[18] => altsyncram_1d81:FIFOram.data_a[18]
data[19] => altsyncram_1d81:FIFOram.data_a[19]
data[20] => altsyncram_1d81:FIFOram.data_a[20]
data[21] => altsyncram_1d81:FIFOram.data_a[21]
data[22] => altsyncram_1d81:FIFOram.data_a[22]
data[23] => altsyncram_1d81:FIFOram.data_a[23]
data[24] => altsyncram_1d81:FIFOram.data_a[24]
data[25] => altsyncram_1d81:FIFOram.data_a[25]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_1d81:FIFOram.q_b[0]
q[1] <= altsyncram_1d81:FIFOram.q_b[1]
q[2] <= altsyncram_1d81:FIFOram.q_b[2]
q[3] <= altsyncram_1d81:FIFOram.q_b[3]
q[4] <= altsyncram_1d81:FIFOram.q_b[4]
q[5] <= altsyncram_1d81:FIFOram.q_b[5]
q[6] <= altsyncram_1d81:FIFOram.q_b[6]
q[7] <= altsyncram_1d81:FIFOram.q_b[7]
q[8] <= altsyncram_1d81:FIFOram.q_b[8]
q[9] <= altsyncram_1d81:FIFOram.q_b[9]
q[10] <= altsyncram_1d81:FIFOram.q_b[10]
q[11] <= altsyncram_1d81:FIFOram.q_b[11]
q[12] <= altsyncram_1d81:FIFOram.q_b[12]
q[13] <= altsyncram_1d81:FIFOram.q_b[13]
q[14] <= altsyncram_1d81:FIFOram.q_b[14]
q[15] <= altsyncram_1d81:FIFOram.q_b[15]
q[16] <= altsyncram_1d81:FIFOram.q_b[16]
q[17] <= altsyncram_1d81:FIFOram.q_b[17]
q[18] <= altsyncram_1d81:FIFOram.q_b[18]
q[19] <= altsyncram_1d81:FIFOram.q_b[19]
q[20] <= altsyncram_1d81:FIFOram.q_b[20]
q[21] <= altsyncram_1d81:FIFOram.q_b[21]
q[22] <= altsyncram_1d81:FIFOram.q_b[22]
q[23] <= altsyncram_1d81:FIFOram.q_b[23]
q[24] <= altsyncram_1d81:FIFOram.q_b[24]
q[25] <= altsyncram_1d81:FIFOram.q_b[25]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_1d81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|altsyncram_1d81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|lights|nios_system:DUT|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|video_rgb_resampler_0_avalon_rgb_sink_arbitrator:the_video_rgb_resampler_0_avalon_rgb_sink
clk => ~NO_FANOUT~
reset_n => video_rgb_resampler_0_avalon_rgb_sink_reset.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[0] => video_rgb_resampler_0_avalon_rgb_sink_data[0].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[1] => video_rgb_resampler_0_avalon_rgb_sink_data[1].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[2] => video_rgb_resampler_0_avalon_rgb_sink_data[2].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[3] => video_rgb_resampler_0_avalon_rgb_sink_data[3].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[4] => video_rgb_resampler_0_avalon_rgb_sink_data[4].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[5] => video_rgb_resampler_0_avalon_rgb_sink_data[5].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[6] => video_rgb_resampler_0_avalon_rgb_sink_data[6].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[7] => video_rgb_resampler_0_avalon_rgb_sink_data[7].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[8] => video_rgb_resampler_0_avalon_rgb_sink_data[8].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[9] => video_rgb_resampler_0_avalon_rgb_sink_data[9].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[10] => video_rgb_resampler_0_avalon_rgb_sink_data[10].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[11] => video_rgb_resampler_0_avalon_rgb_sink_data[11].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[12] => video_rgb_resampler_0_avalon_rgb_sink_data[12].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[13] => video_rgb_resampler_0_avalon_rgb_sink_data[13].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[14] => video_rgb_resampler_0_avalon_rgb_sink_data[14].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[15] => video_rgb_resampler_0_avalon_rgb_sink_data[15].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[16] => video_rgb_resampler_0_avalon_rgb_sink_data[16].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[17] => video_rgb_resampler_0_avalon_rgb_sink_data[17].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[18] => video_rgb_resampler_0_avalon_rgb_sink_data[18].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[19] => video_rgb_resampler_0_avalon_rgb_sink_data[19].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[20] => video_rgb_resampler_0_avalon_rgb_sink_data[20].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[21] => video_rgb_resampler_0_avalon_rgb_sink_data[21].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[22] => video_rgb_resampler_0_avalon_rgb_sink_data[22].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[23] => video_rgb_resampler_0_avalon_rgb_sink_data[23].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_endofpacket => video_rgb_resampler_0_avalon_rgb_sink_endofpacket.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_startofpacket => video_rgb_resampler_0_avalon_rgb_sink_startofpacket.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_valid => video_rgb_resampler_0_avalon_rgb_sink_valid.DATAIN
video_rgb_resampler_0_avalon_rgb_sink_ready => video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa.DATAIN
video_rgb_resampler_0_avalon_rgb_sink_data[0] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[1] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[2] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[3] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[4] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[5] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[6] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[7] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[8] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[9] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[10] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[11] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[12] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[13] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[14] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[15] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[16] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[17] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[18] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[19] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[20] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[21] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[22] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[23] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_endofpacket <= video_pixel_buffer_dma_0_avalon_pixel_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa <= video_rgb_resampler_0_avalon_rgb_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_startofpacket <= video_pixel_buffer_dma_0_avalon_pixel_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_valid <= video_pixel_buffer_dma_0_avalon_pixel_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_rgb_resampler_0_avalon_rgb_source_arbitrator:the_video_rgb_resampler_0_avalon_rgb_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[0] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[1] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[2] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[3] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[4] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[5] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[6] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[7] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[8] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[9] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[10] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[11] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[12] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[13] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[14] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[15] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[16] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[17] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[18] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[19] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[20] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[21] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[22] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[23] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[24] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[25] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[26] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[27] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[28] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[29] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_endofpacket => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_startofpacket => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_valid => ~NO_FANOUT~
video_scaler_0_avalon_scaler_sink_ready_from_sa => video_rgb_resampler_0_avalon_rgb_source_ready.DATAIN
video_rgb_resampler_0_avalon_rgb_source_ready <= video_scaler_0_avalon_scaler_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_rgb_resampler_0:the_video_rgb_resampler_0
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_scaler_0_avalon_scaler_sink_arbitrator:the_video_scaler_0_avalon_scaler_sink
clk => ~NO_FANOUT~
reset_n => video_scaler_0_avalon_scaler_sink_reset.DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[0] => video_scaler_0_avalon_scaler_sink_data[0].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[1] => video_scaler_0_avalon_scaler_sink_data[1].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[2] => video_scaler_0_avalon_scaler_sink_data[2].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[3] => video_scaler_0_avalon_scaler_sink_data[3].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[4] => video_scaler_0_avalon_scaler_sink_data[4].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[5] => video_scaler_0_avalon_scaler_sink_data[5].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[6] => video_scaler_0_avalon_scaler_sink_data[6].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[7] => video_scaler_0_avalon_scaler_sink_data[7].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[8] => video_scaler_0_avalon_scaler_sink_data[8].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[9] => video_scaler_0_avalon_scaler_sink_data[9].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[10] => video_scaler_0_avalon_scaler_sink_data[10].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[11] => video_scaler_0_avalon_scaler_sink_data[11].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[12] => video_scaler_0_avalon_scaler_sink_data[12].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[13] => video_scaler_0_avalon_scaler_sink_data[13].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[14] => video_scaler_0_avalon_scaler_sink_data[14].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[15] => video_scaler_0_avalon_scaler_sink_data[15].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[16] => video_scaler_0_avalon_scaler_sink_data[16].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[17] => video_scaler_0_avalon_scaler_sink_data[17].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[18] => video_scaler_0_avalon_scaler_sink_data[18].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[19] => video_scaler_0_avalon_scaler_sink_data[19].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[20] => video_scaler_0_avalon_scaler_sink_data[20].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[21] => video_scaler_0_avalon_scaler_sink_data[21].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[22] => video_scaler_0_avalon_scaler_sink_data[22].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[23] => video_scaler_0_avalon_scaler_sink_data[23].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[24] => video_scaler_0_avalon_scaler_sink_data[24].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[25] => video_scaler_0_avalon_scaler_sink_data[25].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[26] => video_scaler_0_avalon_scaler_sink_data[26].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[27] => video_scaler_0_avalon_scaler_sink_data[27].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[28] => video_scaler_0_avalon_scaler_sink_data[28].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[29] => video_scaler_0_avalon_scaler_sink_data[29].DATAIN
video_rgb_resampler_0_avalon_rgb_source_endofpacket => video_scaler_0_avalon_scaler_sink_endofpacket.DATAIN
video_rgb_resampler_0_avalon_rgb_source_startofpacket => video_scaler_0_avalon_scaler_sink_startofpacket.DATAIN
video_rgb_resampler_0_avalon_rgb_source_valid => video_scaler_0_avalon_scaler_sink_valid.DATAIN
video_scaler_0_avalon_scaler_sink_ready => video_scaler_0_avalon_scaler_sink_ready_from_sa.DATAIN
video_scaler_0_avalon_scaler_sink_data[0] <= video_rgb_resampler_0_avalon_rgb_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[1] <= video_rgb_resampler_0_avalon_rgb_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[2] <= video_rgb_resampler_0_avalon_rgb_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[3] <= video_rgb_resampler_0_avalon_rgb_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[4] <= video_rgb_resampler_0_avalon_rgb_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[5] <= video_rgb_resampler_0_avalon_rgb_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[6] <= video_rgb_resampler_0_avalon_rgb_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[7] <= video_rgb_resampler_0_avalon_rgb_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[8] <= video_rgb_resampler_0_avalon_rgb_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[9] <= video_rgb_resampler_0_avalon_rgb_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[10] <= video_rgb_resampler_0_avalon_rgb_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[11] <= video_rgb_resampler_0_avalon_rgb_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[12] <= video_rgb_resampler_0_avalon_rgb_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[13] <= video_rgb_resampler_0_avalon_rgb_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[14] <= video_rgb_resampler_0_avalon_rgb_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[15] <= video_rgb_resampler_0_avalon_rgb_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[16] <= video_rgb_resampler_0_avalon_rgb_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[17] <= video_rgb_resampler_0_avalon_rgb_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[18] <= video_rgb_resampler_0_avalon_rgb_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[19] <= video_rgb_resampler_0_avalon_rgb_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[20] <= video_rgb_resampler_0_avalon_rgb_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[21] <= video_rgb_resampler_0_avalon_rgb_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[22] <= video_rgb_resampler_0_avalon_rgb_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[23] <= video_rgb_resampler_0_avalon_rgb_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[24] <= video_rgb_resampler_0_avalon_rgb_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[25] <= video_rgb_resampler_0_avalon_rgb_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[26] <= video_rgb_resampler_0_avalon_rgb_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[27] <= video_rgb_resampler_0_avalon_rgb_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[28] <= video_rgb_resampler_0_avalon_rgb_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[29] <= video_rgb_resampler_0_avalon_rgb_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_endofpacket <= video_rgb_resampler_0_avalon_rgb_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_ready_from_sa <= video_scaler_0_avalon_scaler_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_startofpacket <= video_rgb_resampler_0_avalon_rgb_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_valid <= video_rgb_resampler_0_avalon_rgb_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_scaler_0_avalon_scaler_source_arbitrator:the_video_scaler_0_avalon_scaler_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_alpha_blender_0_avalon_background_sink_ready_from_sa => video_scaler_0_avalon_scaler_source_ready.DATAIN
video_scaler_0_avalon_scaler_source_data[0] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[1] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[2] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[3] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[4] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[5] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[6] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[7] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[8] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[9] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[10] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[11] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[12] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[13] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[14] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[15] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[16] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[17] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[18] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[19] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[20] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[21] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[22] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[23] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[24] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[25] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[26] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[27] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[28] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[29] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_endofpacket => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_startofpacket => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_valid => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_ready <= video_alpha_blender_0_avalon_background_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_scaler_multiply_height:Multiply_Height.stream_in_ready
stream_out_data[0] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[1] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[2] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[3] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[4] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[5] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[6] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[7] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[8] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[9] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[10] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[11] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[12] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[13] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[14] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[15] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[16] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[17] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[18] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[19] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[20] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[21] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[22] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[23] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[24] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[25] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[26] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[27] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[28] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[29] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_startofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_endofpacket
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_valid


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => fifo_data_in.DATAA
stream_in_data[1] => fifo_data_in.DATAA
stream_in_data[2] => fifo_data_in.DATAA
stream_in_data[3] => fifo_data_in.DATAA
stream_in_data[4] => fifo_data_in.DATAA
stream_in_data[5] => fifo_data_in.DATAA
stream_in_data[6] => fifo_data_in.DATAA
stream_in_data[7] => fifo_data_in.DATAA
stream_in_data[8] => fifo_data_in.DATAA
stream_in_data[9] => fifo_data_in.DATAA
stream_in_data[10] => fifo_data_in.DATAA
stream_in_data[11] => fifo_data_in.DATAA
stream_in_data[12] => fifo_data_in.DATAA
stream_in_data[13] => fifo_data_in.DATAA
stream_in_data[14] => fifo_data_in.DATAA
stream_in_data[15] => fifo_data_in.DATAA
stream_in_data[16] => fifo_data_in.DATAA
stream_in_data[17] => fifo_data_in.DATAA
stream_in_data[18] => fifo_data_in.DATAA
stream_in_data[19] => fifo_data_in.DATAA
stream_in_data[20] => fifo_data_in.DATAA
stream_in_data[21] => fifo_data_in.DATAA
stream_in_data[22] => fifo_data_in.DATAA
stream_in_data[23] => fifo_data_in.DATAA
stream_in_data[24] => fifo_data_in.DATAA
stream_in_data[25] => fifo_data_in.DATAA
stream_in_data[26] => fifo_data_in.DATAA
stream_in_data[27] => fifo_data_in.DATAA
stream_in_data[28] => fifo_data_in.DATAA
stream_in_data[29] => fifo_data_in.DATAA
stream_in_startofpacket => fifo_data_in.DATAA
stream_in_endofpacket => fifo_data_in.DATAA
stream_in_valid => always3.IN1
stream_in_valid => fifo_write.IN1
stream_out_ready => always2.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
data[0] => scfifo_qd31:auto_generated.data[0]
data[1] => scfifo_qd31:auto_generated.data[1]
data[2] => scfifo_qd31:auto_generated.data[2]
data[3] => scfifo_qd31:auto_generated.data[3]
data[4] => scfifo_qd31:auto_generated.data[4]
data[5] => scfifo_qd31:auto_generated.data[5]
data[6] => scfifo_qd31:auto_generated.data[6]
data[7] => scfifo_qd31:auto_generated.data[7]
data[8] => scfifo_qd31:auto_generated.data[8]
data[9] => scfifo_qd31:auto_generated.data[9]
data[10] => scfifo_qd31:auto_generated.data[10]
data[11] => scfifo_qd31:auto_generated.data[11]
data[12] => scfifo_qd31:auto_generated.data[12]
data[13] => scfifo_qd31:auto_generated.data[13]
data[14] => scfifo_qd31:auto_generated.data[14]
data[15] => scfifo_qd31:auto_generated.data[15]
data[16] => scfifo_qd31:auto_generated.data[16]
data[17] => scfifo_qd31:auto_generated.data[17]
data[18] => scfifo_qd31:auto_generated.data[18]
data[19] => scfifo_qd31:auto_generated.data[19]
data[20] => scfifo_qd31:auto_generated.data[20]
data[21] => scfifo_qd31:auto_generated.data[21]
data[22] => scfifo_qd31:auto_generated.data[22]
data[23] => scfifo_qd31:auto_generated.data[23]
data[24] => scfifo_qd31:auto_generated.data[24]
data[25] => scfifo_qd31:auto_generated.data[25]
data[26] => scfifo_qd31:auto_generated.data[26]
data[27] => scfifo_qd31:auto_generated.data[27]
data[28] => scfifo_qd31:auto_generated.data[28]
data[29] => scfifo_qd31:auto_generated.data[29]
data[30] => scfifo_qd31:auto_generated.data[30]
data[31] => scfifo_qd31:auto_generated.data[31]
q[0] <= scfifo_qd31:auto_generated.q[0]
q[1] <= scfifo_qd31:auto_generated.q[1]
q[2] <= scfifo_qd31:auto_generated.q[2]
q[3] <= scfifo_qd31:auto_generated.q[3]
q[4] <= scfifo_qd31:auto_generated.q[4]
q[5] <= scfifo_qd31:auto_generated.q[5]
q[6] <= scfifo_qd31:auto_generated.q[6]
q[7] <= scfifo_qd31:auto_generated.q[7]
q[8] <= scfifo_qd31:auto_generated.q[8]
q[9] <= scfifo_qd31:auto_generated.q[9]
q[10] <= scfifo_qd31:auto_generated.q[10]
q[11] <= scfifo_qd31:auto_generated.q[11]
q[12] <= scfifo_qd31:auto_generated.q[12]
q[13] <= scfifo_qd31:auto_generated.q[13]
q[14] <= scfifo_qd31:auto_generated.q[14]
q[15] <= scfifo_qd31:auto_generated.q[15]
q[16] <= scfifo_qd31:auto_generated.q[16]
q[17] <= scfifo_qd31:auto_generated.q[17]
q[18] <= scfifo_qd31:auto_generated.q[18]
q[19] <= scfifo_qd31:auto_generated.q[19]
q[20] <= scfifo_qd31:auto_generated.q[20]
q[21] <= scfifo_qd31:auto_generated.q[21]
q[22] <= scfifo_qd31:auto_generated.q[22]
q[23] <= scfifo_qd31:auto_generated.q[23]
q[24] <= scfifo_qd31:auto_generated.q[24]
q[25] <= scfifo_qd31:auto_generated.q[25]
q[26] <= scfifo_qd31:auto_generated.q[26]
q[27] <= scfifo_qd31:auto_generated.q[27]
q[28] <= scfifo_qd31:auto_generated.q[28]
q[29] <= scfifo_qd31:auto_generated.q[29]
q[30] <= scfifo_qd31:auto_generated.q[30]
q[31] <= scfifo_qd31:auto_generated.q[31]
wrreq => scfifo_qd31:auto_generated.wrreq
rdreq => scfifo_qd31:auto_generated.rdreq
clock => scfifo_qd31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_qd31:auto_generated.sclr
empty <= scfifo_qd31:auto_generated.empty
full <= scfifo_qd31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated
clock => a_dpfifo_d531:dpfifo.clock
data[0] => a_dpfifo_d531:dpfifo.data[0]
data[1] => a_dpfifo_d531:dpfifo.data[1]
data[2] => a_dpfifo_d531:dpfifo.data[2]
data[3] => a_dpfifo_d531:dpfifo.data[3]
data[4] => a_dpfifo_d531:dpfifo.data[4]
data[5] => a_dpfifo_d531:dpfifo.data[5]
data[6] => a_dpfifo_d531:dpfifo.data[6]
data[7] => a_dpfifo_d531:dpfifo.data[7]
data[8] => a_dpfifo_d531:dpfifo.data[8]
data[9] => a_dpfifo_d531:dpfifo.data[9]
data[10] => a_dpfifo_d531:dpfifo.data[10]
data[11] => a_dpfifo_d531:dpfifo.data[11]
data[12] => a_dpfifo_d531:dpfifo.data[12]
data[13] => a_dpfifo_d531:dpfifo.data[13]
data[14] => a_dpfifo_d531:dpfifo.data[14]
data[15] => a_dpfifo_d531:dpfifo.data[15]
data[16] => a_dpfifo_d531:dpfifo.data[16]
data[17] => a_dpfifo_d531:dpfifo.data[17]
data[18] => a_dpfifo_d531:dpfifo.data[18]
data[19] => a_dpfifo_d531:dpfifo.data[19]
data[20] => a_dpfifo_d531:dpfifo.data[20]
data[21] => a_dpfifo_d531:dpfifo.data[21]
data[22] => a_dpfifo_d531:dpfifo.data[22]
data[23] => a_dpfifo_d531:dpfifo.data[23]
data[24] => a_dpfifo_d531:dpfifo.data[24]
data[25] => a_dpfifo_d531:dpfifo.data[25]
data[26] => a_dpfifo_d531:dpfifo.data[26]
data[27] => a_dpfifo_d531:dpfifo.data[27]
data[28] => a_dpfifo_d531:dpfifo.data[28]
data[29] => a_dpfifo_d531:dpfifo.data[29]
data[30] => a_dpfifo_d531:dpfifo.data[30]
data[31] => a_dpfifo_d531:dpfifo.data[31]
empty <= a_dpfifo_d531:dpfifo.empty
full <= a_dpfifo_d531:dpfifo.full
q[0] <= a_dpfifo_d531:dpfifo.q[0]
q[1] <= a_dpfifo_d531:dpfifo.q[1]
q[2] <= a_dpfifo_d531:dpfifo.q[2]
q[3] <= a_dpfifo_d531:dpfifo.q[3]
q[4] <= a_dpfifo_d531:dpfifo.q[4]
q[5] <= a_dpfifo_d531:dpfifo.q[5]
q[6] <= a_dpfifo_d531:dpfifo.q[6]
q[7] <= a_dpfifo_d531:dpfifo.q[7]
q[8] <= a_dpfifo_d531:dpfifo.q[8]
q[9] <= a_dpfifo_d531:dpfifo.q[9]
q[10] <= a_dpfifo_d531:dpfifo.q[10]
q[11] <= a_dpfifo_d531:dpfifo.q[11]
q[12] <= a_dpfifo_d531:dpfifo.q[12]
q[13] <= a_dpfifo_d531:dpfifo.q[13]
q[14] <= a_dpfifo_d531:dpfifo.q[14]
q[15] <= a_dpfifo_d531:dpfifo.q[15]
q[16] <= a_dpfifo_d531:dpfifo.q[16]
q[17] <= a_dpfifo_d531:dpfifo.q[17]
q[18] <= a_dpfifo_d531:dpfifo.q[18]
q[19] <= a_dpfifo_d531:dpfifo.q[19]
q[20] <= a_dpfifo_d531:dpfifo.q[20]
q[21] <= a_dpfifo_d531:dpfifo.q[21]
q[22] <= a_dpfifo_d531:dpfifo.q[22]
q[23] <= a_dpfifo_d531:dpfifo.q[23]
q[24] <= a_dpfifo_d531:dpfifo.q[24]
q[25] <= a_dpfifo_d531:dpfifo.q[25]
q[26] <= a_dpfifo_d531:dpfifo.q[26]
q[27] <= a_dpfifo_d531:dpfifo.q[27]
q[28] <= a_dpfifo_d531:dpfifo.q[28]
q[29] <= a_dpfifo_d531:dpfifo.q[29]
q[30] <= a_dpfifo_d531:dpfifo.q[30]
q[31] <= a_dpfifo_d531:dpfifo.q[31]
rdreq => a_dpfifo_d531:dpfifo.rreq
sclr => a_dpfifo_d531:dpfifo.sclr
wrreq => a_dpfifo_d531:dpfifo.wreq


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo
clock => altsyncram_pc81:FIFOram.clock0
clock => cntr_f5b:rd_ptr_msb.clock
clock => cntr_s57:usedw_counter.clock
clock => cntr_g5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_pc81:FIFOram.data_a[0]
data[1] => altsyncram_pc81:FIFOram.data_a[1]
data[2] => altsyncram_pc81:FIFOram.data_a[2]
data[3] => altsyncram_pc81:FIFOram.data_a[3]
data[4] => altsyncram_pc81:FIFOram.data_a[4]
data[5] => altsyncram_pc81:FIFOram.data_a[5]
data[6] => altsyncram_pc81:FIFOram.data_a[6]
data[7] => altsyncram_pc81:FIFOram.data_a[7]
data[8] => altsyncram_pc81:FIFOram.data_a[8]
data[9] => altsyncram_pc81:FIFOram.data_a[9]
data[10] => altsyncram_pc81:FIFOram.data_a[10]
data[11] => altsyncram_pc81:FIFOram.data_a[11]
data[12] => altsyncram_pc81:FIFOram.data_a[12]
data[13] => altsyncram_pc81:FIFOram.data_a[13]
data[14] => altsyncram_pc81:FIFOram.data_a[14]
data[15] => altsyncram_pc81:FIFOram.data_a[15]
data[16] => altsyncram_pc81:FIFOram.data_a[16]
data[17] => altsyncram_pc81:FIFOram.data_a[17]
data[18] => altsyncram_pc81:FIFOram.data_a[18]
data[19] => altsyncram_pc81:FIFOram.data_a[19]
data[20] => altsyncram_pc81:FIFOram.data_a[20]
data[21] => altsyncram_pc81:FIFOram.data_a[21]
data[22] => altsyncram_pc81:FIFOram.data_a[22]
data[23] => altsyncram_pc81:FIFOram.data_a[23]
data[24] => altsyncram_pc81:FIFOram.data_a[24]
data[25] => altsyncram_pc81:FIFOram.data_a[25]
data[26] => altsyncram_pc81:FIFOram.data_a[26]
data[27] => altsyncram_pc81:FIFOram.data_a[27]
data[28] => altsyncram_pc81:FIFOram.data_a[28]
data[29] => altsyncram_pc81:FIFOram.data_a[29]
data[30] => altsyncram_pc81:FIFOram.data_a[30]
data[31] => altsyncram_pc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_pc81:FIFOram.q_b[0]
q[1] <= altsyncram_pc81:FIFOram.q_b[1]
q[2] <= altsyncram_pc81:FIFOram.q_b[2]
q[3] <= altsyncram_pc81:FIFOram.q_b[3]
q[4] <= altsyncram_pc81:FIFOram.q_b[4]
q[5] <= altsyncram_pc81:FIFOram.q_b[5]
q[6] <= altsyncram_pc81:FIFOram.q_b[6]
q[7] <= altsyncram_pc81:FIFOram.q_b[7]
q[8] <= altsyncram_pc81:FIFOram.q_b[8]
q[9] <= altsyncram_pc81:FIFOram.q_b[9]
q[10] <= altsyncram_pc81:FIFOram.q_b[10]
q[11] <= altsyncram_pc81:FIFOram.q_b[11]
q[12] <= altsyncram_pc81:FIFOram.q_b[12]
q[13] <= altsyncram_pc81:FIFOram.q_b[13]
q[14] <= altsyncram_pc81:FIFOram.q_b[14]
q[15] <= altsyncram_pc81:FIFOram.q_b[15]
q[16] <= altsyncram_pc81:FIFOram.q_b[16]
q[17] <= altsyncram_pc81:FIFOram.q_b[17]
q[18] <= altsyncram_pc81:FIFOram.q_b[18]
q[19] <= altsyncram_pc81:FIFOram.q_b[19]
q[20] <= altsyncram_pc81:FIFOram.q_b[20]
q[21] <= altsyncram_pc81:FIFOram.q_b[21]
q[22] <= altsyncram_pc81:FIFOram.q_b[22]
q[23] <= altsyncram_pc81:FIFOram.q_b[23]
q[24] <= altsyncram_pc81:FIFOram.q_b[24]
q[25] <= altsyncram_pc81:FIFOram.q_b[25]
q[26] <= altsyncram_pc81:FIFOram.q_b[26]
q[27] <= altsyncram_pc81:FIFOram.q_b[27]
q[28] <= altsyncram_pc81:FIFOram.q_b[28]
q[29] <= altsyncram_pc81:FIFOram.q_b[29]
q[30] <= altsyncram_pc81:FIFOram.q_b[30]
q[31] <= altsyncram_pc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[8].IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_f5b:rd_ptr_msb.sclr
sclr => cntr_s57:usedw_counter.sclr
sclr => cntr_g5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_pc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_s57:usedw_counter.updown
wreq => cntr_g5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_f5b:rd_ptr_msb
clock => counter_reg_bit2a[7].CLK
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
q[6] <= counter_reg_bit2a[6].REGOUT
q[7] <= counter_reg_bit2a[7].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lights|nios_system:DUT|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
clk => enlarge_width_counter[0].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => enlarge_width_counter.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_data[16] => data.DATAB
stream_in_data[17] => data.DATAB
stream_in_data[18] => data.DATAB
stream_in_data[19] => data.DATAB
stream_in_data[20] => data.DATAB
stream_in_data[21] => data.DATAB
stream_in_data[22] => data.DATAB
stream_in_data[23] => data.DATAB
stream_in_data[24] => data.DATAB
stream_in_data[25] => data.DATAB
stream_in_data[26] => data.DATAB
stream_in_data[27] => data.DATAB
stream_in_data[28] => data.DATAB
stream_in_data[29] => data.DATAB
stream_in_startofpacket => startofpacket.DATAB
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_vga_controller_0_avalon_vga_sink_arbitrator:the_video_vga_controller_0_avalon_vga_sink
clk => ~NO_FANOUT~
reset_n => video_vga_controller_0_avalon_vga_sink_reset.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[0] => video_vga_controller_0_avalon_vga_sink_data[0].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[1] => video_vga_controller_0_avalon_vga_sink_data[1].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[2] => video_vga_controller_0_avalon_vga_sink_data[2].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[3] => video_vga_controller_0_avalon_vga_sink_data[3].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[4] => video_vga_controller_0_avalon_vga_sink_data[4].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[5] => video_vga_controller_0_avalon_vga_sink_data[5].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[6] => video_vga_controller_0_avalon_vga_sink_data[6].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[7] => video_vga_controller_0_avalon_vga_sink_data[7].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[8] => video_vga_controller_0_avalon_vga_sink_data[8].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[9] => video_vga_controller_0_avalon_vga_sink_data[9].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[10] => video_vga_controller_0_avalon_vga_sink_data[10].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[11] => video_vga_controller_0_avalon_vga_sink_data[11].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[12] => video_vga_controller_0_avalon_vga_sink_data[12].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[13] => video_vga_controller_0_avalon_vga_sink_data[13].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[14] => video_vga_controller_0_avalon_vga_sink_data[14].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[15] => video_vga_controller_0_avalon_vga_sink_data[15].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[16] => video_vga_controller_0_avalon_vga_sink_data[16].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[17] => video_vga_controller_0_avalon_vga_sink_data[17].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[18] => video_vga_controller_0_avalon_vga_sink_data[18].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[19] => video_vga_controller_0_avalon_vga_sink_data[19].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[20] => video_vga_controller_0_avalon_vga_sink_data[20].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[21] => video_vga_controller_0_avalon_vga_sink_data[21].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[22] => video_vga_controller_0_avalon_vga_sink_data[22].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[23] => video_vga_controller_0_avalon_vga_sink_data[23].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[24] => video_vga_controller_0_avalon_vga_sink_data[24].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[25] => video_vga_controller_0_avalon_vga_sink_data[25].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[26] => video_vga_controller_0_avalon_vga_sink_data[26].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[27] => video_vga_controller_0_avalon_vga_sink_data[27].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[28] => video_vga_controller_0_avalon_vga_sink_data[28].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[29] => video_vga_controller_0_avalon_vga_sink_data[29].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_endofpacket => video_vga_controller_0_avalon_vga_sink_endofpacket.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_startofpacket => video_vga_controller_0_avalon_vga_sink_startofpacket.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_valid => video_vga_controller_0_avalon_vga_sink_valid.DATAIN
video_vga_controller_0_avalon_vga_sink_ready => video_vga_controller_0_avalon_vga_sink_ready_from_sa.DATAIN
video_vga_controller_0_avalon_vga_sink_data[0] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[1] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[2] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[3] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[4] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[5] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[6] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[7] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[8] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[9] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[10] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[11] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[12] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[13] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[14] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[15] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[16] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[17] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[18] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[19] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[20] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[21] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[22] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[23] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[24] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[25] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[26] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[27] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[28] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[29] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_endofpacket <= video_dual_clock_buffer_0_avalon_dc_buffer_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_ready_from_sa <= video_vga_controller_0_avalon_vga_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_startofpacket <= video_dual_clock_buffer_0_avalon_dc_buffer_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_valid <= video_dual_clock_buffer_0_avalon_dc_buffer_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_vga_controller_0:the_video_vga_controller_0
clk => clk.IN1
reset => reset.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_en~reg0.CLK
clk => vga_color[0]~reg0.CLK
clk => vga_color[1]~reg0.CLK
clk => vga_color[2]~reg0.CLK
clk => vga_color[3]~reg0.CLK
clk => vga_color[4]~reg0.CLK
clk => vga_color[5]~reg0.CLK
clk => vga_color[6]~reg0.CLK
clk => vga_color[7]~reg0.CLK
clk => vga_color[8]~reg0.CLK
clk => vga_color[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_en~reg0.ENA
red_to_vga_display[0] => vga_color.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_en <= vga_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[8] <= vga_red[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[9] <= vga_red[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[8] <= vga_green[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[9] <= vga_green[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[8] <= vga_blue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[9] <= vga_blue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[0] <= vga_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[1] <= vga_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[2] <= vga_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[3] <= vga_color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[4] <= vga_color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[5] <= vga_color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[6] <= vga_color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[7] <= vga_color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[8] <= vga_color[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[9] <= vga_color[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lights|nios_system:DUT|nios_system_reset_vga_clock_domain_synch_module:nios_system_reset_vga_clock_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


