; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx10.2-512 | FileCheck %s --check-prefix=AVX10_2_X64
; RUN: llc < %s -mtriple=i386-unknown-unknown -mattr=+avx10.2-512 | FileCheck %s --check-prefix=AVX10_2_X86

define i1 @oeq(float %x, float %y) {
; AVX10_2_X64-LABEL: oeq:
; AVX10_2_X64:       # %bb.0:
; AVX10_2_X64-NEXT:    vucomxss %xmm1, %xmm0
; AVX10_2_X64-NEXT:    sete %al
; AVX10_2_X64-NEXT:    retq
;
; AVX10_2_X86-LABEL: oeq:
; AVX10_2_X86:       # %bb.0:
; AVX10_2_X86-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X86-NEXT:    vucomxss {{[0-9]+}}(%esp), %xmm0
; AVX10_2_X86-NEXT:    sete %al
; AVX10_2_X86-NEXT:    retl
    %1 = fcmp oeq float %x, %y
    ret i1 %1
}

define i1 @une(float %x, float %y) {
; AVX10_2_X64-LABEL: une:
; AVX10_2_X64:       # %bb.0:
; AVX10_2_X64-NEXT:    vucomxss %xmm1, %xmm0
; AVX10_2_X64-NEXT:    setne %al
; AVX10_2_X64-NEXT:    retq
;
; AVX10_2_X86-LABEL: une:
; AVX10_2_X86:       # %bb.0:
; AVX10_2_X86-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X86-NEXT:    vucomxss {{[0-9]+}}(%esp), %xmm0
; AVX10_2_X86-NEXT:    setne %al
; AVX10_2_X86-NEXT:    retl
    %1 = fcmp une float %x, %y
    ret i1 %1
}

define i1 @ogt(float %x, float %y) {
; AVX10_2_X64-LABEL: ogt:
; AVX10_2_X64:       # %bb.0:
; AVX10_2_X64-NEXT:    vucomiss %xmm1, %xmm0
; AVX10_2_X64-NEXT:    seta %al
; AVX10_2_X64-NEXT:    retq
;
; AVX10_2_X86-LABEL: ogt:
; AVX10_2_X86:       # %bb.0:
; AVX10_2_X86-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X86-NEXT:    vucomiss {{[0-9]+}}(%esp), %xmm0
; AVX10_2_X86-NEXT:    seta %al
; AVX10_2_X86-NEXT:    retl
    %1 = fcmp ogt float %x, %y
    ret i1 %1
}

define i1 @oeq_mem(ptr %xp, ptr %yp) {
; AVX10_2_X64-LABEL: oeq_mem:
; AVX10_2_X64:       # %bb.0:
; AVX10_2_X64-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X64-NEXT:    vucomxss (%rsi), %xmm0
; AVX10_2_X64-NEXT:    sete %al
; AVX10_2_X64-NEXT:    retq
;
; AVX10_2_X86-LABEL: oeq_mem:
; AVX10_2_X86:       # %bb.0:
; AVX10_2_X86-NEXT:    movl {{[0-9]+}}(%esp), %eax
; AVX10_2_X86-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; AVX10_2_X86-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X86-NEXT:    vucomxss (%eax), %xmm0
; AVX10_2_X86-NEXT:    sete %al
; AVX10_2_X86-NEXT:    retl
    %x = load float, ptr %xp
    %y = load float, ptr %yp
    %1 = fcmp oeq float %x, %y
    ret i1 %1
}

define i1 @une_mem(ptr %xp, ptr %yp) {
; AVX10_2_X64-LABEL: une_mem:
; AVX10_2_X64:       # %bb.0:
; AVX10_2_X64-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X64-NEXT:    vucomxss (%rsi), %xmm0
; AVX10_2_X64-NEXT:    setne %al
; AVX10_2_X64-NEXT:    retq
;
; AVX10_2_X86-LABEL: une_mem:
; AVX10_2_X86:       # %bb.0:
; AVX10_2_X86-NEXT:    movl {{[0-9]+}}(%esp), %eax
; AVX10_2_X86-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; AVX10_2_X86-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X86-NEXT:    vucomxss (%eax), %xmm0
; AVX10_2_X86-NEXT:    setne %al
; AVX10_2_X86-NEXT:    retl
    %x = load float, ptr %xp
    %y = load float, ptr %yp
    %1 = fcmp une float %x, %y
    ret i1 %1
}


define i1 @ogt_mem(ptr %xp, ptr %yp) {
; AVX10_2_X64-LABEL: ogt_mem:
; AVX10_2_X64:       # %bb.0:
; AVX10_2_X64-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X64-NEXT:    vucomiss (%rsi), %xmm0
; AVX10_2_X64-NEXT:    seta %al
; AVX10_2_X64-NEXT:    retq
;
; AVX10_2_X86-LABEL: ogt_mem:
; AVX10_2_X86:       # %bb.0:
; AVX10_2_X86-NEXT:    movl {{[0-9]+}}(%esp), %eax
; AVX10_2_X86-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; AVX10_2_X86-NEXT:    vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; AVX10_2_X86-NEXT:    vucomiss (%eax), %xmm0
; AVX10_2_X86-NEXT:    seta %al
; AVX10_2_X86-NEXT:    retl
    %x = load float, ptr %xp
    %y = load float, ptr %yp
    %1 = fcmp ogt float %x, %y
    ret i1 %1
}
