Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (lin64) Build 1494164 Fri Feb 26 04:18:54 MST 2016
| Date         : Tue Jan 10 00:10:32 2017
| Host         : ceca20 running 64-bit unknown
| Command      : report_timing_summary -file /home/xuchang/nas/project/daTuner/evaluation/vivado//daTuner/diffeq1/rank1//output/post_route_timing_summary.rpt
| Design       : diffeq_paj_convert
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.142        0.000                      0                  540        0.060        0.000                      0                  540        9.600        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.142        0.000                      0                  540        0.060        0.000                      0                  540        9.600        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_var_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.399ns  (logic 10.473ns (68.012%)  route 4.926ns (31.988%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 24.647 - 20.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.872     5.343    clk_IBUF_BUFG
    DSP48_X2Y58          DSP48E1                                      r  temp__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     8.907 r  temp__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.907    temp__0_n_106
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.286    10.193 r  temp__1/P[1]
                         net (fo=2, routed)           0.553    10.746    temp__1_n_104
    SLICE_X41Y145        LUT2 (Prop_lut2_I0_O)        0.053    10.799 r  u_var2_i_61/O
                         net (fo=1, routed)           0.000    10.799    u_var2_i_61_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    11.034 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.034    u_var2_i_34_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.092 r  u_var2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.092    u_var2_i_29_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.305 r  u_var2_i_24/O[1]
                         net (fo=6, routed)           0.718    12.023    B[25]
    SLICE_X44Y152        LUT2 (Prop_lut2_I0_O)        0.152    12.175 r  u_var2_i_30/O
                         net (fo=1, routed)           0.000    12.175    u_var2_i_30_n_0
    SLICE_X44Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    12.408 r  u_var2_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.408    u_var2_i_3_n_0
    SLICE_X44Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.547 r  u_var2_i_2/O[0]
                         net (fo=1, routed)           0.943    13.490    u_var3[28]
    DSP48_X3Y60          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.200    16.690 r  u_var2/P[0]
                         net (fo=1, routed)           0.556    17.246    u_var2_n_105
    SLICE_X52Y150        LUT2 (Prop_lut2_I1_O)        0.053    17.299 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    17.299    u_var[23]_i_15_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.609 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.609    u_var_reg[23]_i_11_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    17.790 f  u_var_reg[27]_i_11/O[3]
                         net (fo=2, routed)           0.679    18.468    u_var_reg[27]_i_11_n_4
    SLICE_X48Y151        LUT3 (Prop_lut3_I0_O)        0.152    18.620 r  u_var[27]_i_6/O
                         net (fo=2, routed)           0.393    19.013    u_var[27]_i_6_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.502    19.515 r  u_var_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.299    19.814    u_var0[27]
    SLICE_X49Y152        LUT3 (Prop_lut3_I0_O)        0.142    19.956 r  u_var[27]_i_1/O
                         net (fo=2, routed)           0.786    20.742    u_var[27]_i_1_n_0
    SLICE_X52Y151        FDRE                                         r  u_var_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.426    24.647    clk_IBUF_BUFG
    SLICE_X52Y151        FDRE                                         r  u_var_reg[27]/C
                         clock pessimism              0.260    24.907    
                         clock uncertainty           -0.035    24.871    
    SLICE_X52Y151        FDRE (Setup_fdre_C_D)        0.013    24.884    u_var_reg[27]
  -------------------------------------------------------------------
                         required time                         24.884    
                         arrival time                         -20.742    
  -------------------------------------------------------------------
                         slack                                  4.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 y_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Youtport_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.661%)  route 0.166ns (62.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.721     1.999    clk_IBUF_BUFG
    SLICE_X43Y149        FDRE                                         r  y_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.100     2.099 r  y_var_reg[10]/Q
                         net (fo=4, routed)           0.166     2.265    y_var_reg[10]
    SLICE_X42Y150        FDRE                                         r  Youtport_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.872     2.391    clk_IBUF_BUFG
    SLICE_X42Y150        FDRE                                         r  Youtport_reg[10]/C
                         clock pessimism             -0.249     2.142    
    SLICE_X42Y150        FDRE (Hold_fdre_C_D)         0.063     2.205    Youtport_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X46Y144  looping_reg_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X42Y153  Youtport_reg[12]/C



