module Binary_Ripple_Counter(
    output reg[3:0] q,
    input clk,
    input rst
    );
always @(posedge clk or posedge rst )
begin 
if (rst)
q <=4'b0000;
else
begin
q<= q+1;
end
end
endmodule
