$date
	Wed Nov 11 15:53:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module orgate_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1!
1#
#20
1"
0#
#30
1#
#40
