Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 20:08:16 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.504        0.000                      0                 1563        0.078        0.000                      0                 1563       54.305        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.504        0.000                      0                 1559        0.078        0.000                      0                 1559       54.305        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.880        0.000                      0                    4        1.082        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.391ns  (logic 61.005ns (59.004%)  route 42.386ns (40.996%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=92, routed)          1.267     6.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.150     7.083 f  sm/D_states_q[2]_i_19/O
                         net (fo=6, routed)           1.075     8.158    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.348     8.506 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.426     8.932    sm/ram_reg_i_123_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.780    10.836    L_reg/M_sm_ra1[0]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.977    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.129 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.226    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.049 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.049    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.163    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.277 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.277    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.391 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.400    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.514 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.514    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.628 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.628    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.742 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.742    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.856    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.013 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.017    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.247    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.361    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.475    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.589 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.589    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.703    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.860 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.127    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.459 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.459    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.009 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.009    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.123 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.123    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.237    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.351    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.465    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.579    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.693    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.964 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.782    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.111 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.111    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.661 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.231 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.345 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.345    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.459 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.459    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.616 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.359    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.147 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.147    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.945    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.102 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.323    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.652 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.202 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.202    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.316 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.316    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.430 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.430    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.544 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.553    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.667    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.781    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.895    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.009 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.009    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.166 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.224    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.553 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.103 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.796    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.910 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.910    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.067 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.106    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.891 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.891    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.005 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.005    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.119 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.119    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.233 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.233    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.347    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.461    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.584    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.698 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.698    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.855 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.556    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.888 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.888    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.438 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.438    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.552 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.552    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.666 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.666    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.780 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.894 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.894    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.008 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.008    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.122 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.122    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.236 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.236    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.393 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.082    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.411 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.411    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.944 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.061 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.061    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.178 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.295 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.529 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.529    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.646 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.646    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.763 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.763    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.920 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.841 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.841    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.958 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.958    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.075 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.075    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.192 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.192    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.309 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.309    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.426 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.543 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.543    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.700 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.746    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.078 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.628 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.628    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.742 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.742    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.856 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.856    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.970 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.970    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.084 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.084    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.198 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.198    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.312 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.426 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.426    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.583 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.520    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.849 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.849    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.399 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.513 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.513    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.627 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.627    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.741 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.741    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.855 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.354 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.872    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.201 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.751 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.216    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.558    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.715 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.555    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.679 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.199   106.337    sm/M_alum_out[0]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.152   106.489 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.572   107.061    sm/D_states_q[7]_i_24_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I0_O)        0.332   107.393 f  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.521   107.914    sm/D_states_q[7]_i_8_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124   108.038 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.502   108.539    sm/D_states_d__0[7]
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X35Y7          FDSE (Setup_fdse_C_D)       -0.067   116.044    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                        -108.540    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.735ns  (logic 61.170ns (59.541%)  route 41.565ns (40.459%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         1.579     7.204    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.295     7.499 r  sm/D_states_q[2]_i_8/O
                         net (fo=5, routed)           0.946     8.445    sm/D_states_q[2]_i_8_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.569 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.304     8.873    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     8.997    sm/ram_reg_i_120_n_0
    SLICE_X43Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.209 r  sm/ram_reg_i_108/O
                         net (fo=64, routed)          1.452    10.661    L_reg/M_sm_ra1[1]
    SLICE_X57Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.976    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.128 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.225    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.048 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.399    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.012 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.016    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.345 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.345    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.895 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.246    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.360    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.588    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.702    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.859 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.126    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.458 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.008 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.008    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.122 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.122    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.236 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.236    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.350 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.350    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.464 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.464    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.578 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.692 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.692    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.806 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.806    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.963 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.781    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.110 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.660 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.660    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.774 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.774    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.888 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.888    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.002 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.002    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.116 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.116    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.230 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.230    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.344 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.344    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.458 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.458    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.615 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.358    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.146 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.944    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.101 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.322    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.651 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.651    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.201 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.552    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.894    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.008    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.165 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.223    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.552 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.552    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.102 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.102    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.216    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.330    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.444    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.558    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.672    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.795    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.909 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.909    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.066 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.105    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.890 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.890    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.004    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.118 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.232 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.232    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.346 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.346    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.460 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.460    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.574 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.583    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.697 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.697    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.854 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.555    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.887 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.437 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.437    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.551 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.551    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.665 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.665    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.779 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.779    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.893 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.893    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.007 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.007    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.121 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.121    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.235 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.235    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.392 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.081    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.410 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.410    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.943 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.528 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.528    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.645 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.645    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.762 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.762    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.919 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.840    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.957    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.074    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.191    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.308    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.425 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.425    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.542 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.542    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.699 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.745    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.077 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.077    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.627 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.855 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.855    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.969 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.969    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.083 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.083    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.197 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.197    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.311 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.311    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.425    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.582 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.519    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.848 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.848    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.398 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.398    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.512 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.512    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.626 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.626    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.740 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.740    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.854 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.854    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.968 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.082 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.082    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.196 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.196    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.353 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.871    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.200 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.200    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.750 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.750    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.864 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.864    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.978 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.978    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.092 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.092    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.206 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.215    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.329 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.329    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.443    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.557    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.714 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.554    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.678 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.069   106.207    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.357 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.441   106.798    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I2_O)        0.355   107.153 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.730   107.882    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.393    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -107.883    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.693ns  (logic 61.141ns (59.538%)  route 41.552ns (40.462%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         1.579     7.204    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.295     7.499 r  sm/D_states_q[2]_i_8/O
                         net (fo=5, routed)           0.946     8.445    sm/D_states_q[2]_i_8_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.569 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.304     8.873    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     8.997    sm/ram_reg_i_120_n_0
    SLICE_X43Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.209 r  sm/ram_reg_i_108/O
                         net (fo=64, routed)          1.452    10.661    L_reg/M_sm_ra1[1]
    SLICE_X57Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.976    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.128 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.225    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.048 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.399    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.012 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.016    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.345 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.345    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.895 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.246    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.360    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.588    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.702    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.859 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.126    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.458 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.008 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.008    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.122 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.122    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.236 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.236    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.350 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.350    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.464 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.464    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.578 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.692 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.692    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.806 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.806    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.963 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.781    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.110 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.660 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.660    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.774 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.774    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.888 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.888    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.002 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.002    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.116 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.116    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.230 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.230    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.344 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.344    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.458 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.458    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.615 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.358    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.146 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.944    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.101 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.322    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.651 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.651    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.201 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.552    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.894    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.008    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.165 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.223    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.552 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.552    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.102 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.102    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.216    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.330    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.444    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.558    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.672    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.795    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.909 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.909    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.066 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.105    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.890 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.890    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.004    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.118 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.232 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.232    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.346 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.346    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.460 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.460    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.574 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.583    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.697 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.697    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.854 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.555    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.887 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.437 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.437    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.551 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.551    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.665 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.665    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.779 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.779    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.893 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.893    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.007 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.007    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.121 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.121    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.235 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.235    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.392 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.081    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.410 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.410    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.943 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.528 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.528    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.645 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.645    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.762 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.762    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.919 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.840    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.957    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.074    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.191    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.308    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.425 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.425    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.542 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.542    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.699 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.745    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.077 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.077    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.627 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.855 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.855    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.969 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.969    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.083 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.083    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.197 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.197    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.311 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.311    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.425    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.582 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.519    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.848 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.848    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.398 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.398    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.512 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.512    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.626 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.626    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.740 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.740    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.854 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.854    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.968 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.082 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.082    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.196 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.196    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.353 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.871    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.200 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.200    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.750 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.750    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.864 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.864    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.978 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.978    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.092 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.092    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.206 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.215    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.329 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.329    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.443    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.557    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.714 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.554    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.678 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.069   106.207    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.357 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.441   106.798    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.326   107.124 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.716   107.840    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.840    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.218ns  (logic 61.273ns (59.363%)  route 41.945ns (40.638%))
  Logic Levels:           327  (CARRY4=288 LUT2=2 LUT3=27 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         1.579     7.204    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.295     7.499 r  sm/D_states_q[2]_i_8/O
                         net (fo=5, routed)           0.946     8.445    sm/D_states_q[2]_i_8_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.569 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.304     8.873    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     8.997    sm/ram_reg_i_120_n_0
    SLICE_X43Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.209 r  sm/ram_reg_i_108/O
                         net (fo=64, routed)          1.452    10.661    L_reg/M_sm_ra1[1]
    SLICE_X57Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.976    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.128 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.225    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.048 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.399    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.012 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.016    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.345 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.345    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.895 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.246    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.360    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.588    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.702    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.859 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.126    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.458 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.008 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.008    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.122 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.122    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.236 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.236    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.350 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.350    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.464 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.464    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.578 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.692 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.692    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.806 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.806    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.963 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.781    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.110 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.660 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.660    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.774 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.774    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.888 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.888    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.002 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.002    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.116 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.116    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.230 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.230    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.344 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.344    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.458 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.458    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.615 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.358    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.146 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.944    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.101 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.322    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.651 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.651    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.201 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.552    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.894    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.008    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.165 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.223    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.552 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.552    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.102 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.102    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.216    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.330    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.444    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.558    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.672    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.795    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.909 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.909    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.066 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.105    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.890 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.890    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.004    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.118 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.232 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.232    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.346 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.346    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.460 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.460    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.574 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.583    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.697 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.697    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.854 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.555    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.887 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.437 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.437    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.551 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.551    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.665 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.665    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.779 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.779    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.893 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.893    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.007 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.007    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.121 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.121    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.235 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.235    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.392 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.081    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.410 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.410    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.943 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.528 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.528    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.645 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.645    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.762 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.762    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.919 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.840    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.957    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.074    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.191    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.308    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.425 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.425    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.542 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.542    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.699 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.745    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.077 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.077    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.627 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.855 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.855    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.969 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.969    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.083 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.083    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.197 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.197    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.311 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.311    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.425    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.582 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.519    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.848 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.848    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.398 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.398    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.512 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.512    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.626 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.626    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.740 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.740    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.854 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.854    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.968 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.082 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.082    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.196 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.196    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.353 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.871    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.200 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.200    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.750 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.750    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.864 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.864    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.978 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.978    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.092 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.092    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.206 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.215    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.329 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.329    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.443    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.557    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.714 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.554    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.678 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.199   106.336    sm/M_alum_out[0]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.152   106.488 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.606   107.095    sm/D_states_q[7]_i_24_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332   107.427 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.815   108.241    sm/D_states_q[0]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124   108.365 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.365    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X38Y8          FDSE (Setup_fdse_C_D)        0.077   116.189    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.189    
                         arrival time                        -108.366    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.215ns  (logic 61.273ns (59.364%)  route 41.942ns (40.636%))
  Logic Levels:           327  (CARRY4=288 LUT2=2 LUT3=27 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         1.579     7.204    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.295     7.499 r  sm/D_states_q[2]_i_8/O
                         net (fo=5, routed)           0.946     8.445    sm/D_states_q[2]_i_8_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.569 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.304     8.873    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     8.997    sm/ram_reg_i_120_n_0
    SLICE_X43Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.209 r  sm/ram_reg_i_108/O
                         net (fo=64, routed)          1.452    10.661    L_reg/M_sm_ra1[1]
    SLICE_X57Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.976    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.128 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.225    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.048 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.399    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.012 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.016    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.345 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.345    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.895 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.246    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.360    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.588    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.702    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.859 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.126    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.458 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.008 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.008    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.122 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.122    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.236 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.236    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.350 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.350    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.464 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.464    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.578 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.692 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.692    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.806 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.806    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.963 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.781    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.110 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.660 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.660    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.774 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.774    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.888 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.888    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.002 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.002    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.116 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.116    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.230 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.230    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.344 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.344    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.458 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.458    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.615 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.358    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.146 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.944    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.101 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.322    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.651 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.651    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.201 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.552    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.894    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.008    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.165 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.223    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.552 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.552    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.102 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.102    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.216    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.330    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.444    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.558    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.672    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.795    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.909 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.909    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.066 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.105    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.890 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.890    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.004    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.118 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.232 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.232    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.346 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.346    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.460 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.460    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.574 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.583    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.697 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.697    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.854 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.555    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.887 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.437 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.437    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.551 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.551    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.665 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.665    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.779 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.779    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.893 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.893    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.007 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.007    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.121 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.121    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.235 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.235    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.392 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.081    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.410 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.410    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.943 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.528 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.528    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.645 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.645    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.762 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.762    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.919 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.840    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.957    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.074    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.191    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.308    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.425 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.425    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.542 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.542    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.699 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.745    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.077 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.077    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.627 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.855 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.855    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.969 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.969    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.083 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.083    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.197 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.197    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.311 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.311    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.425    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.582 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.519    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.848 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.848    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.398 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.398    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.512 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.512    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.626 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.626    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.740 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.740    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.854 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.854    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.968 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.082 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.082    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.196 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.196    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.353 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.871    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.200 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.200    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.750 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.750    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.864 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.864    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.978 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.978    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.092 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.092    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.206 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.215    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.329 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.329    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.443    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.557    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.714 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.554    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.678 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.199   106.336    sm/M_alum_out[0]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.152   106.488 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.606   107.095    sm/D_states_q[7]_i_24_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332   107.427 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.812   108.238    sm/D_states_q[0]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124   108.362 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.362    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X38Y8          FDSE (Setup_fdse_C_D)        0.081   116.193    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.193    
                         arrival time                        -108.363    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.076ns  (logic 60.769ns (58.955%)  route 42.307ns (41.045%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=92, routed)          1.267     6.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.150     7.083 f  sm/D_states_q[2]_i_19/O
                         net (fo=6, routed)           1.075     8.158    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.348     8.506 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.426     8.932    sm/ram_reg_i_123_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.780    10.836    L_reg/M_sm_ra1[0]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.977    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.129 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.226    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.049 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.049    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.163    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.277 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.277    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.391 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.400    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.514 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.514    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.628 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.628    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.742 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.742    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.856    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.013 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.017    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.247    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.361    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.475    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.589 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.589    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.703    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.860 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.127    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.459 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.459    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.009 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.009    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.123 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.123    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.237    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.351    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.465    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.579    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.693    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.964 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.782    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.111 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.111    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.661 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.231 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.345 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.345    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.459 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.459    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.616 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.359    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.147 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.147    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.945    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.102 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.323    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.652 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.202 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.202    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.316 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.316    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.430 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.430    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.544 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.553    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.667    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.781    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.895    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.009 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.009    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.166 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.224    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.553 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.103 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.796    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.910 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.910    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.067 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.106    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.891 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.891    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.005 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.005    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.119 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.119    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.233 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.233    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.347    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.461    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.584    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.698 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.698    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.855 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.556    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.888 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.888    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.438 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.438    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.552 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.552    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.666 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.666    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.780 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.894 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.894    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.008 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.008    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.122 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.122    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.236 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.236    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.393 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.082    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.411 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.411    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.944 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.061 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.061    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.178 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.295 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.529 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.529    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.646 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.646    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.763 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.763    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.920 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.841 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.841    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.958 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.958    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.075 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.075    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.192 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.192    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.309 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.309    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.426 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.543 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.543    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.700 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.746    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.078 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.628 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.628    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.742 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.742    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.856 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.856    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.970 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.970    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.084 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.084    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.198 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.198    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.312 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.426 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.426    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.583 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.520    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.849 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.849    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.399 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.513 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.513    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.627 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.627    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.741 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.741    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.855 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.354 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.872    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.201 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.751 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.216    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.558    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.715 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.555    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.679 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.665   105.803    sm/M_alum_out[0]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124   105.927 r  sm/D_states_q[2]_i_11/O
                         net (fo=1, routed)           0.491   106.418    sm/D_states_q[2]_i_11_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.542 f  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.990   107.532    sm/D_states_q[2]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.124   107.656 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.568   108.225    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)       -0.045   116.066    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                        -108.225    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.027ns  (logic 60.769ns (58.984%)  route 42.258ns (41.016%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=92, routed)          1.267     6.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.150     7.083 f  sm/D_states_q[2]_i_19/O
                         net (fo=6, routed)           1.075     8.158    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.348     8.506 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.426     8.932    sm/ram_reg_i_123_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.780    10.836    L_reg/M_sm_ra1[0]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.977    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.129 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.226    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.049 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.049    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.163    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.277 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.277    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.391 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.400    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.514 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.514    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.628 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.628    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.742 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.742    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.856    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.013 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.017    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.247    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.361    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.475    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.589 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.589    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.703    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.860 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.127    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.459 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.459    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.009 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.009    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.123 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.123    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.237    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.351    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.465    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.579    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.693    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.964 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.782    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.111 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.111    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.661 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.231 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.345 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.345    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.459 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.459    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.616 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.359    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.147 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.147    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.945    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.102 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.323    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.652 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.202 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.202    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.316 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.316    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.430 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.430    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.544 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.553    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.667    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.781    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.895    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.009 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.009    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.166 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.224    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.553 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.103 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.796    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.910 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.910    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.067 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.106    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.891 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.891    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.005 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.005    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.119 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.119    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.233 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.233    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.347    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.461    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.584    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.698 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.698    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.855 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.556    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.888 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.888    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.438 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.438    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.552 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.552    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.666 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.666    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.780 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.894 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.894    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.008 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.008    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.122 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.122    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.236 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.236    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.393 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.082    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.411 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.411    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.944 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.061 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.061    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.178 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.295 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.529 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.529    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.646 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.646    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.763 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.763    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.920 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.841 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.841    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.958 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.958    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.075 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.075    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.192 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.192    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.309 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.309    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.426 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.543 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.543    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.700 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.746    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.078 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.628 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.628    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.742 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.742    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.856 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.856    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.970 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.970    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.084 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.084    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.198 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.198    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.312 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.426 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.426    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.583 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.520    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.849 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.849    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.399 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.513 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.513    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.627 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.627    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.741 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.741    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.855 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.354 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.872    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.201 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.751 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.216    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.558    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.715 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.555    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.679 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.665   105.803    sm/M_alum_out[0]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124   105.927 r  sm/D_states_q[2]_i_11/O
                         net (fo=1, routed)           0.491   106.418    sm/D_states_q[2]_i_11_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.542 f  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.007   107.549    sm/D_states_q[2]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.124   107.673 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.502   108.175    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)       -0.067   116.044    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                        -108.175    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.985ns  (logic 60.965ns (59.198%)  route 42.020ns (40.802%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=92, routed)          1.267     6.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.150     7.083 f  sm/D_states_q[2]_i_19/O
                         net (fo=6, routed)           1.075     8.158    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.348     8.506 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.426     8.932    sm/ram_reg_i_123_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.780    10.836    L_reg/M_sm_ra1[0]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.977    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.129 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.226    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.049 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.049    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.163    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.277 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.277    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.391 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.400    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.514 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.514    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.628 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.628    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.742 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.742    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.856    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.013 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.017    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.247    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.361    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.475    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.589 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.589    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.703    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.860 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.127    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.459 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.459    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.009 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.009    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.123 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.123    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.237    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.351    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.465    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.579    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.693    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.964 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.782    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.111 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.111    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.661 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.231 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.345 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.345    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.459 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.459    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.616 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.359    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.147 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.147    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.945    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.102 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.323    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.652 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.202 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.202    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.316 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.316    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.430 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.430    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.544 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.553    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.667    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.781    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.895    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.009 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.009    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.166 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.224    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.553 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.103 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.796    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.910 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.910    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.067 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.106    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.891 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.891    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.005 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.005    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.119 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.119    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.233 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.233    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.347    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.461    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.584    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.698 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.698    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.855 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.556    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.888 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.888    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.438 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.438    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.552 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.552    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.666 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.666    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.780 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.894 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.894    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.008 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.008    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.122 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.122    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.236 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.236    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.393 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.082    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.411 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.411    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.944 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.061 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.061    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.178 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.295 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.529 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.529    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.646 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.646    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.763 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.763    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.920 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.841 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.841    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.958 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.958    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.075 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.075    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.192 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.192    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.309 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.309    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.426 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.543 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.543    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.700 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.746    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.078 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.628 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.628    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.742 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.742    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.856 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.856    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.970 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.970    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.084 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.084    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.198 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.198    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.312 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.426 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.426    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.583 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.520    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.849 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.849    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.399 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.513 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.513    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.627 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.627    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.741 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.741    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.855 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.354 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.872    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.201 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.751 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.216    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.558    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.715 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.555    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.679 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.864   106.002    sm/M_alum_out[0]
    SLICE_X32Y11         LUT5 (Prop_lut5_I4_O)        0.118   106.120 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.452   106.572    sm/D_states_q[2]_i_20_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.326   106.898 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.543   107.441    sm/D_states_q[2]_i_5_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.565 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.568   108.133    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)       -0.016   116.095    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.095    
                         arrival time                        -108.133    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.988ns  (logic 61.273ns (59.495%)  route 41.716ns (40.505%))
  Logic Levels:           327  (CARRY4=288 LUT2=2 LUT3=27 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         1.579     7.204    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.295     7.499 r  sm/D_states_q[2]_i_8/O
                         net (fo=5, routed)           0.946     8.445    sm/D_states_q[2]_i_8_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.569 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.304     8.873    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     8.997    sm/ram_reg_i_120_n_0
    SLICE_X43Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.209 r  sm/ram_reg_i_108/O
                         net (fo=64, routed)          1.452    10.661    L_reg/M_sm_ra1[1]
    SLICE_X57Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.976    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.128 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.225    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.048 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.399    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.012 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.016    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.345 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.345    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.895 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.246    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.360    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.588    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.702    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.859 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.126    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.458 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.008 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.008    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.122 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.122    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.236 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.236    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.350 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.350    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.464 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.464    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.578 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.692 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.692    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.806 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.806    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.963 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.781    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.110 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.660 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.660    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.774 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.774    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.888 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.888    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.002 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.002    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.116 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.116    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.230 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.230    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.344 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.344    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.458 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.458    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.615 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.358    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.146 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.944    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.101 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.322    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.651 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.651    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.201 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.552    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.894    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.008    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.165 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.223    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.552 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.552    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.102 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.102    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.216    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.330    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.444    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.558    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.672    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.795    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.909 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.909    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.066 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.105    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.890 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.890    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.004    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.118 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.118    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.232 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.232    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.346 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.346    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.460 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.460    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.574 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.583    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.697 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.697    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.854 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.555    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.887 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.437 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.437    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.551 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.551    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.665 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.665    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.779 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.779    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.893 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.893    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.007 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.007    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.121 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.121    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.235 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.235    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.392 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.081    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.410 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.410    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.943 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.528 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.528    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.645 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.645    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.762 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.762    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.919 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.840    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.957    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.074    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.191    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.308    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.425 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.425    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.542 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.542    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.699 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.745    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.077 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.077    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.627 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.855 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.855    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.969 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.969    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.083 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.083    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.197 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.197    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.311 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.311    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.425    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.582 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.519    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.848 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.848    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.398 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.398    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.512 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.512    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.626 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.626    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.740 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.740    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.854 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.854    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.968 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.968    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.082 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.082    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.196 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.196    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.353 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.871    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.200 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.200    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.750 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.750    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.864 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.864    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.978 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.978    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.092 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.092    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.206 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.215    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.329 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.329    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.443    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.557    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.714 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.554    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.678 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.199   106.336    sm/M_alum_out[0]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.152   106.488 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.606   107.095    sm/D_states_q[7]_i_24_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332   107.427 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.585   108.012    sm/D_states_q[0]_i_2_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I0_O)        0.124   108.136 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.136    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X37Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X37Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X37Y8          FDSE (Setup_fdse_C_D)        0.031   116.143    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.143    
                         arrival time                        -108.136    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.959ns  (logic 61.005ns (59.252%)  route 41.954ns (40.748%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=92, routed)          1.267     6.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.150     7.083 f  sm/D_states_q[2]_i_19/O
                         net (fo=6, routed)           1.075     8.158    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.348     8.506 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.426     8.932    sm/ram_reg_i_123_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.780    10.836    L_reg/M_sm_ra1[0]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.017    11.977    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.152    12.129 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          1.110    13.239    sm/M_alum_a[31]
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.565 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.565    alum/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.078 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.078    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.195 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.312 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.312    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.429 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.009    14.438    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.555 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.555    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.672 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.789    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.906    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.160 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.065    16.226    alum/temp_out0[31]
    SLICE_X55Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.049 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.049    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.163    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.277 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.277    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.391 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    17.400    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.514 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.514    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.628 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.628    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.742 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.742    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.856    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.013 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.004    19.017    alum/temp_out0[30]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.009    20.247    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.361    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.475    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.589 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.589    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.703    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.860 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          0.894    21.753    alum/temp_out0[29]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    22.082 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.615 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.615    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.732 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.732    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.849 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.009    22.858    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.975 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.975    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.092 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.092    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.326 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.326    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.443 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.600 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.107    24.707    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.332    25.039 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.572 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.572    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.689    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.806 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.009    25.815    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.932 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.932    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.049 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.049    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.166 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.166    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.283 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.283    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.400 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.557 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.037    27.594    alum/temp_out0[27]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.926 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.926    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.459 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.585    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.702    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.819    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.170 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.170    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.287 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.287    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.444 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.879    30.323    alum/temp_out0[26]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.655    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.188 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.188    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.305 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.305    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.422 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.422    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.539 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.539    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.656 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.656    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.773 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.890    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.007    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.164 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.962    33.127    alum/temp_out0[25]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.332    33.459 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.459    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.009 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.009    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.123 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.123    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.237    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.351    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.465    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.579    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.693    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.964 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.100    36.063    alum/temp_out0[24]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    36.392 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.942 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.942    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.056 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.056    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.170 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.626    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.740    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.897 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.885    38.782    alum/temp_out0[23]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    39.111 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.111    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.661 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.231 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.345 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.345    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.459 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.459    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.616 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.189    41.804    alum/temp_out0[22]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.589 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.589    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.703 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.544 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.991    44.535    alum/temp_out0[21]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    44.864 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.864    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.397 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.397    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.514 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.631 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.631    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.748 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.748    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.865 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.982 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.982    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.099 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.099    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.216 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.373 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.359    alum/temp_out0[20]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.147 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.147    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.945    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.102 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.221    50.323    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.652 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.202 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.202    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.316 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.316    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.430 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.430    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.544 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.009    51.553    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.667    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.781    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.895    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.009 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.009    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.166 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.058    53.224    alum/temp_out0[18]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.553 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.103 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.796    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.910 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.910    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.067 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    56.079    alum/temp_out0[17]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.408 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.408    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.958 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.009    57.537    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.651 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.651    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.765 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.765    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.922 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.184    59.106    alum/temp_out0[16]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.891 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.891    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.005 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.005    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.119 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.119    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.233 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.233    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.347    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.461    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.584    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.698 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.698    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.855 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.986    61.841    alum/temp_out0[15]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.170 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.170    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.720 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.720    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.834 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.834    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.948 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.948    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.062 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.176 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.176    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.290 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.290    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.404 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.404    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.527    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.684 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.988    64.672    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    65.001 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.534 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.651 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.768 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.510 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.045    67.556    alum/temp_out0[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.332    67.888 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    67.888    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.438 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.438    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.552 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.552    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.666 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.666    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.780 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.894 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    68.894    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.008 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.008    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.122 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.122    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.236 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.236    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.393 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.001    70.394    alum/temp_out0[12]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.723 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.273 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.387 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.387    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.501 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.501    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.615 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.615    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.729 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.729    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.843 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.843    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.957 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.957    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.071 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.071    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.228 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.152    73.380    alum/temp_out0[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.165 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.165    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.279 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.279    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.393 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.393    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.507 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.507    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.621 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.621    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.735 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.735    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.849 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.849    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.963 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.963    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.120 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.961    76.082    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.411 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.411    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.944 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.061 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.061    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.178 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.295 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.529 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.529    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.646 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.646    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.763 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.763    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.920 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          0.939    78.859    alum/temp_out0[9]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.191 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.191    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.724 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.724    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.841 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.841    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.958 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.958    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.075 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.075    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.192 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.192    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.309 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.309    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.426 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.543 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.543    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.700 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.046    81.746    alum/temp_out0[8]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    82.078 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.628 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.628    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.742 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.742    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.856 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.856    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.970 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.970    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.084 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.084    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.198 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.198    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.312 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.426 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.426    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.583 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.056    84.639    alum/temp_out0[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.968 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.968    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.518 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.632 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.632    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.746 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.746    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.860 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.860    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.974 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.974    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.088 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.088    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.202 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.202    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.316    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.473 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.047    87.520    alum/temp_out0[6]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.849 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.849    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.399 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.513 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.513    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.627 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.627    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.741 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.741    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.855 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.354 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.838    90.191    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    90.520 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.520    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.053 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.170 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.287 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.287    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.404 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.404    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.521 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.638 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.638    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.755 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.755    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.872 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.872    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.029 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.098    93.127    alum/temp_out0[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    93.459 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.459    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.009 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.009    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.237 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.237    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.351 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.351    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.465 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.465    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.579 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.579    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.693 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.693    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.807 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.807    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.964 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.661    95.625    alum/temp_out0[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.954 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    95.954    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.487 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.487    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.604 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.604    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.721 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.721    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.838 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.955 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.072 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.072    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.189 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.189    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.306 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.306    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.463 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.785    98.248    alum/temp_out0[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.580 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.580    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.130 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.244 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.244    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.358 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.472 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.472    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.586 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.586    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.700 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.700    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.814 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.814    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.928 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.928    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.085 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.786   100.872    alum/temp_out0[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329   101.201 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.751 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.009   102.216    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.558    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.715 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.012   103.727    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.056 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.499   104.555    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124   104.679 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.335   105.014    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.199   106.337    sm/M_alum_out[0]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.152   106.489 r  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.572   107.061    sm/D_states_q[7]_i_24_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I0_O)        0.332   107.393 r  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.590   107.983    sm/D_states_q[7]_i_8_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I1_O)        0.124   108.107 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.107    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031   116.143    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        116.143    
                         arrival time                        -108.107    
  -------------------------------------------------------------------
                         slack                                  8.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.930    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.930    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.930    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.930    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.564     1.508    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.075     1.583    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.554     1.498    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.704    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.821     2.011    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y8    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y11   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y15   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y10   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y11   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.078ns (18.548%)  route 4.734ns (81.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.419     5.567 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         2.710     8.277    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X32Y5          LUT4 (Prop_lut4_I2_O)        0.327     8.604 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.471    10.075    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.332    10.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.553    10.960    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.840    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.840    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                104.880    

Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.078ns (18.548%)  route 4.734ns (81.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.419     5.567 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         2.710     8.277    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X32Y5          LUT4 (Prop_lut4_I2_O)        0.327     8.604 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.471    10.075    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.332    10.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.553    10.960    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.840    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.840    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                104.880    

Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.078ns (18.548%)  route 4.734ns (81.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.419     5.567 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         2.710     8.277    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X32Y5          LUT4 (Prop_lut4_I2_O)        0.327     8.604 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.471    10.075    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.332    10.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.553    10.960    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.840    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.840    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                104.880    

Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.078ns (18.548%)  route 4.734ns (81.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.419     5.567 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         2.710     8.277    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X32Y5          LUT4 (Prop_lut4_I2_O)        0.327     8.604 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.471    10.075    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.332    10.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.553    10.960    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.840    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.840    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                104.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.287%)  route 0.821ns (79.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.619     2.288    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.045     2.333 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.535    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.453    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.287%)  route 0.821ns (79.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.619     2.288    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.045     2.333 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.535    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.453    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.287%)  route 0.821ns (79.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.619     2.288    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.045     2.333 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.535    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.453    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.287%)  route 0.821ns (79.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.619     2.288    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.045     2.333 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.535    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.453    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.082    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.527ns  (logic 11.760ns (31.337%)  route 25.767ns (68.663%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.916     7.491    L_reg/M_sm_pac[7]
    SLICE_X55Y5          LUT5 (Prop_lut5_I0_O)        0.325     7.816 r  L_reg/L_41eb15a5_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.436     8.252    L_reg/L_41eb15a5_remainder0_carry_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I5_O)        0.326     8.578 f  L_reg/L_41eb15a5_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.417     9.995    L_reg/L_41eb15a5_remainder0_carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.145 f  L_reg/L_41eb15a5_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.811    10.955    L_reg/L_41eb15a5_remainder0_carry_i_19_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I3_O)        0.348    11.303 r  L_reg/L_41eb15a5_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.174    L_reg/L_41eb15a5_remainder0_carry_i_10_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.502 r  L_reg/L_41eb15a5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.502    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.052 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.052    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.166 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.166    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.388 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.208    14.596    L_reg/L_41eb15a5_remainder0[8]
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.299    14.895 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.869    15.765    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.889 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.809    16.698    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.822 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.985    17.807    L_reg/i__carry_i_16__0_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I0_O)        0.148    17.955 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.829    18.784    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I1_O)        0.350    19.134 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.943    20.077    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.405 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.560    20.965    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.472 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.472    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.586 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.586    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.920 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062    22.982    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.285 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.926    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.050 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.213    25.263    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.387 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.995    26.382    L_reg/i__carry_i_13_0
    SLICE_X61Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.506 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.828    27.334    L_reg/i__carry_i_18_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    27.458 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.802    28.260    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.150    28.410 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.834    29.243    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.102 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.102    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.341 f  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.954    31.295    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.596 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.829    32.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.549 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.315    32.864    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.988 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.536    33.523    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.647 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.950    34.598    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.152    34.750 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.155    38.905    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.682 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.682    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.001ns  (logic 11.527ns (31.154%)  route 25.474ns (68.846%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.916     7.491    L_reg/M_sm_pac[7]
    SLICE_X55Y5          LUT5 (Prop_lut5_I0_O)        0.325     7.816 r  L_reg/L_41eb15a5_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.436     8.252    L_reg/L_41eb15a5_remainder0_carry_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I5_O)        0.326     8.578 f  L_reg/L_41eb15a5_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.417     9.995    L_reg/L_41eb15a5_remainder0_carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.145 f  L_reg/L_41eb15a5_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.811    10.955    L_reg/L_41eb15a5_remainder0_carry_i_19_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I3_O)        0.348    11.303 r  L_reg/L_41eb15a5_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.174    L_reg/L_41eb15a5_remainder0_carry_i_10_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.502 r  L_reg/L_41eb15a5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.502    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.052 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.052    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.166 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.166    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.388 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.208    14.596    L_reg/L_41eb15a5_remainder0[8]
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.299    14.895 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.869    15.765    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.889 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.809    16.698    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.822 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.985    17.807    L_reg/i__carry_i_16__0_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I0_O)        0.148    17.955 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.829    18.784    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I1_O)        0.350    19.134 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.943    20.077    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.405 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.560    20.965    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.472 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.472    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.586 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.586    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.920 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062    22.982    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.285 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.926    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.050 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.213    25.263    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.387 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.995    26.382    L_reg/i__carry_i_13_0
    SLICE_X61Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.506 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.828    27.334    L_reg/i__carry_i_18_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    27.458 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.802    28.260    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.150    28.410 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.834    29.243    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.102 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.102    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.341 f  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.954    31.295    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.596 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.829    32.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.549 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    33.366    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.490 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.295    33.785    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.909 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.833    34.742    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    34.866 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.718    38.583    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.156 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.156    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.873ns  (logic 11.522ns (31.248%)  route 25.351ns (68.752%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.916     7.491    L_reg/M_sm_pac[7]
    SLICE_X55Y5          LUT5 (Prop_lut5_I0_O)        0.325     7.816 r  L_reg/L_41eb15a5_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.436     8.252    L_reg/L_41eb15a5_remainder0_carry_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I5_O)        0.326     8.578 f  L_reg/L_41eb15a5_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.417     9.995    L_reg/L_41eb15a5_remainder0_carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.145 f  L_reg/L_41eb15a5_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.811    10.955    L_reg/L_41eb15a5_remainder0_carry_i_19_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I3_O)        0.348    11.303 r  L_reg/L_41eb15a5_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.174    L_reg/L_41eb15a5_remainder0_carry_i_10_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.502 r  L_reg/L_41eb15a5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.502    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.052 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.052    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.166 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.166    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.388 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.208    14.596    L_reg/L_41eb15a5_remainder0[8]
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.299    14.895 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.869    15.765    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.889 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.809    16.698    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.822 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.985    17.807    L_reg/i__carry_i_16__0_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I0_O)        0.148    17.955 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.829    18.784    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I1_O)        0.350    19.134 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.943    20.077    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.405 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.560    20.965    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.472 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.472    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.586 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.586    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.920 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062    22.982    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.285 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.926    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.050 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.213    25.263    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.387 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.995    26.382    L_reg/i__carry_i_13_0
    SLICE_X61Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.506 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.828    27.334    L_reg/i__carry_i_18_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    27.458 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.802    28.260    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.150    28.410 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.834    29.243    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.102 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.102    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.341 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.954    31.295    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.596 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.829    32.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.549 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.315    32.864    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.988 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.536    33.523    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.647 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.950    34.598    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.124    34.722 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.739    38.460    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.029 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.029    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.860ns  (logic 11.631ns (31.554%)  route 25.229ns (68.446%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.571     7.181    L_reg/M_sm_timer[9]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.305 f  L_reg/L_41eb15a5_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.146     8.451    L_reg/L_41eb15a5_remainder0_carry_i_24__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.575 f  L_reg/L_41eb15a5_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.937    L_reg/L_41eb15a5_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.117    10.054 f  L_reg/L_41eb15a5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.737    L_reg/L_41eb15a5_remainder0_carry_i_20__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.374    11.111 r  L_reg/L_41eb15a5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.939    L_reg/L_41eb15a5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.267 r  L_reg/L_41eb15a5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.267    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.907 f  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.769    L_reg/L_41eb15a5_remainder0_3[3]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.306    14.075 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.302    15.377    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.152    15.529 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.033    16.562    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I4_O)        0.326    16.888 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.942    17.830    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.152    17.982 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.374    19.056 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.017    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.328    20.345 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.343    20.688    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.195 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.195    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.309 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.309    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.643 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.477    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.303    22.780 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.254    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.124    23.378 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.987    24.365    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.489 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.337    L_reg/i__carry_i_13__3_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.152    25.489 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.433    25.922    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.248 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.002    27.250    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.146    27.396 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.496    27.891    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.328    28.219 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.769    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.008 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.105    30.113    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.302    30.415 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.337 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.167    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I1_O)        0.124    32.291 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.088    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    33.212 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.800    34.012    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.152    34.164 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.093    38.257    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.014 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.014    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.828ns  (logic 11.401ns (30.959%)  route 25.426ns (69.041%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.571     7.181    L_reg/M_sm_timer[9]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.305 f  L_reg/L_41eb15a5_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.146     8.451    L_reg/L_41eb15a5_remainder0_carry_i_24__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.575 f  L_reg/L_41eb15a5_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.937    L_reg/L_41eb15a5_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.117    10.054 f  L_reg/L_41eb15a5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.737    L_reg/L_41eb15a5_remainder0_carry_i_20__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.374    11.111 r  L_reg/L_41eb15a5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.939    L_reg/L_41eb15a5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.267 r  L_reg/L_41eb15a5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.267    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.907 f  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.769    L_reg/L_41eb15a5_remainder0_3[3]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.306    14.075 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.302    15.377    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.152    15.529 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.033    16.562    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I4_O)        0.326    16.888 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.942    17.830    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.152    17.982 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.374    19.056 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.017    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.328    20.345 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.343    20.688    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.195 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.195    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.309 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.309    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.643 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.477    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.303    22.780 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.254    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.124    23.378 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.987    24.365    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.489 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.337    L_reg/i__carry_i_13__3_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.152    25.489 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.433    25.922    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.248 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.002    27.250    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.146    27.396 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.496    27.891    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.328    28.219 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.769    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.008 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.105    30.113    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.302    30.415 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.337 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.167    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I1_O)        0.124    32.291 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.088    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    33.212 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.159    34.371    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.124    34.495 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.930    38.426    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.981 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.981    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.567ns  (logic 11.707ns (32.015%)  route 24.860ns (67.985%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.916     7.491    L_reg/M_sm_pac[7]
    SLICE_X55Y5          LUT5 (Prop_lut5_I0_O)        0.325     7.816 r  L_reg/L_41eb15a5_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.436     8.252    L_reg/L_41eb15a5_remainder0_carry_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I5_O)        0.326     8.578 f  L_reg/L_41eb15a5_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.417     9.995    L_reg/L_41eb15a5_remainder0_carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.145 f  L_reg/L_41eb15a5_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.811    10.955    L_reg/L_41eb15a5_remainder0_carry_i_19_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I3_O)        0.348    11.303 r  L_reg/L_41eb15a5_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.174    L_reg/L_41eb15a5_remainder0_carry_i_10_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.502 r  L_reg/L_41eb15a5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.502    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.052 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.052    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.166 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.166    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.388 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.208    14.596    L_reg/L_41eb15a5_remainder0[8]
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.299    14.895 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.869    15.765    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.889 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.809    16.698    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.822 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.985    17.807    L_reg/i__carry_i_16__0_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I0_O)        0.148    17.955 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.829    18.784    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I1_O)        0.350    19.134 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.943    20.077    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.405 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.560    20.965    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.472 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.472    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.586 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.586    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.920 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062    22.982    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.285 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.926    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.050 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.213    25.263    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.387 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.995    26.382    L_reg/i__carry_i_13_0
    SLICE_X61Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.506 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.828    27.334    L_reg/i__carry_i_18_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    27.458 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.802    28.260    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.150    28.410 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.834    29.243    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.102 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.102    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.341 f  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.954    31.295    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.596 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.829    32.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.549 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.322    32.871    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.995 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    33.814    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.938 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.821    34.759    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I2_O)        0.152    34.911 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.086    37.997    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    41.722 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.722    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.391ns  (logic 11.719ns (32.203%)  route 24.672ns (67.797%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.916     7.491    L_reg/M_sm_pac[7]
    SLICE_X55Y5          LUT5 (Prop_lut5_I0_O)        0.325     7.816 r  L_reg/L_41eb15a5_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.436     8.252    L_reg/L_41eb15a5_remainder0_carry_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I5_O)        0.326     8.578 f  L_reg/L_41eb15a5_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.417     9.995    L_reg/L_41eb15a5_remainder0_carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.145 f  L_reg/L_41eb15a5_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.811    10.955    L_reg/L_41eb15a5_remainder0_carry_i_19_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I3_O)        0.348    11.303 r  L_reg/L_41eb15a5_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.174    L_reg/L_41eb15a5_remainder0_carry_i_10_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.502 r  L_reg/L_41eb15a5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.502    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.052 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.052    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.166 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.166    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.388 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.208    14.596    L_reg/L_41eb15a5_remainder0[8]
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.299    14.895 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.869    15.765    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.889 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.809    16.698    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.822 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.985    17.807    L_reg/i__carry_i_16__0_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I0_O)        0.148    17.955 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.829    18.784    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I1_O)        0.350    19.134 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.943    20.077    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.405 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.560    20.965    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.472 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.472    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.586 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.586    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.920 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062    22.982    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.285 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.926    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.050 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.213    25.263    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.387 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.995    26.382    L_reg/i__carry_i_13_0
    SLICE_X61Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.506 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.828    27.334    L_reg/i__carry_i_18_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    27.458 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.802    28.260    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.150    28.410 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.834    29.243    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.102 r  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.102    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.341 f  aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.954    31.295    aseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.596 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.829    32.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.549 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.315    32.864    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.988 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.536    33.523    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.647 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.969    34.616    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I0_O)        0.152    34.768 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.041    37.809    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    41.546 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.546    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.306ns  (logic 11.635ns (32.046%)  route 24.671ns (67.954%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.571     7.181    L_reg/M_sm_timer[9]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.305 f  L_reg/L_41eb15a5_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.146     8.451    L_reg/L_41eb15a5_remainder0_carry_i_24__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.575 f  L_reg/L_41eb15a5_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.937    L_reg/L_41eb15a5_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.117    10.054 f  L_reg/L_41eb15a5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.737    L_reg/L_41eb15a5_remainder0_carry_i_20__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.374    11.111 r  L_reg/L_41eb15a5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.939    L_reg/L_41eb15a5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.267 r  L_reg/L_41eb15a5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.267    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.907 f  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.769    L_reg/L_41eb15a5_remainder0_3[3]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.306    14.075 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.302    15.377    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.152    15.529 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.033    16.562    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I4_O)        0.326    16.888 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.942    17.830    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.152    17.982 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.374    19.056 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.017    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.328    20.345 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.343    20.688    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.195 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.195    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.309 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.309    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.643 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.477    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.303    22.780 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.254    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.124    23.378 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.987    24.365    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.489 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.337    L_reg/i__carry_i_13__3_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.152    25.489 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.433    25.922    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.248 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.002    27.250    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.146    27.396 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.496    27.891    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.328    28.219 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.769    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.008 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.105    30.113    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.302    30.415 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.337 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.593    31.930    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.124    32.054 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.465    32.518    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    32.642 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.118    33.760    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.152    33.912 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.786    37.698    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.459 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.459    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.290ns  (logic 11.399ns (31.411%)  route 24.891ns (68.589%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.571     7.181    L_reg/M_sm_timer[9]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.305 f  L_reg/L_41eb15a5_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.146     8.451    L_reg/L_41eb15a5_remainder0_carry_i_24__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.575 f  L_reg/L_41eb15a5_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.937    L_reg/L_41eb15a5_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.117    10.054 f  L_reg/L_41eb15a5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.737    L_reg/L_41eb15a5_remainder0_carry_i_20__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.374    11.111 r  L_reg/L_41eb15a5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.939    L_reg/L_41eb15a5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.267 r  L_reg/L_41eb15a5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.267    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.907 f  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.769    L_reg/L_41eb15a5_remainder0_3[3]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.306    14.075 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.302    15.377    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.152    15.529 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.033    16.562    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I4_O)        0.326    16.888 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.942    17.830    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.152    17.982 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.374    19.056 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.017    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.328    20.345 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.343    20.688    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.195 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.195    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.309 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.309    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.643 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.477    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.303    22.780 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.254    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.124    23.378 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.987    24.365    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.489 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.337    L_reg/i__carry_i_13__3_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.152    25.489 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.433    25.922    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.248 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.002    27.250    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.146    27.396 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.496    27.891    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.328    28.219 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.769    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.008 f  timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.105    30.113    timerseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.302    30.415 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.337 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.167    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I1_O)        0.124    32.291 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.088    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    33.212 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.657    33.869    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    33.993 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.897    37.890    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.444 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.444    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.280ns  (logic 12.253ns (33.774%)  route 24.027ns (66.226%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.957     7.623    L_reg/M_sm_pbc[13]
    SLICE_X54Y8          LUT2 (Prop_lut2_I1_O)        0.150     7.773 r  L_reg/L_41eb15a5_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.052     8.825    L_reg/L_41eb15a5_remainder0_carry_i_23__0_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.328     9.153 f  L_reg/L_41eb15a5_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.608     9.761    L_reg/L_41eb15a5_remainder0_carry_i_18__0_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.150     9.911 f  L_reg/L_41eb15a5_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.877    10.787    L_reg/L_41eb15a5_remainder0_carry_i_20__0_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I4_O)        0.352    11.139 r  L_reg/L_41eb15a5_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.984    L_reg/L_41eb15a5_remainder0_carry_i_10__0_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.310 r  L_reg/L_41eb15a5_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.310    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.860 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.860    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.194 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.217    14.411    L_reg/L_41eb15a5_remainder0_1[5]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.303    14.714 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.327    16.041    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.165 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.903    17.068    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.150    17.218 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.832    18.050    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I4_O)        0.360    18.410 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.840    19.250    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.352    19.602 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.609    20.212    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y6          LUT2 (Prop_lut2_I1_O)        0.326    20.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.613    21.151    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.658 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.658    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.772 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.772    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.106 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.104    23.210    L_reg/L_41eb15a5_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.303    23.513 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.306    23.819    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.943 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.835    24.778    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    24.902 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.757    25.659    L_reg/i__carry_i_13__1_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.118    25.777 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.943    26.720    L_reg/i__carry_i_23__1_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I0_O)        0.326    27.046 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.456    27.502    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.652 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    28.305    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.326    28.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.164 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.281 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.281    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.398 r  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.398    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.617 f  bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.110    30.727    bseg_driver/decimal_renderer/L_41eb15a5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.295    31.022 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    31.426    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.550 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.833    32.383    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.507 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    33.326    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I3_O)        0.124    33.450 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.159    34.609    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X63Y7          LUT4 (Prop_lut4_I2_O)        0.154    34.763 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.968    37.731    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.428 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.428    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.454ns (62.402%)  route 0.876ns (37.598%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.230     1.931    bseg_driver/ctr/S[1]
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.976 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.622    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.867 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.867    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.456ns (62.430%)  route 0.876ns (37.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.250     1.951    bseg_driver/ctr/S[0]
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.996 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.622    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.869 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.869    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.355ns (57.324%)  route 1.009ns (42.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           1.009     2.655    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.870 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.870    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.409ns (58.692%)  route 0.992ns (41.308%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.300     1.979    aseg_driver/ctr/S[1]
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.045     2.024 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.692     2.716    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.939 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.939    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.492ns (61.848%)  route 0.920ns (38.152%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.701 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.250     1.951    bseg_driver/ctr/S[0]
    SLICE_X65Y12         LUT2 (Prop_lut2_I1_O)        0.043     1.994 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.670     2.664    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.949 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.949    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.479ns (61.203%)  route 0.937ns (38.797%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.701 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.230     1.931    bseg_driver/ctr/S[1]
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.046     1.977 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.684    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.953 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.953    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.409ns (57.581%)  route 1.038ns (42.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.038     2.689    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.958 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.958    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.367ns (55.323%)  route 1.104ns (44.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  sm/D_debug_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_debug_dff_q_reg[6]/Q
                         net (fo=1, routed)           1.104     2.751    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.977 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.977    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.408ns (56.650%)  route 1.077ns (43.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.077     2.728    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.995 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.995    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.350ns (54.075%)  route 1.146ns (45.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.146     2.797    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.005 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.005    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.481ns  (logic 1.643ns (29.972%)  route 3.838ns (70.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.701     4.220    reset_cond/butt_reset_IBUF
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.344 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.138     5.481    reset_cond/M_reset_cond_in
    SLICE_X62Y18         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.509     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y18         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.481ns  (logic 1.643ns (29.972%)  route 3.838ns (70.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.701     4.220    reset_cond/butt_reset_IBUF
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.344 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.138     5.481    reset_cond/M_reset_cond_in
    SLICE_X62Y18         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.509     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y18         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.643ns (30.581%)  route 3.729ns (69.419%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.701     4.220    reset_cond/butt_reset_IBUF
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.344 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.028     5.372    reset_cond/M_reset_cond_in
    SLICE_X52Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.643ns (32.486%)  route 3.414ns (67.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.701     4.220    reset_cond/butt_reset_IBUF
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.344 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.713     5.057    reset_cond/M_reset_cond_in
    SLICE_X54Y17         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y17         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 1.641ns (38.871%)  route 2.581ns (61.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.581     4.099    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.223 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.223    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X29Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.448     4.853    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.630ns (41.550%)  route 2.293ns (58.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.293     3.800    forLoop_idx_0_327426527[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.924 r  forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.924    forLoop_idx_0_327426527[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.430     4.835    forLoop_idx_0_327426527[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.658ns (44.117%)  route 2.101ns (55.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.101     3.635    forLoop_idx_0_327426527[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.759 r  forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.759    forLoop_idx_0_327426527[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.434     4.839    forLoop_idx_0_327426527[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.757ns  (logic 1.653ns (43.998%)  route 2.104ns (56.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.104     3.633    forLoop_idx_0_327426527[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.757 r  forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.757    forLoop_idx_0_327426527[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.434     4.839    forLoop_idx_0_327426527[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 1.640ns (46.772%)  route 1.866ns (53.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.866     3.383    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.507 r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.507    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.434     4.839    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 1.639ns (50.753%)  route 1.590ns (49.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.590     3.104    forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.228 r  forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.228    forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y19         FDRE                                         r  forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.439     4.844    forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_327426527[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.313ns (32.562%)  route 0.648ns (67.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.648     0.916    forLoop_idx_0_327426527[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.961 r  forLoop_idx_0_327426527[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.961    forLoop_idx_0_327426527[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_327426527[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.828     2.018    forLoop_idx_0_327426527[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_327426527[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.327ns (33.543%)  route 0.648ns (66.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.648     0.930    forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.975    forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y19         FDRE                                         r  forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.826     2.016    forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  forLoop_idx_0_237810051[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.329ns (28.350%)  route 0.830ns (71.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.830     1.114    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.159    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.821     2.011    forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_237810051[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.341ns (27.390%)  route 0.905ns (72.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.905     1.201    forLoop_idx_0_327426527[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.246 r  forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.246    forLoop_idx_0_327426527[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.822     2.012    forLoop_idx_0_327426527[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.347ns (27.334%)  route 0.922ns (72.666%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.922     1.223    forLoop_idx_0_327426527[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.268 r  forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.268    forLoop_idx_0_327426527[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.822     2.012    forLoop_idx_0_327426527[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_327426527[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.319ns (24.061%)  route 1.006ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.006     1.280    forLoop_idx_0_327426527[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.325 r  forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.325    forLoop_idx_0_327426527[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.817     2.007    forLoop_idx_0_327426527[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_327426527[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.330ns (22.654%)  route 1.126ns (77.346%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.126     1.411    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.456 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.456    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X29Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.331ns (18.329%)  route 1.476ns (81.671%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.195     1.481    reset_cond/butt_reset_IBUF
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.281     1.808    reset_cond/M_reset_cond_in
    SLICE_X54Y17         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y17         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.331ns (17.171%)  route 1.598ns (82.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.195     1.481    reset_cond/butt_reset_IBUF
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.403     1.930    reset_cond/M_reset_cond_in
    SLICE_X52Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.019ns  (logic 0.331ns (16.412%)  route 1.687ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.195     1.481    reset_cond/butt_reset_IBUF
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.493     2.019    reset_cond/M_reset_cond_in
    SLICE_X62Y18         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y18         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





