Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:46:47 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_5_0160.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        441 |        441 |       0 |    0 | 322 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 161 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        440 |        440 |       0 |    0 | 161 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:46:57 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_5_0160.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 I_REG_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U/MODE_5.Q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.151ns (24.796%)  route 3.491ns (75.204%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.754     4.977    CLK_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  I_REG_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.478     5.455 f  I_REG_reg[36]/Q
                         net (fo=5, routed)           0.862     6.317    U/Q[36]
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.301     6.618 f  U/MODE_5.Z_i_45/O
                         net (fo=1, routed)           0.795     7.413    U/MODE_5.Z_i_45_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.537 f  U/MODE_5.Z_i_20/O
                         net (fo=1, routed)           0.432     7.969    U/MODE_5.Z_i_20_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.093 f  U/MODE_5.Z_i_4/O
                         net (fo=107, routed)         1.402     9.495    U/p_1_in[0]
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.619 r  U/MODE_5.Q[61]_i_1/O
                         net (fo=1, routed)           0.000     9.619    U/o_data[61]
    SLICE_X33Y3          FDCE                                         r  U/MODE_5.Q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.500     9.383    U/CLK
    SLICE_X33Y3          FDCE                                         r  U/MODE_5.Q_reg[61]/C
                         clock pessimism              0.455     9.838    
                         clock uncertainty           -0.035     9.803    
    SLICE_X33Y3          FDCE (Setup_fdce_C_D)        0.029     9.832    U/MODE_5.Q_reg[61]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  0.213    




