
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003685                       # Number of seconds simulated
sim_ticks                                  3685047765                       # Number of ticks simulated
final_tick                               533249427702                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132001                       # Simulator instruction rate (inst/s)
host_op_rate                                   170950                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 122820                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932148                       # Number of bytes of host memory used
host_seconds                                 30003.61                       # Real time elapsed on the host
sim_insts                                  3960505434                       # Number of instructions simulated
sim_ops                                    5129117660                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       202240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       254720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        73216                       # Number of bytes read from this memory
system.physmem.bytes_read::total               773760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       201984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            201984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1580                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1990                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6045                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1578                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1578                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       382085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64259683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       521024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54881242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       451555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     69122578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       486289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19868399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               209972855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       382085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       521024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       451555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       486289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1840953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54811773                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54811773                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54811773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       382085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64259683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       521024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54881242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       451555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     69122578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       486289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19868399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              264784628                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108346                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551443                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202947                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278078                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203559                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314489                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8851                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3205046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17078076                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108346                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518048                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086717                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        822696                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565604                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        78683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8571642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4908375     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365555      4.26%     61.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318615      3.72%     65.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343445      4.01%     69.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297608      3.47%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155674      1.82%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102258      1.19%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270771      3.16%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809341     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8571642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351740                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.932555                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3373267                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       779813                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482822                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55945                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879786                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507254                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          994                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20244267                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6360                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879786                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541372                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         408063                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        94592                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366723                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281098                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19556755                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          887                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175830                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77149                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27160732                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91174730                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91174730                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10353748                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745889                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26063                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       316825                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18431169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14784429                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29904                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6145989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18795302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8571642                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.724807                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3145871     36.70%     36.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789262     20.87%     57.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195799     13.95%     71.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       766057      8.94%     80.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       753284      8.79%     89.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442377      5.16%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338323      3.95%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74913      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65756      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8571642                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107977     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21205     13.61%     82.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26618     17.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12148643     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200937      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1582903     10.71%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850349      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14784429                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.673006                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155805                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38326207                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24580618                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14367266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14940234                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26448                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707813                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229359                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879786                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         329174                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16459                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18434505                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937016                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009259                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1738                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237642                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14523714                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1487197                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260713                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312977                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057527                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825780                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.643503                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14381900                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14367266                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9367080                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26148040                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.625800                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358233                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6195611                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7691856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.591206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3164913     41.15%     41.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041702     26.54%     67.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837808     10.89%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429272      5.58%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366853      4.77%     88.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179797      2.34%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201655      2.62%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100982      1.31%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368874      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7691856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368874                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25757920                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37750592                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883705                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131600                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131600                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65594637                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19697406                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19005242                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8836908                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3127408                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2729946                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199828                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1553283                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1493555                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6384                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3665477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17378846                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3127408                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1720014                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3583505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981130                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        449637                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1807054                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8478809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.364161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.173888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4895304     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179421      2.12%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328306      3.87%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307711      3.63%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495020      5.84%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          511968      6.04%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124100      1.46%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94250      1.11%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542729     18.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8478809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353903                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966621                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3783838                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       436019                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3465474                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14081                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779396                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345093                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19468518                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779396                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3946855                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         165216                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        49454                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3314900                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222987                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18939785                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75967                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25188058                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86255498                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86255498                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16326286                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8861646                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           599943                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2883379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10696                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       227860                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17918512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15086783                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20386                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5419714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14931683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8478809                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779352                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2957333     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1577123     18.60%     53.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1377935     16.25%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841214      9.92%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875648     10.33%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515680      6.08%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230207      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61438      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42231      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8478809                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60115     66.56%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19109     21.16%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11099     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11854387     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120355      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2569097     17.03%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541842      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15086783                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707247                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90323                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38763084                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23340482                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14597457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15177106                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37291                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       834252                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156621                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779396                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         101266                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6264                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17920718                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2883379                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638645                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224298                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14806092                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2468314                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280691                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2996850                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2235234                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528536                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675483                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14613653                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14597457                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8973706                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22000139                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.651874                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407893                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10925192                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12437006                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5483687                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200166                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7699413                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.615319                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3546640     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1637637     21.27%     67.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       907188     11.78%     79.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311764      4.05%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298743      3.88%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125307      1.63%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326738      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95402      1.24%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449994      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7699413                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10925192                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12437006                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2531119                       # Number of memory references committed
system.switch_cpus1.commit.loads              2049095                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1944038                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10864867                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170144                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449994                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25170112                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36621537                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 358099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10925192                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12437006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10925192                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.808856                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.808856                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.236314                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.236314                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68436750                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19165532                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20011773                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3063111                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2490582                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210746                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1268281                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1189205                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321408                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9001                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3070175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16984197                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3063111                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1510613                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3731229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1128431                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        772772                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1502929                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8487255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.471977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4756026     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          328266      3.87%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          263711      3.11%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          641675      7.56%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          173017      2.04%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          224038      2.64%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163029      1.92%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           90792      1.07%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1846701     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8487255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.346622                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.921931                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3212496                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       755058                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3586315                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24764                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        908613                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       522128                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4497                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20293859                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9927                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        908613                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3448899                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         161059                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       246322                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3369045                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       353309                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19572793                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3164                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146261                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       109705                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          307                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27406626                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91358915                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91358915                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16729216                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10677335                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4060                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2302                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           972195                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1825517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       929517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       205467                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18495393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3913                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14667995                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30783                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6428590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19631188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          673                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8487255                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.728238                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.888958                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3058511     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1816686     21.40%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1126476     13.27%     70.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       871322     10.27%     80.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       759830      8.95%     89.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       385168      4.54%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       336469      3.96%     98.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61927      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70866      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8487255                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86018     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17338     14.32%     85.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17719     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12215642     83.28%     83.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208291      1.42%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1455685      9.92%     94.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       786757      5.36%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14667995                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.659830                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121075                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008254                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37975096                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24927963                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14288971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14789070                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55191                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       724553                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       240941                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        908613                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          78405                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8425                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18499308                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40638                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1825517                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       929517                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2293                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       244071                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14430150                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1365469                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       237838                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2129206                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2034608                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            763737                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.632916                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14298641                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14288971                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9303124                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26268893                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.616940                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354150                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9800256                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12035811                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6463623                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210886                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7578642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.588122                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.131354                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3044890     40.18%     40.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2058472     27.16%     67.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       838931     11.07%     78.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       471257      6.22%     84.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       380565      5.02%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       152833      2.02%     91.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180932      2.39%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92407      1.22%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       358355      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7578642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9800256                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12035811                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1789533                       # Number of memory references committed
system.switch_cpus2.commit.loads              1100958                       # Number of loads committed
system.switch_cpus2.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1729220                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10844809                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245047                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       358355                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25719721                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37908161                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 349791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9800256                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12035811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9800256                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.901716                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.901716                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.108997                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.108997                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64914069                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19746270                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18734469                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3221405                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2627839                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216987                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1365094                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1257782                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          346804                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9762                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3223415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17700299                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3221405                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1604586                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3930992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1149890                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        545239                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1591112                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       105015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8629925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.543305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4698933     54.45%     54.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          259386      3.01%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          486445      5.64%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          481828      5.58%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          299220      3.47%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          238701      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151435      1.75%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          140042      1.62%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1873935     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8629925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364534                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.002966                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3363321                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       538886                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3774551                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23122                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        930038                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       542891                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21235822                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        930038                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3608945                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102968                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       102230                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3547334                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       338404                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20465555                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140336                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28730605                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95479615                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95479615                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17719455                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11011123                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3625                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           947970                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1899447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       964867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11880                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       407034                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19288249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15338239                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29575                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6554537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20074217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8629925                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777332                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892304                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2960685     34.31%     34.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1852103     21.46%     55.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1277769     14.81%     70.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       809710      9.38%     79.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       843473      9.77%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       414061      4.80%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       322753      3.74%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        74215      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75156      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8629925                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          95804     72.45%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18727     14.16%     86.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17706     13.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12833545     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       205959      1.34%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1746      0.01%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1483926      9.67%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       813063      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15338239                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.735675                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             132237                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008621                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39468211                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25846314                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14988707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15470476                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        48378                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       743883                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232731                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        930038                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          53091                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9376                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19291744                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38637                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1899447                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       964867                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1746                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       135084                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       256444                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15135460                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1416422                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       202775                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2211504                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2145107                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            795082                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.712728                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14993632                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14988707                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9555665                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27422068                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.696122                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348466                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10320743                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12708351                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6583456                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       219385                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7699887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.650459                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145379                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2929483     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2151971     27.95%     65.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       894356     11.62%     77.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       444538      5.77%     83.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       447194      5.81%     89.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       181810      2.36%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185227      2.41%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        97598      1.27%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       367710      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7699887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10320743                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12708351                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1887699                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155564                       # Number of loads committed
system.switch_cpus3.commit.membars               1746                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1834335                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11449328                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       262141                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       367710                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26623984                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39514291                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 207121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10320743                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12708351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10320743                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856241                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856241                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.167895                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.167895                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67992644                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20822205                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19503407                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3492                       # number of misc regfile writes
system.l20.replacements                          1861                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598632                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10053                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.547598                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.899383                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.963662                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   945.649269                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7211.487687                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001338                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115436                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880309                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8017                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8017                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1811                       # number of Writeback hits
system.l20.Writeback_hits::total                 1811                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8017                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8017                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8017                       # number of overall hits
system.l20.overall_hits::total                   8017                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1850                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1861                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1850                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1861                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1850                       # number of overall misses
system.l20.overall_misses::total                 1861                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    307556032                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      308632917                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    307556032                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       308632917                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    307556032                       # number of overall miss cycles
system.l20.overall_miss_latency::total      308632917                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9867                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9878                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1811                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1811                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9867                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9878                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9867                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9878                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187494                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.188398                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187494                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.188398                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187494                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.188398                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166246.503784                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165842.513165                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166246.503784                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165842.513165                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166246.503784                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165842.513165                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 497                       # number of writebacks
system.l20.writebacks::total                      497                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1850                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1861                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1861                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1861                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    286496389                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    287448644                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    286496389                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    287448644                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    286496389                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    287448644                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.188398                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.188398                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.188398                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154862.912973                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154459.239119                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154862.912973                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154459.239119                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154862.912973                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154459.239119                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1595                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          147433                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9787                       # Sample count of references to valid blocks.
system.l21.avg_refs                         15.064167                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          209.013390                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.938038                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   821.786182                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7146.262390                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025514                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001823                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.100316                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.872346                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3831                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3831                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1046                       # number of Writeback hits
system.l21.Writeback_hits::total                 1046                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3831                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3831                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3831                       # number of overall hits
system.l21.overall_hits::total                   3831                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1581                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1596                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1581                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1596                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1581                       # number of overall misses
system.l21.overall_misses::total                 1596                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    219195202                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      221305457                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    219195202                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       221305457                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    219195202                       # number of overall miss cycles
system.l21.overall_miss_latency::total      221305457                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5412                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5427                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1046                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1046                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5412                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5427                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5412                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5427                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.292129                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294085                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.292129                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294085                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.292129                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294085                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138643.391524                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 138662.567043                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138643.391524                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 138662.567043                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138643.391524                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 138662.567043                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 285                       # number of writebacks
system.l21.writebacks::total                      285                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1581                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1596                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1581                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1596                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1581                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1596                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    200422716                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    202355521                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    200422716                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    202355521                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    200422716                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    202355521                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294085                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294085                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294085                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126769.586338                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126789.173559                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126769.586338                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126789.173559                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126769.586338                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126789.173559                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2003                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          674185                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10195                       # Sample count of references to valid blocks.
system.l22.avg_refs                         66.128985                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 206                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.383798                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   979.261317                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6994.354885                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025146                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001512                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.119539                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.853803                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         5269                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5269                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1972                       # number of Writeback hits
system.l22.Writeback_hits::total                 1972                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         5269                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5269                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         5269                       # number of overall hits
system.l22.overall_hits::total                   5269                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1990                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2003                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1990                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2003                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1990                       # number of overall misses
system.l22.overall_misses::total                 2003                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1738194                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    323967937                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      325706131                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1738194                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    323967937                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       325706131                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1738194                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    323967937                       # number of overall miss cycles
system.l22.overall_miss_latency::total      325706131                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7259                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7272                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1972                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1972                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7259                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7272                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7259                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7272                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.274142                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.275440                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.274142                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.275440                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.274142                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.275440                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162797.958291                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162609.151772                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162797.958291                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162609.151772                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162797.958291                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162609.151772                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 407                       # number of writebacks
system.l22.writebacks::total                      407                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1990                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2003                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1990                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2003                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1990                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2003                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    301304204                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    302894075                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    301304204                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    302894075                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    301304204                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    302894075                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274142                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.275440                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.274142                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.275440                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.274142                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.275440                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151409.147739                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151220.207189                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151409.147739                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151220.207189                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151409.147739                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151220.207189                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           586                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          320279                       # Total number of references to valid blocks.
system.l23.sampled_refs                          8778                       # Sample count of references to valid blocks.
system.l23.avg_refs                         36.486557                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 270                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.977666                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   288.020962                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7620.001372                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.032959                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001706                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.035159                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.930176                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3521                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3521                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1063                       # number of Writeback hits
system.l23.Writeback_hits::total                 1063                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3521                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3521                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3521                       # number of overall hits
system.l23.overall_hits::total                   3521                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          572                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  586                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          572                       # number of demand (read+write) misses
system.l23.demand_misses::total                   586                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          572                       # number of overall misses
system.l23.overall_misses::total                  586                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1958162                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     90649406                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       92607568                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1958162                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     90649406                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        92607568                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1958162                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     90649406                       # number of overall miss cycles
system.l23.overall_miss_latency::total       92607568                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4093                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4107                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1063                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1063                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4093                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4107                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4093                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4107                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.139751                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.142683                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.139751                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.142683                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.139751                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.142683                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 139868.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 158477.982517                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 158033.392491                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 139868.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 158477.982517                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 158033.392491                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 139868.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 158477.982517                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 158033.392491                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 389                       # number of writebacks
system.l23.writebacks::total                      389                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          572                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             586                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          572                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              586                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          572                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             586                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1798288                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     84109805                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     85908093                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1798288                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     84109805                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     85908093                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1798288                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     84109805                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     85908093                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.139751                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.142683                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.139751                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.142683                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.139751                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.142683                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 128449.142857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147045.113636                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 146600.841297                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 128449.142857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 147045.113636                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 146600.841297                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 128449.142857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 147045.113636                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 146600.841297                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.963628                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573254                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.303085                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.963628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017570                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882955                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565593                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565593                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565593                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565593                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565593                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565593                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9867                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470927                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10123                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17235.100958                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.812782                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.187218                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897706                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102294                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1169153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1169153                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945830                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945830                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945830                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37903                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37918                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37918                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37918                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37918                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1832143867                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1832143867                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1833639325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1833639325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1833639325                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1833639325                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983748                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983748                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983748                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983748                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031401                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031401                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019114                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019114                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019114                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019114                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48337.700631                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48337.700631                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48358.017960                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48358.017960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48358.017960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48358.017960                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1811                       # number of writebacks
system.cpu0.dcache.writebacks::total             1811                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28036                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28036                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28051                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28051                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9867                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9867                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    375236641                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    375236641                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    375236641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    375236641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    375236641                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    375236641                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38029.455863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38029.455863                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38029.455863                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38029.455863                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38029.455863                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38029.455863                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.937985                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913273028                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685005.586716                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.937985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023939                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868490                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1807038                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1807038                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1807038                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1807038                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1807038                       # number of overall hits
system.cpu1.icache.overall_hits::total        1807038                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1807054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1807054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1807054                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1807054                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1807054                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1807054                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5411                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207687091                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5667                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36648.507323                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.904301                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.095699                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780876                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219124                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2235864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2235864                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2715686                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2715686                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2715686                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2715686                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17068                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17068                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17068                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17068                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17068                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1414956112                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1414956112                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1414956112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1414956112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1414956112                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1414956112                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2252932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2252932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2732754                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2732754                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2732754                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2732754                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007576                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007576                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 82901.108038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82901.108038                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 82901.108038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82901.108038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 82901.108038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82901.108038                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu1.dcache.writebacks::total             1046                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11656                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11656                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11656                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5412                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5412                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    247370814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    247370814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    247370814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    247370814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    247370814                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    247370814                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001980                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001980                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45707.837029                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45707.837029                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 45707.837029                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45707.837029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 45707.837029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45707.837029                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.969538                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006583668                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029402.556452                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.969538                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020785                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1502913                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1502913                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1502913                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1502913                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1502913                       # number of overall hits
system.cpu2.icache.overall_hits::total        1502913                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2046906                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2046906                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1502929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1502929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1502929                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1502929                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1502929                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1502929                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7259                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165459428                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7515                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22017.222621                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.979694                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.020306                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878827                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121173                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1036707                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1036707                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       685335                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        685335                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2206                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2206                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1722042                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1722042                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1722042                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1722042                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15872                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15872                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15872                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15872                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15872                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1069968025                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1069968025                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1069968025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1069968025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1069968025                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1069968025                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1052579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1052579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       685335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       685335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1737914                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1737914                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1737914                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1737914                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015079                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015079                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009133                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009133                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009133                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009133                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67412.299962                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67412.299962                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67412.299962                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67412.299962                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67412.299962                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67412.299962                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1972                       # number of writebacks
system.cpu2.dcache.writebacks::total             1972                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8613                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8613                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8613                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8613                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8613                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8613                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7259                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7259                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7259                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7259                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    366345643                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    366345643                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    366345643                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    366345643                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    366345643                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    366345643                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50467.783855                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50467.783855                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 50467.783855                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50467.783855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 50467.783855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50467.783855                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.977618                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004550969                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169656.520518                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.977618                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022400                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1591095                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1591095                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1591095                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1591095                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1591095                       # number of overall hits
system.cpu3.icache.overall_hits::total        1591095                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2489513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2489513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2489513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2489513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2489513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2489513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1591112                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1591112                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1591112                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1591112                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1591112                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1591112                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 146441.941176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 146441.941176                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 146441.941176                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 146441.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 146441.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 146441.941176                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1989832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1989832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1989832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1989832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1989832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1989832                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142130.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 142130.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4093                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153912438                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4349                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35390.305358                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.243788                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.756212                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864234                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135766                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1080477                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1080477                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       728705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        728705                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1746                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1746                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1809182                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1809182                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1809182                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1809182                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10574                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10574                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10574                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10574                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10574                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10574                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    582215906                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    582215906                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    582215906                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    582215906                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    582215906                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    582215906                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1091051                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1091051                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       728705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       728705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1746                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1746                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1819756                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1819756                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1819756                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1819756                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009692                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005811                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005811                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005811                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005811                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55061.084358                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55061.084358                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 55061.084358                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55061.084358                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 55061.084358                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55061.084358                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1063                       # number of writebacks
system.cpu3.dcache.writebacks::total             1063                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6481                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6481                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6481                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6481                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6481                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6481                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4093                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4093                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4093                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4093                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4093                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4093                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    113873755                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    113873755                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    113873755                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    113873755                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    113873755                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    113873755                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002249                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002249                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27821.586856                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27821.586856                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27821.586856                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27821.586856                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27821.586856                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27821.586856                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
