{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500
                }
            }
        },
      "AVG":
        {
          "hint":
            [
              {
                "title": "Matching between your loop (in the source code) and the binary loop",
                "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop is loading 40 bytes.\nThe binary loop is storing 8 bytes."
              }
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 19\nloop length        : 76\nnb stack references: 0\n"
              },
              {
                "title": "Front-end",
                "txt": "FIT IN UOP CACHE\nfront end: 2.38 cycles\n"
              },
              {
                "title": "Back-end",
                "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9   | P10  | P11  | P12  | P13  | P14  | P15  | P16\n-----------------------------------------------------------------------------------------------------------------------------\nuops   | 1.50 | 1.50 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 0.00 | 0.00 | 0.00 | 0.00 | 1.83 | 1.50 | 1.67 | 0.50 | 0.50\ncycles | 1.50 | 1.50 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 0.00 | 0.00 | 0.00 | 0.00 | 1.83 | 1.50 | 1.67 | 0.50 | 0.50\n\nExecution ports to units layout:\n - P0: BRU\n - P1: BRU\n - P2: ALU\n - P3: ALU\n - P4: ALU\n - P5: ALU\n - P6: ALU\n - P7: ALU\n - P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT\n - P9 (128 bits): VPU, ALU, FP store data\n - P10 (128 bits): VPU, ALU, DIV/SQRT\n - P11 (128 bits): ALU, VPU\n - P12 (256 bits): store address, load\n - P13 (256 bits): store address, load\n - P14 (256 bits): load\n - P15 (64 bits): store data\n - P16 (64 bits): store data\n\nCycles executing div or sqrt instructions: NA\n"
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 2.38\nOverall L1: 2.38\n"
              },
              {
                "title": "Vectorization ratios",
                "txt": "all     : 0%\nload    : 0%\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n"
              },
              {
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 2.38 cycles. At this rate:\n - 17% of peak load performance is reached (16.84 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 7% of peak store performance is reached (3.37 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))\n"
              },
              {
                "title": "ASM code",
                "txt": "In the binary file, the address of the loop is: 40211c\n\nInstruction                                                                                                                                                            | Nb FU | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8 | P9 | P10 | P11 | P12  | P13  | P14  | P15  | P16  | Latency | Recip. throughput | Vectorization\n---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nLDR X3, [X19, X2,LSL #3]                                                                                                                                               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | scal (50.0%)\nADD X2, X2, #1                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | N/A\nMOVZ X1, #22144                                                                                                                                                        | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nMOVK X1, #40236                                                                                                                                                        | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nMOVZ X0, #61382                                                                                                                                                        | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nSTR X2, [X19, #4992]                                                                                                                                                   | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 1       | 0.50              | scal (50.0%)\nLDR X19, [SP, #16]                                                                                                                                                     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | N/A\nLDP X29, X30, [SP], #32                                                                                                                                                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.50              | scal (100.0%)\nUBFM X2, X3, #11, #42                                                                                                                                                  | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | N/A\nEOR X2, X2, X3                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | N/A\nAND X1, X1, X2,LSL #7                                                                                                                                                  | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nEOR X1, X1, X2                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nAND X0, X0, X1,LSL #15                                                                                                                                                 | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nEOR X0, X0, X1                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nEOR X0, X0, X0,LSR #18                                                                                                                                                 | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nRET                                                                                                                                                                    | 1     | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nBL 401f80 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv> | 1     | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nLDR X2, [X19, #4992]                                                                                                                                                   | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | N/A\nB 4020dc <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv+0x1c>        | 1     | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\n"
              }
            ],
          "header":
            [
            "Warnings:\nget_path_cqa_results:\n - Detected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.\n",
            "0% of peak computational performance is used (0.00 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))"
            ],
          "brief":
            [

            ],
          "gain":
            [
              {
                "workaround": " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nC storage order is row-major: for(i) for(j) a[j][i] = b[j][i]; (slow, non stride 1) => for(i) for(j) a[i][j] = b[i][j]; (fast, stride 1)<<image_row_maj>>\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\nfor(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)\n",
                "details": "All VPU instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                "title": "Vectorization",
                "txt": "Your loop is not vectorized.\nOnly 54% of vector register length is used (average across all VPU instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 2.38 to 1.94 cycles (1.23x speedup)."
              }
            ],
          "potential":
            [
              {
                "title": "Expensive FP math instructions/calls",
                "txt": "Detected performance impact from expensive FP math instructions/calls.\nBy removing/reexpressing them, you can lower the cost of an iteration from 2.38 to 0.50 cycles (4.75x speedup)."
              }
            ]
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "title": "Matching between your loop (in the source code) and the binary loop",
                  "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop is loading 40 bytes.\nThe binary loop is storing 8 bytes."
                }
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 19\nloop length        : 76\nnb stack references: 0\n"
                },
                {
                  "title": "Front-end",
                  "txt": "FIT IN UOP CACHE\nfront end: 2.38 cycles\n"
                },
                {
                  "title": "Back-end",
                  "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9   | P10  | P11  | P12  | P13  | P14  | P15  | P16\n-----------------------------------------------------------------------------------------------------------------------------\nuops   | 1.50 | 1.50 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 0.00 | 0.00 | 0.00 | 0.00 | 1.83 | 1.50 | 1.67 | 0.50 | 0.50\ncycles | 1.50 | 1.50 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 2.00 | 0.00 | 0.00 | 0.00 | 0.00 | 1.83 | 1.50 | 1.67 | 0.50 | 0.50\n\nExecution ports to units layout:\n - P0: BRU\n - P1: BRU\n - P2: ALU\n - P3: ALU\n - P4: ALU\n - P5: ALU\n - P6: ALU\n - P7: ALU\n - P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT\n - P9 (128 bits): VPU, ALU, FP store data\n - P10 (128 bits): VPU, ALU, DIV/SQRT\n - P11 (128 bits): ALU, VPU\n - P12 (256 bits): store address, load\n - P13 (256 bits): store address, load\n - P14 (256 bits): load\n - P15 (64 bits): store data\n - P16 (64 bits): store data\n\nCycles executing div or sqrt instructions: NA\n"
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 2.38\nOverall L1: 2.38\n"
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "all     : 0%\nload    : 0%\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n"
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 2.38 cycles. At this rate:\n - 17% of peak load performance is reached (16.84 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 7% of peak store performance is reached (3.37 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))\n"
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the loop is: 40211c\n\nInstruction                                                                                                                                                            | Nb FU | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8 | P9 | P10 | P11 | P12  | P13  | P14  | P15  | P16  | Latency | Recip. throughput | Vectorization\n---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nLDR X3, [X19, X2,LSL #3]                                                                                                                                               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | scal (50.0%)\nADD X2, X2, #1                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | N/A\nMOVZ X1, #22144                                                                                                                                                        | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nMOVK X1, #40236                                                                                                                                                        | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nMOVZ X0, #61382                                                                                                                                                        | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nSTR X2, [X19, #4992]                                                                                                                                                   | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 1       | 0.50              | scal (50.0%)\nLDR X19, [SP, #16]                                                                                                                                                     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | N/A\nLDP X29, X30, [SP], #32                                                                                                                                                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.50              | scal (100.0%)\nUBFM X2, X3, #11, #42                                                                                                                                                  | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | N/A\nEOR X2, X2, X3                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | N/A\nAND X1, X1, X2,LSL #7                                                                                                                                                  | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nEOR X1, X1, X2                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nAND X0, X0, X1,LSL #15                                                                                                                                                 | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nEOR X0, X0, X1                                                                                                                                                         | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nEOR X0, X0, X0,LSR #18                                                                                                                                                 | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nRET                                                                                                                                                                    | 1     | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nBL 401f80 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv> | 1     | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nLDR X2, [X19, #4992]                                                                                                                                                   | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | N/A\nB 4020dc <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv+0x1c>        | 1     | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\n"
                }
              ],
            "header":
              [
              "Warnings:\nget_path_cqa_results:\n - Detected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.\n",
              "0% of peak computational performance is used (0.00 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))"
              ],
            "brief":
              [

              ],
            "gain":
              [
                {
                  "workaround": " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nC storage order is row-major: for(i) for(j) a[j][i] = b[j][i]; (slow, non stride 1) => for(i) for(j) a[i][j] = b[i][j]; (fast, stride 1)<<image_row_maj>>\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\nfor(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)\n",
                  "details": "All VPU instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your loop is not vectorized.\nOnly 54% of vector register length is used (average across all VPU instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 2.38 to 1.94 cycles (1.23x speedup)."
                }
              ],
            "potential":
              [
                {
                  "title": "Expensive FP math instructions/calls",
                  "txt": "Detected performance impact from expensive FP math instructions/calls.\nBy removing/reexpressing them, you can lower the cost of an iteration from 2.38 to 0.50 cycles (4.75x speedup)."
                }
              ]
          }
        ],
      "common":
        {
          "header":
            [
            "The loop is defined in /tools/acfl/24.10/gcc-14.2.0_AmazonLinux-2/include/c++/14.2.0/bits/random.tcc:459-469.\n",
            "The related source loop is not unrolled or unrolled with no peel/tail loop.",
            "Warnings:\n - get_cqa_results:\n  * Ignoring paths for analysis\n  * Failed to get the number of paths\n - metrics:\n  * RecMII not computed since number of paths is unknown or > max_paths\n  * Streams not analyzed since number of paths is unknown or > max_paths\n"
            ]
        }
    }
}
