

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_43_3'
================================================================
* Date:           Mon Jan 26 23:35:45 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|    1576|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1576|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_1067_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln45_fu_1077_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln47_1_fu_1564_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln47_fu_1558_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln47_fu_1592_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_1061_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln47_1_fu_1612_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln47_fu_1604_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_1_fu_1598_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln47_fu_1586_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 169|          83|         125|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |empty_fu_310             |   9|          2|   24|         48|
    |j_1_fu_314               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_310             |  24|   0|   24|          0|
    |j_1_fu_314               |   7|   0|    7|          0|
    |row_buf_10_fu_358        |  24|   0|   24|          0|
    |row_buf_11_fu_362        |  24|   0|   24|          0|
    |row_buf_12_fu_366        |  24|   0|   24|          0|
    |row_buf_13_fu_370        |  24|   0|   24|          0|
    |row_buf_14_fu_374        |  24|   0|   24|          0|
    |row_buf_15_fu_378        |  24|   0|   24|          0|
    |row_buf_16_fu_382        |  24|   0|   24|          0|
    |row_buf_17_fu_386        |  24|   0|   24|          0|
    |row_buf_18_fu_390        |  24|   0|   24|          0|
    |row_buf_19_fu_394        |  24|   0|   24|          0|
    |row_buf_1_fu_322         |  24|   0|   24|          0|
    |row_buf_20_fu_398        |  24|   0|   24|          0|
    |row_buf_21_fu_402        |  24|   0|   24|          0|
    |row_buf_22_fu_406        |  24|   0|   24|          0|
    |row_buf_23_fu_410        |  24|   0|   24|          0|
    |row_buf_24_fu_414        |  24|   0|   24|          0|
    |row_buf_25_fu_418        |  24|   0|   24|          0|
    |row_buf_26_fu_422        |  24|   0|   24|          0|
    |row_buf_27_fu_426        |  24|   0|   24|          0|
    |row_buf_28_fu_430        |  24|   0|   24|          0|
    |row_buf_29_fu_434        |  24|   0|   24|          0|
    |row_buf_2_fu_326         |  24|   0|   24|          0|
    |row_buf_30_fu_438        |  24|   0|   24|          0|
    |row_buf_31_fu_442        |  24|   0|   24|          0|
    |row_buf_32_fu_446        |  24|   0|   24|          0|
    |row_buf_33_fu_450        |  24|   0|   24|          0|
    |row_buf_34_fu_454        |  24|   0|   24|          0|
    |row_buf_35_fu_458        |  24|   0|   24|          0|
    |row_buf_36_fu_462        |  24|   0|   24|          0|
    |row_buf_37_fu_466        |  24|   0|   24|          0|
    |row_buf_38_fu_470        |  24|   0|   24|          0|
    |row_buf_39_fu_474        |  24|   0|   24|          0|
    |row_buf_3_fu_330         |  24|   0|   24|          0|
    |row_buf_40_fu_478        |  24|   0|   24|          0|
    |row_buf_41_fu_482        |  24|   0|   24|          0|
    |row_buf_42_fu_486        |  24|   0|   24|          0|
    |row_buf_43_fu_490        |  24|   0|   24|          0|
    |row_buf_44_fu_494        |  24|   0|   24|          0|
    |row_buf_45_fu_498        |  24|   0|   24|          0|
    |row_buf_46_fu_502        |  24|   0|   24|          0|
    |row_buf_47_fu_506        |  24|   0|   24|          0|
    |row_buf_48_fu_510        |  24|   0|   24|          0|
    |row_buf_49_fu_514        |  24|   0|   24|          0|
    |row_buf_4_fu_334         |  24|   0|   24|          0|
    |row_buf_50_fu_518        |  24|   0|   24|          0|
    |row_buf_51_fu_522        |  24|   0|   24|          0|
    |row_buf_52_fu_526        |  24|   0|   24|          0|
    |row_buf_53_fu_530        |  24|   0|   24|          0|
    |row_buf_54_fu_534        |  24|   0|   24|          0|
    |row_buf_55_fu_538        |  24|   0|   24|          0|
    |row_buf_56_fu_542        |  24|   0|   24|          0|
    |row_buf_57_fu_546        |  24|   0|   24|          0|
    |row_buf_58_fu_550        |  24|   0|   24|          0|
    |row_buf_59_fu_554        |  24|   0|   24|          0|
    |row_buf_5_fu_338         |  24|   0|   24|          0|
    |row_buf_60_fu_558        |  24|   0|   24|          0|
    |row_buf_61_fu_562        |  24|   0|   24|          0|
    |row_buf_62_fu_566        |  24|   0|   24|          0|
    |row_buf_63_fu_570        |  24|   0|   24|          0|
    |row_buf_6_fu_342         |  24|   0|   24|          0|
    |row_buf_7_fu_346         |  24|   0|   24|          0|
    |row_buf_8_fu_350         |  24|   0|   24|          0|
    |row_buf_9_fu_354         |  24|   0|   24|          0|
    |row_buf_fu_318           |  24|   0|   24|          0|
    |trunc_ln43_reg_2292      |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1576|   0| 1576|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_43_3|  return value|
|zext_ln45              |   in|   14|     ap_none|                            zext_ln45|        scalar|
|A_address0             |  out|   14|   ap_memory|                                    A|         array|
|A_ce0                  |  out|    1|   ap_memory|                                    A|         array|
|A_q0                   |   in|   24|   ap_memory|                                    A|         array|
|row_buf_63_out         |  out|   24|      ap_vld|                       row_buf_63_out|       pointer|
|row_buf_63_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_63_out|       pointer|
|row_buf_62_out         |  out|   24|      ap_vld|                       row_buf_62_out|       pointer|
|row_buf_62_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_62_out|       pointer|
|row_buf_61_out         |  out|   24|      ap_vld|                       row_buf_61_out|       pointer|
|row_buf_61_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_61_out|       pointer|
|row_buf_60_out         |  out|   24|      ap_vld|                       row_buf_60_out|       pointer|
|row_buf_60_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_60_out|       pointer|
|row_buf_59_out         |  out|   24|      ap_vld|                       row_buf_59_out|       pointer|
|row_buf_59_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_59_out|       pointer|
|row_buf_58_out         |  out|   24|      ap_vld|                       row_buf_58_out|       pointer|
|row_buf_58_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_58_out|       pointer|
|row_buf_57_out         |  out|   24|      ap_vld|                       row_buf_57_out|       pointer|
|row_buf_57_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_57_out|       pointer|
|row_buf_56_out         |  out|   24|      ap_vld|                       row_buf_56_out|       pointer|
|row_buf_56_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_56_out|       pointer|
|row_buf_55_out         |  out|   24|      ap_vld|                       row_buf_55_out|       pointer|
|row_buf_55_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_55_out|       pointer|
|row_buf_54_out         |  out|   24|      ap_vld|                       row_buf_54_out|       pointer|
|row_buf_54_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_54_out|       pointer|
|row_buf_53_out         |  out|   24|      ap_vld|                       row_buf_53_out|       pointer|
|row_buf_53_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_53_out|       pointer|
|row_buf_52_out         |  out|   24|      ap_vld|                       row_buf_52_out|       pointer|
|row_buf_52_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_52_out|       pointer|
|row_buf_51_out         |  out|   24|      ap_vld|                       row_buf_51_out|       pointer|
|row_buf_51_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_51_out|       pointer|
|row_buf_50_out         |  out|   24|      ap_vld|                       row_buf_50_out|       pointer|
|row_buf_50_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_50_out|       pointer|
|row_buf_49_out         |  out|   24|      ap_vld|                       row_buf_49_out|       pointer|
|row_buf_49_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_49_out|       pointer|
|row_buf_48_out         |  out|   24|      ap_vld|                       row_buf_48_out|       pointer|
|row_buf_48_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_48_out|       pointer|
|row_buf_47_out         |  out|   24|      ap_vld|                       row_buf_47_out|       pointer|
|row_buf_47_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_47_out|       pointer|
|row_buf_46_out         |  out|   24|      ap_vld|                       row_buf_46_out|       pointer|
|row_buf_46_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_46_out|       pointer|
|row_buf_45_out         |  out|   24|      ap_vld|                       row_buf_45_out|       pointer|
|row_buf_45_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_45_out|       pointer|
|row_buf_44_out         |  out|   24|      ap_vld|                       row_buf_44_out|       pointer|
|row_buf_44_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_44_out|       pointer|
|row_buf_43_out         |  out|   24|      ap_vld|                       row_buf_43_out|       pointer|
|row_buf_43_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_43_out|       pointer|
|row_buf_42_out         |  out|   24|      ap_vld|                       row_buf_42_out|       pointer|
|row_buf_42_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_42_out|       pointer|
|row_buf_41_out         |  out|   24|      ap_vld|                       row_buf_41_out|       pointer|
|row_buf_41_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_41_out|       pointer|
|row_buf_40_out         |  out|   24|      ap_vld|                       row_buf_40_out|       pointer|
|row_buf_40_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_40_out|       pointer|
|row_buf_39_out         |  out|   24|      ap_vld|                       row_buf_39_out|       pointer|
|row_buf_39_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_39_out|       pointer|
|row_buf_38_out         |  out|   24|      ap_vld|                       row_buf_38_out|       pointer|
|row_buf_38_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_38_out|       pointer|
|row_buf_37_out         |  out|   24|      ap_vld|                       row_buf_37_out|       pointer|
|row_buf_37_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_37_out|       pointer|
|row_buf_36_out         |  out|   24|      ap_vld|                       row_buf_36_out|       pointer|
|row_buf_36_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_36_out|       pointer|
|row_buf_35_out         |  out|   24|      ap_vld|                       row_buf_35_out|       pointer|
|row_buf_35_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_35_out|       pointer|
|row_buf_34_out         |  out|   24|      ap_vld|                       row_buf_34_out|       pointer|
|row_buf_34_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_34_out|       pointer|
|row_buf_33_out         |  out|   24|      ap_vld|                       row_buf_33_out|       pointer|
|row_buf_33_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_33_out|       pointer|
|row_buf_32_out         |  out|   24|      ap_vld|                       row_buf_32_out|       pointer|
|row_buf_32_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_32_out|       pointer|
|row_buf_31_out         |  out|   24|      ap_vld|                       row_buf_31_out|       pointer|
|row_buf_31_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_31_out|       pointer|
|row_buf_30_out         |  out|   24|      ap_vld|                       row_buf_30_out|       pointer|
|row_buf_30_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_30_out|       pointer|
|row_buf_29_out         |  out|   24|      ap_vld|                       row_buf_29_out|       pointer|
|row_buf_29_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_29_out|       pointer|
|row_buf_28_out         |  out|   24|      ap_vld|                       row_buf_28_out|       pointer|
|row_buf_28_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_28_out|       pointer|
|row_buf_27_out         |  out|   24|      ap_vld|                       row_buf_27_out|       pointer|
|row_buf_27_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_27_out|       pointer|
|row_buf_26_out         |  out|   24|      ap_vld|                       row_buf_26_out|       pointer|
|row_buf_26_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_26_out|       pointer|
|row_buf_25_out         |  out|   24|      ap_vld|                       row_buf_25_out|       pointer|
|row_buf_25_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_25_out|       pointer|
|row_buf_24_out         |  out|   24|      ap_vld|                       row_buf_24_out|       pointer|
|row_buf_24_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_24_out|       pointer|
|row_buf_23_out         |  out|   24|      ap_vld|                       row_buf_23_out|       pointer|
|row_buf_23_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_23_out|       pointer|
|row_buf_22_out         |  out|   24|      ap_vld|                       row_buf_22_out|       pointer|
|row_buf_22_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_22_out|       pointer|
|row_buf_21_out         |  out|   24|      ap_vld|                       row_buf_21_out|       pointer|
|row_buf_21_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_21_out|       pointer|
|row_buf_20_out         |  out|   24|      ap_vld|                       row_buf_20_out|       pointer|
|row_buf_20_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_20_out|       pointer|
|row_buf_19_out         |  out|   24|      ap_vld|                       row_buf_19_out|       pointer|
|row_buf_19_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_19_out|       pointer|
|row_buf_18_out         |  out|   24|      ap_vld|                       row_buf_18_out|       pointer|
|row_buf_18_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_18_out|       pointer|
|row_buf_17_out         |  out|   24|      ap_vld|                       row_buf_17_out|       pointer|
|row_buf_17_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_17_out|       pointer|
|row_buf_16_out         |  out|   24|      ap_vld|                       row_buf_16_out|       pointer|
|row_buf_16_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_16_out|       pointer|
|row_buf_15_out         |  out|   24|      ap_vld|                       row_buf_15_out|       pointer|
|row_buf_15_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_15_out|       pointer|
|row_buf_14_out         |  out|   24|      ap_vld|                       row_buf_14_out|       pointer|
|row_buf_14_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_14_out|       pointer|
|row_buf_13_out         |  out|   24|      ap_vld|                       row_buf_13_out|       pointer|
|row_buf_13_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_13_out|       pointer|
|row_buf_12_out         |  out|   24|      ap_vld|                       row_buf_12_out|       pointer|
|row_buf_12_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_12_out|       pointer|
|row_buf_11_out         |  out|   24|      ap_vld|                       row_buf_11_out|       pointer|
|row_buf_11_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_11_out|       pointer|
|row_buf_10_out         |  out|   24|      ap_vld|                       row_buf_10_out|       pointer|
|row_buf_10_out_ap_vld  |  out|    1|      ap_vld|                       row_buf_10_out|       pointer|
|row_buf_9_out          |  out|   24|      ap_vld|                        row_buf_9_out|       pointer|
|row_buf_9_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_9_out|       pointer|
|row_buf_8_out          |  out|   24|      ap_vld|                        row_buf_8_out|       pointer|
|row_buf_8_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_8_out|       pointer|
|row_buf_7_out          |  out|   24|      ap_vld|                        row_buf_7_out|       pointer|
|row_buf_7_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_7_out|       pointer|
|row_buf_6_out          |  out|   24|      ap_vld|                        row_buf_6_out|       pointer|
|row_buf_6_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_6_out|       pointer|
|row_buf_5_out          |  out|   24|      ap_vld|                        row_buf_5_out|       pointer|
|row_buf_5_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_5_out|       pointer|
|row_buf_4_out          |  out|   24|      ap_vld|                        row_buf_4_out|       pointer|
|row_buf_4_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_4_out|       pointer|
|row_buf_3_out          |  out|   24|      ap_vld|                        row_buf_3_out|       pointer|
|row_buf_3_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_3_out|       pointer|
|row_buf_2_out          |  out|   24|      ap_vld|                        row_buf_2_out|       pointer|
|row_buf_2_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_2_out|       pointer|
|row_buf_1_out          |  out|   24|      ap_vld|                        row_buf_1_out|       pointer|
|row_buf_1_out_ap_vld   |  out|    1|      ap_vld|                        row_buf_1_out|       pointer|
|row_buf_out            |  out|   24|      ap_vld|                          row_buf_out|       pointer|
|row_buf_out_ap_vld     |  out|    1|      ap_vld|                          row_buf_out|       pointer|
|p_out                  |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                                p_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

