//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	tx_copyback

.visible .entry tx_copyback(
	.param .u64 tx_copyback_param_0,
	.param .u32 tx_copyback_param_1,
	.param .u64 tx_copyback_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd8, [tx_copyback_param_0];
	ld.param.u32 	%r5, [tx_copyback_param_1];
	ld.param.u64 	%rd9, [tx_copyback_param_2];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd9;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r6, %r7, %r8;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r2, %r9, %r6;
	setp.ge.u32	%p1, %r10, %r5;
	@%p1 bra 	BB0_4;

BB0_1:
	mul.wide.u32 	%rd11, %r10, 8;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.u64 	%rd13, [%rd12];
	cvta.to.global.u64 	%rd3, %rd13;
	add.s64 	%rd14, %rd1, %rd11;
	ld.global.u64 	%rd15, [%rd14];
	cvta.to.global.u64 	%rd4, %rd15;
	ld.global.u16 	%rd16, [%rd4+2];
	add.s64 	%rd5, %rd16, 32;
	mov.u64 	%rd19, 0;
	setp.eq.s64	%p2, %rd5, 0;
	@%p2 bra 	BB0_3;

BB0_2:
	add.s64 	%rd17, %rd4, %rd19;
	ld.global.u8 	%rs1, [%rd17];
	add.s64 	%rd18, %rd3, %rd19;
	st.global.u8 	[%rd18], %rs1;
	add.s64 	%rd19, %rd19, 1;
	setp.lt.u64	%p3, %rd19, %rd5;
	@%p3 bra 	BB0_2;

BB0_3:
	add.s32 	%r10, %r10, %r2;
	setp.lt.u32	%p4, %r10, %r5;
	@%p4 bra 	BB0_1;

BB0_4:
	ret;
}


