Loading db file '/home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 02:52:01 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                5.66e-03    0.179 1.27e+07    0.197 100.0
  sys_ctrl_inst (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16)
                                       5.28e-04 3.50e-02 1.13e+06 3.67e-02  18.6
  clk_gating_inst (CLK_GATE)           1.51e-03 4.65e-03 3.71e+04 6.20e-03   3.1
  alu_inst (ALU_OPER_WIDTH8_OUT_WIDTH16)
                                          0.000 1.24e-02 4.20e+06 1.66e-02   8.4
    mult_38 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   0.8
    add_36 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                          0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_37 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                          0.000    0.000 2.48e+05 2.48e-04   0.1
    div_39 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.6
  regfile_inst (RegFile_WIDTH8_DEPTH8_ADDR4)
                                       1.01e-03 5.31e-02 1.71e+06 5.58e-02  28.3
  uart_inst (UART_DATA_WIDTH8)         4.67e-04 2.05e-03 1.81e+06 4.32e-03   2.2
    UART_RX_inst (UART_RX_DATA_WIDTH8) 2.80e-04 1.89e-03 1.17e+06 3.35e-03   1.7
      stp_chk (stop_check)                0.000 5.66e-05 1.75e+04 7.40e-05   0.0
      strt_chk (start_check)              0.000 5.66e-05 1.23e+04 6.88e-05   0.0
      par_chk (parity_check_DATA_WIDTH8)
                                          0.000 5.66e-05 1.20e+05 1.76e-04   0.1
      deser_inst (deserializer_DATA_WIDTH8)
                                          0.000 4.53e-04 1.22e+05 5.75e-04   0.3
      sampling_inst (data_sampling)    1.81e-05 2.41e-04 3.95e+05 6.55e-04   0.3
      counter_inst (edge_bit_count)    1.47e-05 7.18e-04 3.75e+05 1.11e-03   0.6
      fsm_inst (FSM_RX)                3.66e-05 3.00e-04 1.23e+05 4.60e-04   0.2
    UART_TX_inst (UART_TX_DATA_WIDTH8) 1.73e-04 1.39e-04 6.32e+05 9.45e-04   0.5
      u_Serializer (Serializer_DATA_WIDTH8)
                                       1.21e-07 6.72e-05 2.47e+05 3.14e-04   0.2
      Parity_Gen (ParityCalc_WIDTH8)      0.000 4.49e-05 2.59e+05 3.04e-04   0.2
      mux_inst (MUX)                      0.000    0.000 2.40e+04 2.40e-05   0.0
      fsm_inst (FSM)                      0.000 1.50e-05 9.67e+04 1.12e-04   0.1
  clk_div2_inst (CLK_divider_1)        1.97e-04 6.36e-04 6.92e+05 1.52e-03   0.8
    add_47 (CLK_divider_1_DW01_inc_0)     0.000    0.000 9.76e+04 9.76e-05   0.0
  mux_clk_div_inst (CLKDIV_MUX)           0.000    0.000 4.49e+04 4.49e-05   0.0
  clk_div_inst (CLK_divider_0)         5.76e-05 8.22e-04 6.90e+05 1.57e-03   0.8
    add_47 (CLK_divider_0_DW01_inc_0)  4.94e-06 1.84e-05 9.71e+04 1.20e-04   0.1
  pulse_gen_inst (PULSE_GEN)              0.000 9.96e-06 2.32e+04 3.32e-05   0.0
  async_fifo_inst (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                       1.16e-03 5.89e-02 2.16e+06 6.22e-02  31.6
    df_sync_inst (DF_SYNC_ADDR_WIDTH3)    0.000 5.83e-03 1.58e+05 5.98e-03   3.0
    fifo_wr_inst (FIFO_WR_ADDR_WIDTH3)    0.000 6.51e-03 2.34e+05 6.74e-03   3.4
    fifo_rd_inst (FIFO_RD_ADDR_WIDTH3)    0.000 4.46e-05 2.33e+05 2.77e-04   0.1
    fifo_mem_inst (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                       9.10e-04 4.65e-02 1.53e+06 4.89e-02  24.8
  data_sync_inst (DATA_SYNC_BUS_WIDTH8_NUM_STAGES2)
                                          0.000 8.68e-03 1.72e+05 8.85e-03   4.5
  rst_sync2_inst (RST_SYNC_NUM_STAGES2_1)
                                       6.46e-06 2.37e-04 2.40e+04 2.67e-04   0.1
  rst_sync_inst (RST_SYNC_NUM_STAGES2_0)
                                       4.34e-04 2.25e-03 2.53e+04 2.71e-03   1.4
1
