; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_native_group_norm_21(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = icmp slt i32 %7, 128, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = lshr i32 %9, 5, !dbg !12
  %12 = shl i32 %9, 1, !dbg !12
  %13 = and i32 %12, 126, !dbg !12
  %14 = shl i32 %7, 7, !dbg !13
  %15 = or disjoint i32 %14, %13, !dbg !14
  %16 = sext i32 %15 to i64, !dbg !15
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !15
  %18 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %17, i1 %8, i32 0, i1 %8, i32 0, i1 %8) #5, !dbg !16
  %19 = extractvalue { i32, i32 } %18, 0, !dbg !16
  %20 = extractvalue { i32, i32 } %18, 1, !dbg !16
  %21 = bitcast i32 %19 to float, !dbg !16
  %22 = bitcast i32 %20 to float, !dbg !16
  %23 = fadd float %21, %22, !dbg !17
  %24 = select i1 %8, float %23, float 0.000000e+00, !dbg !17
  %25 = bitcast float %24 to i32, !dbg !22
  %26 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %25, i32 16, i32 31), !dbg !22
  %27 = bitcast i32 %26 to float, !dbg !22
  %28 = fadd float %24, %27, !dbg !17
  %29 = bitcast float %28 to i32, !dbg !22
  %30 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %29, i32 8, i32 31), !dbg !22
  %31 = bitcast i32 %30 to float, !dbg !22
  %32 = fadd float %28, %31, !dbg !17
  %33 = bitcast float %32 to i32, !dbg !22
  %34 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %33, i32 4, i32 31), !dbg !22
  %35 = bitcast i32 %34 to float, !dbg !22
  %36 = fadd float %32, %35, !dbg !17
  %37 = bitcast float %36 to i32, !dbg !22
  %38 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %37, i32 2, i32 31), !dbg !22
  %39 = bitcast i32 %38 to float, !dbg !22
  %40 = fadd float %36, %39, !dbg !17
  %41 = bitcast float %40 to i32, !dbg !22
  %42 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %41, i32 1, i32 31), !dbg !22
  %43 = bitcast i32 %42 to float, !dbg !22
  %44 = fadd float %40, %43, !dbg !17
  %45 = icmp eq i32 %10, 0, !dbg !22
  %46 = and i32 %11, 1, !dbg !22
  %47 = getelementptr float, ptr addrspace(3) @global_smem, i32 %46, !dbg !22
  %48 = bitcast float %44 to <1 x i32>, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %47, <1 x i32> %48, i1 %45) #5, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %49 = icmp slt i32 %9, 2, !dbg !22
  %50 = getelementptr float, ptr addrspace(3) @global_smem, i32 %9, !dbg !22
  %51 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %50, i1 %49) #5, !dbg !22
  %52 = bitcast i32 %51 to float, !dbg !22
  %53 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %51, i32 1, i32 31), !dbg !22
  %54 = bitcast i32 %53 to float, !dbg !22
  %55 = fadd float %52, %54, !dbg !17
  %56 = and i32 %9, 1, !dbg !22
  %57 = icmp eq i32 %56, 0, !dbg !22
  %58 = and i1 %49, %57, !dbg !22
  %59 = bitcast float %55 to <1 x i32>, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %50, <1 x i32> %59, i1 %58) #5, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %60 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !22
  %61 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %60, float 1.280000e+02) #5, !dbg !23
  %62 = fsub float %21, %61, !dbg !24
  %63 = fsub float %22, %61, !dbg !24
  %64 = fmul float %62, %62, !dbg !25
  %65 = fmul float %63, %63, !dbg !25
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %66 = fadd float %64, %65, !dbg !28
  %67 = select i1 %8, float %66, float 0.000000e+00, !dbg !28
  %68 = bitcast float %67 to i32, !dbg !26
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 16, i32 31), !dbg !26
  %70 = bitcast i32 %69 to float, !dbg !26
  %71 = fadd float %67, %70, !dbg !28
  %72 = bitcast float %71 to i32, !dbg !26
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %72, i32 8, i32 31), !dbg !26
  %74 = bitcast i32 %73 to float, !dbg !26
  %75 = fadd float %71, %74, !dbg !28
  %76 = bitcast float %75 to i32, !dbg !26
  %77 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 4, i32 31), !dbg !26
  %78 = bitcast i32 %77 to float, !dbg !26
  %79 = fadd float %75, %78, !dbg !28
  %80 = bitcast float %79 to i32, !dbg !26
  %81 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 2, i32 31), !dbg !26
  %82 = bitcast i32 %81 to float, !dbg !26
  %83 = fadd float %79, %82, !dbg !28
  %84 = bitcast float %83 to i32, !dbg !26
  %85 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %84, i32 1, i32 31), !dbg !26
  %86 = bitcast i32 %85 to float, !dbg !26
  %87 = fadd float %83, %86, !dbg !28
  %88 = bitcast float %87 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %47, <1 x i32> %88, i1 %45) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %89 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %50, i1 %49) #5, !dbg !26
  %90 = bitcast i32 %89 to float, !dbg !26
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 1, i32 31), !dbg !26
  %92 = bitcast i32 %91 to float, !dbg !26
  %93 = fadd float %90, %92, !dbg !28
  %94 = bitcast float %93 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %50, <1 x i32> %94, i1 %58) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %95 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !26
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %95, float 1.280000e+02) #5, !dbg !29
  %97 = fadd float %96, 0x3EE4F8B580000000, !dbg !30
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %.not.i = icmp eq i32 %98, 0, !dbg !31
  br i1 %.not.i, label %101, label %99, !dbg !31

99:                                               ; preds = %6
  %100 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %97), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

101:                                              ; preds = %6
  %102 = tail call float @llvm.nvvm.rsqrt.approx.f(float %97), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

__nv_rsqrtf.exit:                                 ; preds = %99, %101
  %.0.i = phi float [ %100, %99 ], [ %102, %101 ], !dbg !31
  %103 = sext i32 %7 to i64, !dbg !32
  %104 = getelementptr float, ptr addrspace(1) %3, i64 %103, !dbg !32
  %urem = and i32 %9, 63, !dbg !33
  %105 = icmp eq i32 %urem, 0, !dbg !33
  %106 = bitcast float %.0.i to i32, !dbg !33
  %107 = and i1 %105, %8, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %106, ptr addrspace(1) %104, i1 %107) #5, !dbg !33
  %108 = getelementptr float, ptr addrspace(1) %1, i64 %103, !dbg !34
  %109 = bitcast float %61 to i32, !dbg !35
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %109, ptr addrspace(1) %108, i1 %107) #5, !dbg !35
  %110 = getelementptr float, ptr addrspace(1) %2, i64 %103, !dbg !36
  %111 = bitcast float %95 to i32, !dbg !37
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %111, ptr addrspace(1) %110, i1 %107) #5, !dbg !37
  ret void, !dbg !38
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cuvzyfr2qrymhrmvet5wjktj7vhg5hvhyx5at5qgjgpvhi5nlryi.py", directory: "inductor_cache/uv")
!4 = !{ptr @triton_per_fused_native_group_norm_21, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_native_group_norm_21, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_native_group_norm_21", linkageName: "triton_per_fused_native_group_norm_21", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 39, scope: !7)
!14 = !DILocation(line: 31, column: 35, scope: !7)
!15 = !DILocation(line: 31, column: 30, scope: !7)
!16 = !DILocation(line: 31, column: 44, scope: !7)
!17 = !DILocation(line: 256, column: 15, scope: !18, inlinedAt: !21)
!18 = distinct !DILexicalBlockFile(scope: !20, file: !19, discriminator: 0)
!19 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!20 = distinct !DILexicalBlockFile(scope: !7, file: !19, discriminator: 0)
!21 = !DILocation(line: 36, column: 24, scope: !7)
!22 = !DILocation(line: 267, column: 36, scope: !20, inlinedAt: !21)
!23 = !DILocation(line: 39, column: 19, scope: !7)
!24 = !DILocation(line: 40, column: 19, scope: !7)
!25 = !DILocation(line: 41, column: 20, scope: !7)
!26 = !DILocation(line: 267, column: 36, scope: !20, inlinedAt: !27)
!27 = !DILocation(line: 44, column: 26, scope: !7)
!28 = !DILocation(line: 256, column: 15, scope: !18, inlinedAt: !27)
!29 = !DILocation(line: 46, column: 20, scope: !7)
!30 = !DILocation(line: 48, column: 20, scope: !7)
!31 = !DILocation(line: 49, column: 28, scope: !7)
!32 = !DILocation(line: 50, column: 25, scope: !7)
!33 = !DILocation(line: 50, column: 37, scope: !7)
!34 = !DILocation(line: 51, column: 25, scope: !7)
!35 = !DILocation(line: 51, column: 37, scope: !7)
!36 = !DILocation(line: 52, column: 25, scope: !7)
!37 = !DILocation(line: 52, column: 37, scope: !7)
!38 = !DILocation(line: 52, column: 4, scope: !7)
