module mux_four_one_tb;
reg i0,i1,i2,i3,s0,s1;
wire y;
mux_four_one m41(y,i0,i1,i2,i3,s0,s1);
initial begin
    $dumpfile("4X1.vcd");
    $dumpvars(0,mux_four_one_tb);
    i0=1'b1;
    i1=1'b0;
    i2=1'b1;
    i3=1'b0;
    s0=1'b0;
    s1=1'b0;
    #100
     s0=1'b0;
    s1=1'b1;
    #100
     s0=1'b1;
    s1=1'b0;
    #100
     s0=1'b1;
    s1=1'b1;

end
endmodule

