/*
 * stm32f429.h
 *
 *  Created on: Jun 22, 2024
 *      Author: Brian Wu
 * MCU Specific Header File used for defining
 * memory addresses, peripheral addresses, and other
 * macros that correspond to the STM32F429XX MCUs.
 */

#ifndef INC_STM32F429_H_
#define INC_STM32F429_H_

/*
 * Size of SRAM and Flash for STM32F429XX
 */

#define SRAM1_SIZE			( (112)* (1024) )
#define SRAM2_SIZE			( (16) * (1024) )
#define SRAM3_SIZE			( (64) * (1024) )
#define FLASH_SIZE			( (2) * (1024) )
#define ROM_SIZE			( (30) * (1024))
/*
 * Base addresses for SRAM and FLASH Memory
 */

#define	SRAM1_BASE_ADDR		0x20000000U
#define	SRAM2_BASE_ADDR		SRAM1_BASE_ADDR + SRAM1_SIZE
#define SRAM3_BASE_ADDR		0x20020000U
#define	FLASH_BASE_ADDR		0x08000000U
#define	ROM_BASE_ADDR		0x1FFF0000U // System Memory

/*
 *	AHB & APBH Base Addresses
 */

#define PERIPH_BASE_ADDR	0x40000000U
#define APB1_BASE_ADDR		0x40000000U
#define APB2_BASE_ADDR		0x40010000U
#define AHB1_BASE_ADDR		0x40020000U
#define AHB2_BASE_ADDR		0x50000000U
#define ABH3_BASE_ADDR 		0xA0000000U



/*
 *	AHB1 Peripheral Base Addresses
 */
#define	GPIOA_BASE_ADDR		(AHB1_BASE_ADDR + 0x0000)
#define	GPIOB_BASE_ADDR		(AHB1_BASE_ADDR + 0x0400)
#define	GPIOC_BASE_ADDR		(AHB1_BASE_ADDR + 0x0800)
#define	GPIOD_BASE_ADDR		(AHB1_BASE_ADDR + 0x0C00)
#define	GPIOE_BASE_ADDR		(AHB1_BASE_ADDR + 0x1000)
#define	GPIOF_BASE_ADDR		(AHB1_BASE_ADDR + 0x1400)
#define	GPIOG_BASE_ADDR		(AHB1_BASE_ADDR + 0x1800)
#define	GPIOH_BASE_ADDR		(AHB1_BASE_ADDR + 0x1C00)
#define	GPIOI_BASE_ADDR		(AHB1_BASE_ADDR + 0x2000)

/*
 * APB1 Peripheral Base Addresses
 */
#define	SPI2_BASE_ADDR		(APB1_BASE_ADDR + 0x3800)
#define	SPI3_BASE_ADDR		(APB1_BASE_ADDR + 0x3C00)

#define USART2_BASE_ADDR	(APB1_BASE_ADDR + 0x4400)
#define USART3_BASE_ADDR	(APB1_BASE_ADDR + 0x4800)

#define UART4_BASE_ADDR		(APB1_BASE_ADDR + 0x4c00)
#define UART5_BASE_ADDR		(APB1_BASE_ADDR + 0x5000)

#define	I2C1_BASE_ADDR		(APB1_BASE_ADDR + 0x5400)
#define	I2C2_BASE_ADDR		(APB1_BASE_ADDR + 0x5800)
#define	I2C3_BASE_ADDR		(APB1_BASE_ADDR + 0x5C00)

/*
 *	APB2 Peripheral Base Addresses
 */

#define	USART1_BASE_ADDR		(APB2_BASE_ADDR + 0x1000)
#define	USART6_BASE_ADDR		(APB2_BASE_ADDR + 0x1400)
#define	SPI1_BASE_ADDR			(APB2_BASE_ADDR + 0x3000)
#define	EXTI_BASE_ADDR			(APB2_BASE_ADDR + 0x3C00)
#define	SYSCFG_BASE_ADDR		(APB2_BASE_ADDR + 0x3800)

#endif /* INC_STM32F429_H_ */
