/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [69:0] _03_;
  wire [10:0] _04_;
  wire [13:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~celloutsig_0_41z;
  assign celloutsig_0_86z = ~celloutsig_0_47z;
  assign celloutsig_0_8z = ~celloutsig_0_5z[1];
  assign celloutsig_1_10z = ~celloutsig_1_6z;
  assign celloutsig_0_14z = ~celloutsig_0_1z;
  assign celloutsig_0_41z = celloutsig_0_23z[3] | ~(celloutsig_0_0z[11]);
  assign celloutsig_0_47z = celloutsig_0_19z[4] | ~(celloutsig_0_21z);
  assign celloutsig_0_52z = celloutsig_0_4z | ~(celloutsig_0_7z[8]);
  assign celloutsig_1_1z = celloutsig_1_0z[2] | ~(in_data[133]);
  assign celloutsig_1_4z = in_data[109] | ~(celloutsig_1_2z);
  assign celloutsig_0_12z = celloutsig_0_4z | ~(celloutsig_0_3z[3]);
  assign celloutsig_0_21z = celloutsig_0_2z | ~(celloutsig_0_17z);
  assign celloutsig_0_2z = celloutsig_0_0z[8] | ~(in_data[31]);
  assign celloutsig_0_27z = celloutsig_0_1z | ~(celloutsig_0_18z);
  assign celloutsig_0_6z = celloutsig_0_0z[11] ^ celloutsig_0_0z[10];
  assign celloutsig_0_70z = celloutsig_0_65z[2] ^ celloutsig_0_52z;
  assign celloutsig_0_87z = celloutsig_0_46z ^ celloutsig_0_70z;
  assign celloutsig_1_6z = celloutsig_1_1z ^ _02_;
  assign celloutsig_0_25z = celloutsig_0_3z[12] ^ celloutsig_0_4z;
  assign celloutsig_0_65z = { celloutsig_0_30z, celloutsig_0_5z[1], celloutsig_0_41z, celloutsig_0_34z } + { celloutsig_0_3z[3:1], celloutsig_0_43z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z } + in_data[37:19];
  assign celloutsig_1_8z = { celloutsig_1_0z[8:7], celloutsig_1_1z, _04_[7:6], _02_, _04_[4:0] } + { celloutsig_1_7z[15:14], celloutsig_1_7z[14], celloutsig_1_7z[12], celloutsig_1_7z[20:15], celloutsig_1_7z[5] };
  assign celloutsig_0_13z = in_data[64:62] + celloutsig_0_7z[10:8];
  assign celloutsig_0_23z = { celloutsig_0_0z[9:8], celloutsig_0_14z, celloutsig_0_15z } + { _03_[30], _00_, _01_, _03_[27] };
  assign celloutsig_0_3z = { in_data[51], celloutsig_0_0z, celloutsig_0_1z } + { in_data[71:62], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_35z = celloutsig_0_7z[3:0] + { celloutsig_0_29z[3:2], celloutsig_0_24z, celloutsig_0_21z };
  reg [7:0] _31_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _31_ <= 8'h00;
    else _31_ <= { in_data[140:135], celloutsig_1_2z, celloutsig_1_1z };
  assign { _04_[7:6], _02_, _04_[4:0] } = _31_;
  reg [3:0] _32_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _32_ <= 4'h0;
    else _32_ <= { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_5z[1] };
  assign { _03_[30], _00_, _01_, _03_[27] } = _32_;
  assign celloutsig_0_9z = ! in_data[10:3];
  assign celloutsig_1_18z = ! { celloutsig_1_8z[8:4], celloutsig_1_1z };
  assign celloutsig_0_15z = ! { celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_18z = ! { in_data[34:22], celloutsig_0_4z };
  assign celloutsig_0_20z = ! { celloutsig_0_10z[0], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_22z = ! { celloutsig_0_7z[7:6], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_7z[2:1], celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_23z } < { celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_35z };
  assign celloutsig_0_4z = { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_1z } < { celloutsig_0_0z[12:11], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[154:146], celloutsig_1_1z } < celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_0z[9:4] < { in_data[158:155], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[13:5] < celloutsig_0_0z[12:4];
  assign celloutsig_0_17z = { celloutsig_0_7z[13:8], celloutsig_0_2z, celloutsig_0_5z[1] } < celloutsig_0_10z[10:3];
  assign celloutsig_0_24z = { celloutsig_0_10z[5:3], celloutsig_0_18z } < { celloutsig_0_3z[15:13], celloutsig_0_6z };
  assign celloutsig_0_30z = { celloutsig_0_10z[4:3], _03_[30], _00_, _01_, _03_[27], celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_2z } < { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_31z = { celloutsig_0_3z[10:4], celloutsig_0_14z } < { _03_[27], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_0z[13:1], celloutsig_0_25z, celloutsig_0_0z } < { celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_27z, _03_[30], _00_, _01_, _03_[27], celloutsig_0_14z };
  assign celloutsig_0_0z = ~ in_data[53:40];
  assign celloutsig_0_5z = ~ { celloutsig_0_0z[5:3], celloutsig_0_4z };
  assign celloutsig_1_0z = ~ in_data[187:178];
  assign celloutsig_0_10z = ~ { in_data[26:20], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_19z = ~ { celloutsig_1_8z[10:7], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_19z = ~ { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_29z = ~ { celloutsig_0_23z[1:0], celloutsig_0_24z, celloutsig_0_21z };
  assign { celloutsig_1_7z[1], celloutsig_1_7z[14], celloutsig_1_7z[12], celloutsig_1_7z[20:15], celloutsig_1_7z[5:3] } = ~ { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _03_[69:55], _03_[53], _03_[51:31], _03_[29:28], _03_[26:21], _03_[19:0] } = { _01_, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z[1], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_35z, celloutsig_0_12z, _00_, _01_, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_5z[1], celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_18z };
  assign { _04_[10:8], _04_[5] } = { celloutsig_1_0z[8:7], celloutsig_1_1z, _02_ };
  assign { celloutsig_1_7z[13], celloutsig_1_7z[11:6], celloutsig_1_7z[2], celloutsig_1_7z[0] } = { celloutsig_1_7z[14], celloutsig_1_7z[20:14], celloutsig_1_7z[14] };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
