0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/chour/Documents/INSA/yadp/PROJET_INFO.sim/sim_1/synth/timing/xsim/tb_micro_time_synth.v,1747230142,verilog,C:/Users/chour/Documents/INSA/yadp/PROJET_INFO.srcs/sim_1/new/tb_micro.vhd,,,micro,,,,,,,,
C:/Users/chour/Documents/INSA/yadp/PROJET_INFO.srcs/sim_1/new/tb_micro.vhd,1747056944,vhdl,,,,tb_micro,,,,,,,,
