// Seed: 91327732
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5, id_6;
  wire id_7;
  module_2 modCall_1 ();
  always #1 assert (1);
endmodule
module module_1;
  genvar id_1;
  wire id_4;
  assign id_2 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6;
endmodule
module module_2;
  uwire id_1;
  final $display(id_1, 1);
  wire id_2;
  always @(posedge id_2) id_1 = {1{1 == 1}};
endmodule
