
*** Running vivado
    with args -log accel_spi_rw_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source accel_spi_rw_tb.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source accel_spi_rw_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1959.891 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/utils_1/imports/synth_1/vga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/utils_1/imports/synth_1/vga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top accel_spi_rw_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1959.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'accel_spi_rw_tb' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:17]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:36]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:55]
INFO: [Synth 8-638] synthesizing module 'acl_model' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/acl_model_v2.vhd:42]
ERROR: [Synth 8-27] else clause after check for clock not supported [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/acl_model_v2.vhd:82]
ERROR: [Synth 8-285] failed synthesizing module 'acl_model' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/acl_model_v2.vhd:42]
ERROR: [Synth 8-285] failed synthesizing module 'accel_spi_rw_tb' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1959.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 22:48:08 2022...

*** Running vivado
    with args -log accel_spi_rw_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source accel_spi_rw_tb.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source accel_spi_rw_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1960.000 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/utils_1/imports/synth_1/vga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/utils_1/imports/synth_1/vga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top accel_spi_rw_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1960.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'accel_spi_rw_tb' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:17]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:36]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:55]
INFO: [Synth 8-638] synthesizing module 'acl_model' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/acl_model_v2.vhd:42]
ERROR: [Synth 8-27] else clause after check for clock not supported [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/acl_model_v2.vhd:82]
ERROR: [Synth 8-285] failed synthesizing module 'acl_model' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/acl_model_v2.vhd:42]
ERROR: [Synth 8-285] failed synthesizing module 'accel_spi_rw_tb' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw_tb.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1960.000 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 03:59:33 2022...
