!SESSION 2020-07-27 15:31:07.353 -----------------------------------------------
eclipse.buildId=2018.1
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=it_IT
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk

This is a continuation of log file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.metadata/.bak_1.log
Created Time: 2020-07-27 15:52:33.509

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.509
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.509
!MESSAGE XSCT Command: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.757
!MESSAGE XSCT command with result: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Result: [null, design_1_wrapper]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.757
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.758
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.758
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.784
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.784
!MESSAGE XSCT Command: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.789
!MESSAGE XSCT command with result: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:33.789
!MESSAGE XSCT Command: [psu_init], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:34.641
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:34.641
!MESSAGE XSCT Command: [after 1000], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:35.643
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:35.644
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:35.650
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:35.650
!MESSAGE XSCT Command: [after 1000], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.652
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.652
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.664
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.665
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.684
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.685
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.738
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.738
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.824
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:36.824
!MESSAGE XSCT Command: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:37.612
!MESSAGE XSCT command with result: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:37.613
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:37.614
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:37.632
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:37.664
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:37.665
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:52:37.705
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:08.481
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:14.353
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "xczu3eg",
"family": "zynquplus",
"timestamp": "Thu Jul 23 17:03:33 2020",
"vivado_version": "2018.1",
"part": "xczu3eg-sbva484-1-e",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:14.353
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:14.393
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"ENABLE_RAW_STREAM": {"hier_name": "ENABLE_RAW_STREAM",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"OV7670_GRAYSCALE_TO_AXIS_LF_valid_to_AXIS": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_LF_valid_to_AXIS",
"type": "LF_valid_to_AXIS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"OV7670_GRAYSCALE_TO_AXIS_axi_interconnect_0": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"OV7670_GRAYSCALE_TO_AXIS_axi_interconnect_1": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"OV7670_GRAYSCALE_TO_AXIS_c_counter_binary_0": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_c_counter_binary_0",
"type": "c_counter_binary",
"version": "12.0",
"ip_type": "PERIPHERAL",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"type": "ddr_to_axis_reader_SD",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"type": "mux_sd_ov",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"OV7670_GRAYSCALE_TO_AXIS_ov7670_LUMA_CHROMA_0": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_ov7670_LUMA_CHROMA_0",
"type": "ov7670_LUMA_CHROMA",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"OV7670_GRAYSCALE_TO_AXIS_ov7670_interface_0": {"hier_name": "OV7670_GRAYSCALE_TO_AXIS_ov7670_interface_0",
"type": "ov7670_interface",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"VDMA_axi_mem_intercon_reader": {"hier_name": "VDMA_axi_mem_intercon_reader",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"VDMA_axi_mem_intercon_writer": {"hier_name": "VDMA_axi_mem_intercon_writer",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"VDMA_axis_data_fifo_pipeline_to_writer": {"hier_name": "VDMA_axis_data_fifo_pipeline_to_writer",
"type": "axis_data_fifo",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"VDMA_axis_data_fifo_raw_CHROMA": {"hier_name": "VDMA_axis_data_fifo_raw_CHROMA",
"type": "axis_data_fifo",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"VDMA_axis_data_fifo_raw_LUMA": {"hier_name": "VDMA_axis_data_fifo_raw_LUMA",
"type": "axis_data_fifo",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"VDMA_axis_to_ddr_writer_0": {"hier_name": "VDMA_axis_to_ddr_writer_0",
"type": "axis_to_ddr_writer",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"VDMA_axis_to_ddr_writer_CHROMA": {"hier_name": "VDMA_axis_to_ddr_writer_CHROMA",
"type": "axis_to_ddr_writer",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"VDMA_axis_to_ddr_writer_LUMA": {"hier_name": "VDMA_axis_to_ddr_writer_LUMA",
"type": "axis_to_ddr_writer",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"VDMA_ddr_to_axis_reader_0": {"hier_name": "VDMA_ddr_to_axis_reader_0",
"type": "ddr_to_axis_reader",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_frame_intr": {"hier_name": "axi_gpio_frame_intr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_pl_reset": {"hier_name": "axi_gpio_pl_reset",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"const_1": {"hier_name": "const_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"const_true": {"hier_name": "const_true",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"processing_system7_0_axi_periph": {"hier_name": "processing_system7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"reset_100M": {"hier_name": "reset_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"reset_24M": {"hier_name": "reset_24M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat": {"hier_name": "xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.2",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_1": {"hier_name": "psu_usb_1",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_1": {"hier_name": "psu_usb_xhci_1",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_0": {"hier_name": "psu_sd_0",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_spi_1": {"hier_name": "psu_spi_1",
"type": "psu_spi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_spi_0": {"hier_name": "psu_spi_0",
"type": "psu_spi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_0": {"hier_name": "psu_uart_0",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 1 0 2020-07-27 15:54:17.498
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.499
!MESSAGE XSCT Command: [::hsi::utils::get_configurable_ip /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.500
!MESSAGE XSCT command with result: [::hsi::utils::get_configurable_ip /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, zynq_ultra_ps_e_0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.501
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.514
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.515
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.599
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"stereo_enabler": {"description": "Data signal of stereo_enabler",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"stereo_enabler": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of stereo_enabler",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"switch_stream": {"description": "Data signal of switch_stream",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"switch_stream": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of switch_stream",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_ddr_to_axis_reader_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"axi_gpio_frame_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_pl_reset": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_0": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_0": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_1": {},
"psu_usb_xhci_0": {},
"psu_usb_xhci_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.601
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.637
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0], Result: [null, {"VDMA_axis_to_ddr_writer_0_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_CHROMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_CHROMA",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_LUMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_LUMA",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_ddr_to_axis_reader_0_s_axi_AXILiteS": {"name": "VDMA_ddr_to_axis_reader_0",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_frame_intr_S_AXI": {"name": "axi_gpio_frame_intr",
"base": "0xA0040000",
"high": "0xA0040FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_pl_reset_S_AXI": {"name": "axi_gpio_pl_reset",
"base": "0xA0041000",
"high": "0xA0041FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9000000",
"high": "0xF907FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_0": {"name": "psu_sd_0",
"base": "0xFF160000",
"high": "0xFF16FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_0": {"name": "psu_spi_0",
"base": "0xFF040000",
"high": "0xFF04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_1": {"name": "psu_usb_1",
"base": "0xFF9E0000",
"high": "0xFF9EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_1": {"name": "psu_usb_xhci_1",
"base": "0xFE300000",
"high": "0xFE3FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.638
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.639
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.640
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.640
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.641
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.641
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.642
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.642
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.643
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.643
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_FREQ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.644
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.644
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1199999988]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.645
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.650
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"psu_cortexa53_0": {"bscan": "",
"index": "0",
},
"psu_cortexa53_1": {"bscan": "",
"index": "1",
},
"psu_cortexa53_2": {"bscan": "",
"index": "2",
},
"psu_cortexa53_3": {"bscan": "",
"index": "3",
},
"psu_cortexr5_0": {"bscan": "",
"index": "0",
},
"psu_cortexr5_1": {"bscan": "",
"index": "1",
},
"psu_pmu_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.650
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.720
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"stereo_enabler": {"description": "Data signal of stereo_enabler",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"stereo_enabler": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of stereo_enabler",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"switch_stream": {"description": "Data signal of switch_stream",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"switch_stream": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of switch_stream",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_ddr_to_axis_reader_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"axi_gpio_frame_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_pl_reset": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_0": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_0": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_1": {},
"psu_usb_xhci_0": {},
"psu_usb_xhci_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.723
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.762
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1], Result: [null, {"VDMA_axis_to_ddr_writer_0_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_CHROMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_CHROMA",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_LUMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_LUMA",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_ddr_to_axis_reader_0_s_axi_AXILiteS": {"name": "VDMA_ddr_to_axis_reader_0",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_frame_intr_S_AXI": {"name": "axi_gpio_frame_intr",
"base": "0xA0040000",
"high": "0xA0040FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_pl_reset_S_AXI": {"name": "axi_gpio_pl_reset",
"base": "0xA0041000",
"high": "0xA0041FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9000000",
"high": "0xF907FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_0": {"name": "psu_sd_0",
"base": "0xFF160000",
"high": "0xFF16FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_0": {"name": "psu_spi_0",
"base": "0xFF040000",
"high": "0xFF04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_1": {"name": "psu_usb_1",
"base": "0xFF9E0000",
"high": "0xFF9EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_1": {"name": "psu_usb_xhci_1",
"base": "0xFE300000",
"high": "0xFE3FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.764
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.765
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.765
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.766
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.766
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.767
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.767
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.768
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.768
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.768
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.769
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.769
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1199999988]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.770
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.839
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"stereo_enabler": {"description": "Data signal of stereo_enabler",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"stereo_enabler": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of stereo_enabler",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"switch_stream": {"description": "Data signal of switch_stream",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"switch_stream": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of switch_stream",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_ddr_to_axis_reader_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"axi_gpio_frame_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_pl_reset": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_0": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_0": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_1": {},
"psu_usb_xhci_0": {},
"psu_usb_xhci_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.841
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.878
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2], Result: [null, {"VDMA_axis_to_ddr_writer_0_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_CHROMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_CHROMA",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_LUMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_LUMA",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_ddr_to_axis_reader_0_s_axi_AXILiteS": {"name": "VDMA_ddr_to_axis_reader_0",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_frame_intr_S_AXI": {"name": "axi_gpio_frame_intr",
"base": "0xA0040000",
"high": "0xA0040FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_pl_reset_S_AXI": {"name": "axi_gpio_pl_reset",
"base": "0xA0041000",
"high": "0xA0041FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9000000",
"high": "0xF907FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_0": {"name": "psu_sd_0",
"base": "0xFF160000",
"high": "0xFF16FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_0": {"name": "psu_spi_0",
"base": "0xFF040000",
"high": "0xFF04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_1": {"name": "psu_usb_1",
"base": "0xFF9E0000",
"high": "0xFF9EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_1": {"name": "psu_usb_xhci_1",
"base": "0xFE300000",
"high": "0xFE3FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.880
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.881
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.881
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.882
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.882
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.883
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.883
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.884
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.884
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.885
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_FREQ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.885
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.885
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Result: [null, 1199999988]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.886
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.951
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"stereo_enabler": {"description": "Data signal of stereo_enabler",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"stereo_enabler": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of stereo_enabler",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"switch_stream": {"description": "Data signal of switch_stream",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"switch_stream": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of switch_stream",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_ddr_to_axis_reader_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"axi_gpio_frame_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_pl_reset": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_0": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_0": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_1": {},
"psu_usb_xhci_0": {},
"psu_usb_xhci_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.953
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.991
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3], Result: [null, {"VDMA_axis_to_ddr_writer_0_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_CHROMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_CHROMA",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_LUMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_LUMA",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_ddr_to_axis_reader_0_s_axi_AXILiteS": {"name": "VDMA_ddr_to_axis_reader_0",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_frame_intr_S_AXI": {"name": "axi_gpio_frame_intr",
"base": "0xA0040000",
"high": "0xA0040FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_pl_reset_S_AXI": {"name": "axi_gpio_pl_reset",
"base": "0xA0041000",
"high": "0xA0041FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9000000",
"high": "0xF907FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_0": {"name": "psu_sd_0",
"base": "0xFF160000",
"high": "0xFF16FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_0": {"name": "psu_spi_0",
"base": "0xFF040000",
"high": "0xFF04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_1": {"name": "psu_usb_1",
"base": "0xFF9E0000",
"high": "0xFF9EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_1": {"name": "psu_usb_xhci_1",
"base": "0xFE300000",
"high": "0xFE3FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.992
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.993
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.993
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.994
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.994
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.995
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.996
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.996
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.997
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_FREQ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.997
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.997
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Result: [null, 1199999988]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:17.997
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.064
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"stereo_enabler": {"description": "Data signal of stereo_enabler",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"stereo_enabler": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of stereo_enabler",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"switch_stream": {"description": "Data signal of switch_stream",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"switch_stream": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of switch_stream",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_ddr_to_axis_reader_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"axi_gpio_frame_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_pl_reset": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_0": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_0": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_1": {},
"psu_usb_xhci_0": {},
"psu_usb_xhci_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.066
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.103
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0], Result: [null, {"VDMA_axis_to_ddr_writer_0_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_CHROMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_CHROMA",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_LUMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_LUMA",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_ddr_to_axis_reader_0_s_axi_AXILiteS": {"name": "VDMA_ddr_to_axis_reader_0",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_frame_intr_S_AXI": {"name": "axi_gpio_frame_intr",
"base": "0xA0040000",
"high": "0xA0040FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_pl_reset_S_AXI": {"name": "axi_gpio_pl_reset",
"base": "0xA0041000",
"high": "0xA0041FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9000000",
"high": "0xF907FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_0": {"name": "psu_sd_0",
"base": "0xFF160000",
"high": "0xFF16FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_0": {"name": "psu_spi_0",
"base": "0xFF040000",
"high": "0xFF04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_1": {"name": "psu_usb_1",
"base": "0xFF9E0000",
"high": "0xFF9EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_1": {"name": "psu_usb_xhci_1",
"base": "0xFE300000",
"high": "0xFE3FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.104
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.106
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.106
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.107
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.107
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.108
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.108
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.109
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.109
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.110
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.110
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.111
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 499999995]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.111
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.188
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"stereo_enabler": {"description": "Data signal of stereo_enabler",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"stereo_enabler": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of stereo_enabler",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"switch_stream": {"description": "Data signal of switch_stream",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"switch_stream": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of switch_stream",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_ddr_to_axis_reader_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"axi_gpio_frame_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_pl_reset": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_0": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_0": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_1": {},
"psu_usb_xhci_0": {},
"psu_usb_xhci_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.190
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.226
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1], Result: [null, {"VDMA_axis_to_ddr_writer_0_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_CHROMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_CHROMA",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_LUMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_LUMA",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_ddr_to_axis_reader_0_s_axi_AXILiteS": {"name": "VDMA_ddr_to_axis_reader_0",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_frame_intr_S_AXI": {"name": "axi_gpio_frame_intr",
"base": "0xA0040000",
"high": "0xA0040FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_pl_reset_S_AXI": {"name": "axi_gpio_pl_reset",
"base": "0xA0041000",
"high": "0xA0041FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9000000",
"high": "0xF907FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_2": {"name": "psu_ipi_2",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_0": {"name": "psu_sd_0",
"base": "0xFF160000",
"high": "0xFF16FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_0": {"name": "psu_spi_0",
"base": "0xFF040000",
"high": "0xFF04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_1": {"name": "psu_usb_1",
"base": "0xFF9E0000",
"high": "0xFF9EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_1": {"name": "psu_usb_xhci_1",
"base": "0xFE300000",
"high": "0xFE3FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_atcm_MEM_0": {"name": "psu_r5_1_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_btcm_MEM_0": {"name": "psu_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.228
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.229
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.229
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.230
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.230
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.231
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.231
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.232
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.232
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.232
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.233
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.233
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 499999995]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.234
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.303
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"stereo_enabler": {"description": "Data signal of stereo_enabler",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"stereo_enabler": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of stereo_enabler",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"switch_stream": {"description": "Data signal of switch_stream",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"switch_stream": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of switch_stream",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"VDMA_ddr_to_axis_reader_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"base_address": {"description": "Data signal of base_address",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"base_address": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of base_address",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_dim": {"description": "Data signal of frame_buffer_dim",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_dim": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_dim",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_offset": {"description": "Data signal of frame_buffer_offset",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_offset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of frame_buffer_offset",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"frame_buffer_number": {"description": "Data signal of frame_buffer_number",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"frame_buffer_number": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of frame_buffer_number",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"update_intr": {"description": "Data signal of update_intr",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"update_intr": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of update_intr",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"axi_gpio_frame_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_pl_reset": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_bbram_0": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_3": {},
"psu_ipi_4": {},
"psu_ipi_5": {},
"psu_ipi_6": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_pmu_iomodule": {},
"psu_pmu_ram": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_0": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_0": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_1": {},
"psu_usb_xhci_0": {},
"psu_usb_xhci_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.305
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.345
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0], Result: [null, {"VDMA_axis_to_ddr_writer_0_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_CHROMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_CHROMA",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_axis_to_ddr_writer_LUMA_s_axi_AXILiteS": {"name": "VDMA_axis_to_ddr_writer_LUMA",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"VDMA_ddr_to_axis_reader_0_s_axi_AXILiteS": {"name": "VDMA_ddr_to_axis_reader_0",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_frame_intr_S_AXI": {"name": "axi_gpio_frame_intr",
"base": "0xA0040000",
"high": "0xA0040FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_pl_reset_S_AXI": {"name": "axi_gpio_pl_reset",
"base": "0xA0041000",
"high": "0xA0041FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1_s_axi_AXILiteS": {"name": "OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_3": {"name": "psu_ipi_3",
"base": "0xFF330000",
"high": "0xFF330FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_4": {"name": "psu_ipi_4",
"base": "0xFF331000",
"high": "0xFF331FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_5": {"name": "psu_ipi_5",
"base": "0xFF332000",
"high": "0xFF332FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_6": {"name": "psu_ipi_6",
"base": "0xFF333000",
"high": "0xFF333FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_iomodule": {"name": "psu_pmu_iomodule",
"base": "0xFFD40000",
"high": "0xFFD5FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_0": {"name": "psu_sd_0",
"base": "0xFF160000",
"high": "0xFF16FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_0": {"name": "psu_spi_0",
"base": "0xFF040000",
"high": "0xFF04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_1": {"name": "psu_usb_1",
"base": "0xFF9E0000",
"high": "0xFF9EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_1": {"name": "psu_usb_xhci_1",
"base": "0xFE300000",
"high": "0xFE3FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_bbram_0_MEM_0": {"name": "psu_bbram_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x7FF00000",
"high": "0x7FFFFFFF",
"size": "1048576",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_1": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_1",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_ram_MEM_0": {"name": "psu_pmu_ram",
"base": "0xFFDC0000",
"high": "0xFFDDFFFF",
"size": "131072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.346
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.347
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.348
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.349
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.349
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.350
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.350
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.350
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.351
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.351
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_FREQ], Result: [null, 180000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.351
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.352
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_pmu_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.353
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.354
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_cortexa53_0], Result: [null, OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0 OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1 VDMA_axis_to_ddr_writer_0 VDMA_axis_to_ddr_writer_CHROMA VDMA_axis_to_ddr_writer_LUMA VDMA_ddr_to_axis_reader_0 axi_gpio_frame_intr axi_gpio_pl_reset psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sd_0 psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_spi_0 psu_spi_1 psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_0 psu_uart_1 psu_usb_0 psu_usb_1 psu_usb_xhci_0 psu_usb_xhci_1 psu_wdt_0 psu_wdt_1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.354
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.356
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.356
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_S_AXI_BASEADDR], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.357
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_S_AXI_BASEADDR], Result: [null, 0xFD0B0000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.357
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_ENABLE_PROFILE], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.358
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.358
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_ENABLE_ADVANCED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.359
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.359
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_NUM_OF_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.359
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_0 C_NUM_OF_COUNTERS], Result: [null, 10]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.360
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.362
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.362
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_S_AXI_BASEADDR], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.363
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_S_AXI_BASEADDR], Result: [null, 0xFFA00000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.363
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_ENABLE_PROFILE], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.364
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.364
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_ENABLE_ADVANCED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.364
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.365
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_NUM_OF_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.365
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_1 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.366
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.368
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.368
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_S_AXI_BASEADDR], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.369
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_S_AXI_BASEADDR], Result: [null, 0xFFA10000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.369
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_ENABLE_PROFILE], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.370
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.370
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_ENABLE_ADVANCED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.370
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.371
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_NUM_OF_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.371
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_2 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.371
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.373
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.373
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_S_AXI_BASEADDR], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.374
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_S_AXI_BASEADDR], Result: [null, 0xFD490000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.374
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_ENABLE_PROFILE], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.375
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.375
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_ENABLE_ADVANCED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.376
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.376
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_NUM_OF_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.376
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf psu_apm_5 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.377
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.378
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Result: [null, 249.999998]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.378
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.379
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.380
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.386
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.387
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.391
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.391
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.409
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.409
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.414
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.414
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.429
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.430
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.435
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.435
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.453
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.453
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf zynq_ultra_ps_e_0 PSU__DDRC__ECC], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.455
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf zynq_ultra_ps_e_0 PSU__DDRC__ECC], Result: [null, Disabled]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.455
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.459
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.459
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.460
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.460
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.499
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.499
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.505
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.505
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.523
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.523
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.529
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.529
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.548
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.548
!MESSAGE XSCT Command: [version -server], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.549
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.549
!MESSAGE XSCT Command: [version], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.550
!MESSAGE XSCT command with result: [version], Result: [null, 2018.1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.550
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.555
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.555
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.571
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.572
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.589
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.589
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.592
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.592
!MESSAGE XSCT Command: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.593
!MESSAGE XSCT command with result: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.593
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.622
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:18.623
!MESSAGE XSCT Command: [rst -system], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:19.560
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:19.560
!MESSAGE XSCT Command: [after 3000], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.568
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.584
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.592
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.592
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.610
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.610
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.630
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:22.630
!MESSAGE XSCT Command: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.071
!MESSAGE XSCT command with result: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.092
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.134
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.134
!MESSAGE XSCT Command: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.393
!MESSAGE XSCT command with result: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Result: [null, prova_gpio_wrapper]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.393
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.395
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.395
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.419
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.420
!MESSAGE XSCT Command: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.426
!MESSAGE XSCT command with result: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:28.427
!MESSAGE XSCT Command: [psu_init], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:29.370
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:29.370
!MESSAGE XSCT Command: [after 1000], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:30.372
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:30.372
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:30.378
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:30.378
!MESSAGE XSCT Command: [after 1000], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.380
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.380
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.400
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.400
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.422
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.422
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.446
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.446
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.533
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:31.533
!MESSAGE XSCT Command: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:32.534
!MESSAGE XSCT command with result: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:32.535
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:32.536
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:32.560
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:32.590
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:32.590
!MESSAGE XSCT Command: [con], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:32.729
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:45.693
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-1160

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:45.699
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-1160

!ENTRY com.xilinx.sdk.utils 1 0 2020-07-27 15:54:46.697
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.698
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.701
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.702
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.711
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.711
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.717
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.717
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.740
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.741
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.747
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.747
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.764
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.764
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.770
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.770
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.788
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:46.788
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:53.272
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:53.272
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:53.274
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:53.274
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:53.419
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: null. Thread: Worker-18

!ENTRY org.eclipse.tcf 4 0 2020-07-27 15:54:53.420
!MESSAGE TCF channel terminated
!STACK 0
java.io.IOException: Communication channel is closed by remote peer
	at org.eclipse.tcf.core.AbstractChannel$1$2.run(AbstractChannel.java:381)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:54.423
!MESSAGE XSCT Command: [enable_info_messages], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:54.424
!MESSAGE XSCT command with result: [enable_info_messages], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:54.424
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:54.518
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:54.518
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:54:54.519
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [{Format=Invalid target. Use "connect" command to connect to hw_server/TCF agent, Time=1595858094519, Code=1}, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:06.422
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-1189

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:06.424
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [{Format=channel "tcfchan#1" closed, Time=1595858106423, Code=1}, ]. Thread: Thread-1189

!ENTRY com.xilinx.sdk.utils 1 0 2020-07-27 15:55:07.426
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.428
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.435
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.435
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.475
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.475
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.480
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.480
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.498
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.499
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.504
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.504
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.522
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.522
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.527
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.528
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.544
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:07.545
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.927
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.928
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.929
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.929
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.968
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "psu_iou_scntr",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.969
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.974
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.974
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.990
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.991
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.997
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:14.997
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.012
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.013
!MESSAGE XSCT Command: [version -server], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.014
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.014
!MESSAGE XSCT Command: [version], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.014
!MESSAGE XSCT command with result: [version], Result: [null, 2018.1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.014
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.019
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.019
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.034
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.034
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.051
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.051
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.052
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.052
!MESSAGE XSCT Command: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.053
!MESSAGE XSCT command with result: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.053
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.086
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.086
!MESSAGE XSCT Command: [rst -system], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.809
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:15.809
!MESSAGE XSCT Command: [after 3000], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.818
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.832
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.838
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.838
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.854
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.854
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.874
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:18.874
!MESSAGE XSCT Command: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.046
!MESSAGE XSCT command with result: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.080
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.103
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.103
!MESSAGE XSCT Command: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.358
!MESSAGE XSCT command with result: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Result: [null, design_1_wrapper]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.358
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.359
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.359
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.382
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.382
!MESSAGE XSCT Command: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.387
!MESSAGE XSCT command with result: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:22.387
!MESSAGE XSCT Command: [psu_init], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:23.248
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:23.248
!MESSAGE XSCT Command: [after 1000], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:24.250
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:24.250
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:24.260
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:24.261
!MESSAGE XSCT Command: [after 1000], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.263
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.264
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.282
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.282
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.302
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.303
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.332
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.333
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.417
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:25.417
!MESSAGE XSCT Command: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:26.149
!MESSAGE XSCT command with result: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:26.149
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:26.150
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:26.168
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:26.197
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:26.197
!MESSAGE XSCT Command: [con], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:55:26.242
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:46.854
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-1251

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:46.858
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-1251

!ENTRY com.xilinx.sdk.utils 1 0 2020-07-27 15:56:47.858
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.860
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.868
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.868
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.878
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.878
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.883
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.883
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.900
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.900
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.905
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.905
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.922
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.922
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.927
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.928
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:47.945
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:53.913
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:53.914
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:53.915
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:53.915
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:54.046
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: null. Thread: Worker-15

!ENTRY org.eclipse.tcf 4 0 2020-07-27 15:56:54.046
!MESSAGE TCF channel terminated
!STACK 0
java.io.IOException: Communication channel is closed by remote peer
	at org.eclipse.tcf.core.AbstractChannel$1$2.run(AbstractChannel.java:381)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:55.049
!MESSAGE XSCT Command: [enable_info_messages], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:55.051
!MESSAGE XSCT command with result: [enable_info_messages], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:55.051
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:55.148
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:55.148
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:56:55.149
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [{Format=Invalid target. Use "connect" command to connect to hw_server/TCF agent, Time=1595858215149, Code=1}, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 1 0 2020-07-27 15:57:46.578
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:46.579
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.118
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.118
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.529
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.529
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.534
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.534
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.551
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.551
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.556
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.556
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.573
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.573
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.578
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.578
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.595
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:47.595
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.798
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.798
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.800
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.800
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.838
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "psu_iou_scntr",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.839
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.844
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.844
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.860
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.861
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.865
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.865
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.882
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.882
!MESSAGE XSCT Command: [version -server], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.883
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.1]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.883
!MESSAGE XSCT Command: [version], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.883
!MESSAGE XSCT command with result: [version], Result: [null, 2018.1]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.883
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.888
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.888
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.908
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.909
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.925
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.925
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.926
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.926
!MESSAGE XSCT Command: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.926
!MESSAGE XSCT command with result: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.927
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.965
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:54.966
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:55.764
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:55.764
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.766
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.787
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.795
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.795
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.813
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.814
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.837
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:57:58.837
!MESSAGE XSCT Command: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.008
!MESSAGE XSCT command with result: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.025
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.062
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.063
!MESSAGE XSCT Command: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.318
!MESSAGE XSCT command with result: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Result: [null, design_1_wrapper]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.318
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.320
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.321
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.346
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.346
!MESSAGE XSCT Command: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.351
!MESSAGE XSCT command with result: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:02.351
!MESSAGE XSCT Command: [psu_init], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:03.225
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:03.225
!MESSAGE XSCT Command: [after 1000], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:04.227
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:04.227
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:04.236
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:04.236
!MESSAGE XSCT Command: [after 1000], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.238
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.239
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.258
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.259
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.279
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.280
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.301
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.301
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.387
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:05.388
!MESSAGE XSCT Command: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:06.165
!MESSAGE XSCT command with result: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:06.166
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:06.167
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:06.186
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:06.228
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:06.229
!MESSAGE XSCT Command: [con], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:58:06.266
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:29.490
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-1352

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:29.495
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-1352

!ENTRY com.xilinx.sdk.utils 1 0 2020-07-27 15:59:30.495
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.497
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.599
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.599
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.615
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.620
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.621
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.638
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.639
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.644
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.644
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.661
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.662
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.667
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.667
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.683
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:30.683
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:37.163
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:37.163
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:37.165
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:37.165
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:37.313
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: null. Thread: Worker-8

!ENTRY org.eclipse.tcf 4 0 2020-07-27 15:59:37.313
!MESSAGE TCF channel terminated
!STACK 0
java.io.IOException: Communication channel is closed by remote peer
	at org.eclipse.tcf.core.AbstractChannel$1$2.run(AbstractChannel.java:381)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:38.324
!MESSAGE XSCT Command: [enable_info_messages], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:38.326
!MESSAGE XSCT command with result: [enable_info_messages], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:38.326
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:38.422
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:38.423
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:38.424
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [{Format=Invalid target. Use "connect" command to connect to hw_server/TCF agent, Time=1595858378423, Code=1}, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 1 0 2020-07-27 15:59:48.296
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:48.297
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:48.837
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:48.837
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.126
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.126
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.131
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.131
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.150
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.151
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.157
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.157
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.172
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.172
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.178
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.178
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.194
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:49.195
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.503
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.503
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.505
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.505
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.542
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "psu_iou_scntr",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.543
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.548
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.548
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.564
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.564
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.569
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.570
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.584
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.585
!MESSAGE XSCT Command: [version -server], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.585
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.1]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.586
!MESSAGE XSCT Command: [version], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.586
!MESSAGE XSCT command with result: [version], Result: [null, 2018.1]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.586
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.591
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.591
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.609
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.610
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.625
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level == 0}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.626
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.626
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.627
!MESSAGE XSCT Command: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.627
!MESSAGE XSCT command with result: [source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.628
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.670
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:56.670
!MESSAGE XSCT Command: [rst -system], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:57.476
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 15:59:57.476
!MESSAGE XSCT Command: [after 3000], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.479
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.496
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.501
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Avnet USB-to-JTAG/UART Pod V1 1234-oj1A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.502
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.517
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==1}], Result: [null,      2  xczu3 (idcode 14710093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.518
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.542
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:00.542
!MESSAGE XSCT Command: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:03.714
!MESSAGE XSCT command with result: [fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:03.734
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:03.763
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:03.764
!MESSAGE XSCT Command: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.016
!MESSAGE XSCT command with result: [loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]], Result: [null, design_1_wrapper]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.016
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.018
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.018
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.045
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.045
!MESSAGE XSCT Command: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.050
!MESSAGE XSCT command with result: [source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.050
!MESSAGE XSCT Command: [psu_init], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.892
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:04.892
!MESSAGE XSCT Command: [after 1000], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:05.894
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:05.894
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:05.902
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:05.902
!MESSAGE XSCT Command: [after 1000], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.904
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.904
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.917
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.917
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.938
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.938
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.961
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:06.962
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.054
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.055
!MESSAGE XSCT Command: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.837
!MESSAGE XSCT command with result: [dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.837
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.838
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.859
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.885
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.885
!MESSAGE XSCT Command: [con], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:00:07.916
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:10:57.998
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:10:58.015
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, {"psu_cortexa53_0": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexa53_1": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexa53_2": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexa53_3": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexr5_0": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexr5_1": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_pmu_0": {"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:13.719
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:19.615
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"psu_cortexa53_0": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexa53_1": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexa53_2": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexa53_3": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexr5_0": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_cortexr5_1": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"psu_pmu_0": {"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.480
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw solo_led2_bsp_0 -dir /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0 -processor psu_cortexa53_0 -os standalone], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.556
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw solo_led2_bsp_0 -dir /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0 -processor psu_cortexa53_0 -os standalone], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2020-07-27 16:11:27.683
!MESSAGE Indexed 'solo_led2_bsp_0' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.743
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.744
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.745
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.746
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.768
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.780
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"name": "ddr_to_axis_reader_SD",
"ver": "1.0",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"name": "mux_sd_ov",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_0": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_CHROMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_LUMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_ddr_to_axis_reader_0": {"name": "ddr_to_axis_reader",
"ver": "1.0",
},
"axi_gpio_frame_intr": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_pl_reset": {"name": "gpio",
"ver": "4.3",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_afi_0": {"name": "generic",
"ver": "2.0",
},
"psu_afi_1": {"name": "generic",
"ver": "2.0",
},
"psu_afi_2": {"name": "generic",
"ver": "2.0",
},
"psu_afi_3": {"name": "generic",
"ver": "2.0",
},
"psu_afi_4": {"name": "generic",
"ver": "2.0",
},
"psu_afi_5": {"name": "generic",
"ver": "2.0",
},
"psu_afi_6": {"name": "generic",
"ver": "2.0",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.3",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.6",
},
"psu_apu": {"name": "generic",
"ver": "2.0",
},
"psu_cci_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_cci_reg": {"name": "generic",
"ver": "2.0",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.0",
},
"psu_crl_apb": {"name": "generic",
"ver": "2.0",
},
"psu_csudma": {"name": "csudma",
"ver": "1.2",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_phy": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.1",
},
"psu_dp": {"name": "avbuf",
"ver": "2.1",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.0",
},
"psu_efuse": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"psu_gpu": {"name": "generic",
"ver": "2.0",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.6",
},
"psu_iou_scntr": {"name": "generic",
"ver": "2.0",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "2.0",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ipi_0": {"name": "ipipsu",
"ver": "2.3",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_mbistjtag": {"name": "generic",
"ver": "2.0",
},
"psu_message_buffers": {"name": "generic",
"ver": "2.0",
},
"psu_ocm": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "2.0",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_rpu": {"name": "generic",
"ver": "2.0",
},
"psu_rsa": {"name": "generic",
"ver": "2.0",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.5",
},
"psu_sd_0": {"name": "sdps",
"ver": "3.4",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.4",
},
"psu_serdes": {"name": "generic",
"ver": "2.0",
},
"psu_siou": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_reg": {"name": "generic",
"ver": "2.0",
},
"psu_spi_0": {"name": "spips",
"ver": "3.0",
},
"psu_spi_1": {"name": "spips",
"ver": "3.0",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.5",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.6",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.6",
},
"psu_usb_0": {"name": "generic",
"ver": "2.0",
},
"psu_usb_1": {"name": "generic",
"ver": "2.0",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.4",
},
"psu_usb_xhci_1": {"name": "usbpsu",
"ver": "1.4",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.0",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.0",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "1.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:27.781
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.092
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, {"ENABLE_RAW_STREAM": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_LF_valid_to_AXIS": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_axi_interconnect_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_c_counter_binary_0": {"version": "12.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddr_to_axis_reader_SD_v1_0": {"name": "ddr_to_axis_reader_SD",
"version": "1.0",
"repo": "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/drivers/ddr_to_axis_reader_SD_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mux_sd_ov_v1_0": {"name": "mux_sd_ov",
"version": "1.0",
"repo": "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/drivers/mux_sd_ov_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_ov7670_LUMA_CHROMA_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"OV7670_GRAYSCALE_TO_AXIS_ov7670_interface_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"VDMA_axi_mem_intercon_reader": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"VDMA_axi_mem_intercon_writer": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"VDMA_axis_data_fifo_pipeline_to_writer": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"VDMA_axis_data_fifo_raw_CHROMA": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"VDMA_axis_data_fifo_raw_LUMA": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"VDMA_axis_to_ddr_writer_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axis_to_ddr_writer_v1_0": {"name": "axis_to_ddr_writer",
"version": "1.0",
"repo": "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/drivers/axis_to_ddr_writer_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"VDMA_axis_to_ddr_writer_CHROMA": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axis_to_ddr_writer_v1_0": {"name": "axis_to_ddr_writer",
"version": "1.0",
"repo": "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/drivers/axis_to_ddr_writer_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"VDMA_axis_to_ddr_writer_LUMA": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axis_to_ddr_writer_v1_0": {"name": "axis_to_ddr_writer",
"version": "1.0",
"repo": "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/drivers/axis_to_ddr_writer_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"VDMA_ddr_to_axis_reader_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddr_to_axis_reader_SD_v1_0": {"name": "ddr_to_axis_reader_SD",
"version": "1.0",
"repo": "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/drivers/ddr_to_axis_reader_SD_v1_0",
"compilerflags": "",
"linkerflags": "",
},
"ddr_to_axis_reader_v1_0": {"name": "ddr_to_axis_reader",
"version": "1.0",
"repo": "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/drivers/ddr_to_axis_reader_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_frame_intr": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_pl_reset": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"const_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"const_true": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"reset_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"reset_24M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"zynq_ultra_ps_e_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_axi_interconnect_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_4": {"name": "coresightps_dcc",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_acpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v3_9": {"name": "scugic",
"version": "3.9",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_rcpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v3_9": {"name": "scugic",
"version": "3.9",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_r5_tcm_ram_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_tcm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ocm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ocm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_1_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_1_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_1_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_1_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_0_btcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_0_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_0_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_0_atcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_0_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_0_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_bbram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_pmu_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_pmu_iomodule": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_pmu_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_mbistjtag": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_efuse": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_csu_wdt": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"wdtps_v3_0": {"name": "wdtps",
"version": "3.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_csudma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"csudma_v1_2": {"name": "csudma",
"version": "1.2",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/csudma_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_smmu_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_fpd_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_cci_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_fpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_fpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_smmu_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_cci_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_fpd_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_apu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_gdma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_fpd_xmpu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_dpdma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dpdma_v1_0": {"name": "dpdma",
"version": "1.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gpu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_dp": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"avbuf_v2_1": {"name": "avbuf",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/avbuf_v2_1",
"compilerflags": "",
"linkerflags": "",
},
"dpdma_v1_0": {"name": "dpdma",
"version": "1.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_0",
"compilerflags": "",
"linkerflags": "",
},
"dppsu_v1_1": {"name": "dppsu",
"version": "1.1",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dppsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axipmon_v6_6": {"name": "axipmon",
"version": "6.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_serdes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_siou": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_afi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_afi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_afi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_afi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_afi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_afi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_crf_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"resetps_v1_0": {"name": "resetps",
"version": "1.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/resetps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sata": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_apm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axipmon_v6_6": {"name": "axipmon",
"version": "6.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ddr_qos_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_phy": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_xmpu5_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_xmpu4_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_xmpu3_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_xmpu2_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_xmpu1_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_xmpu0_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_adma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"zdma_v1_5": {"name": "zdma",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ocm_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_rtc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"rtcpsu_v1_5": {"name": "rtcpsu",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/rtcpsu_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ams": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sysmonpsu_v2_3": {"name": "sysmonpsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmonpsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axipmon_v6_6": {"name": "axipmon",
"version": "6.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axipmon_v6_6": {"name": "axipmon",
"version": "6.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_usb_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_usb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_usb_xhci_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbpsu_v1_4": {"name": "usbpsu",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbpsu_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_usb_xhci_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbpsu_v1_4": {"name": "usbpsu",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbpsu_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_lpd_xppu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_afi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_rpu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_lpd_xppu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_crl_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_lpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_lpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ipi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ipipsu_v2_3": {"name": "ipipsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ipipsu_v2_3": {"name": "ipipsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ipipsu_v2_3": {"name": "ipipsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ipipsu_v2_3": {"name": "ipipsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ipipsu_v2_3": {"name": "ipipsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ipipsu_v2_3": {"name": "ipipsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ipipsu_v2_3": {"name": "ipipsu",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ctrl_ipi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_message_buffers": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_iou_s": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_iou_scntrs": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_iou_scntr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_iousecure_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_iouslcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_r5_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"psu_ddrc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrcpsu_v1_1": {"name": "ddrcpsu",
"version": "1.1",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrcpsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sd_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_4": {"name": "sdps",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sd_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_4": {"name": "sdps",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_wdt_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"wdtps_v3_0": {"name": "wdtps",
"version": "3.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_wdt_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"wdtps_v3_0": {"name": "wdtps",
"version": "3.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_5": {"name": "ttcps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_5": {"name": "ttcps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_5": {"name": "ttcps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_5": {"name": "ttcps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gpio_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_3": {"name": "gpiops",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_spi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spips_v3_0": {"name": "spips",
"version": "3.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/spips_v3_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_spi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spips_v3_0": {"name": "spips",
"version": "3.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/spips_v3_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_i2c_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iicps_v3_6": {"name": "iicps",
"version": "3.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_uart_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_6": {"name": "uartps",
"version": "3.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_uart_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_6": {"name": "uartps",
"version": "3.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa53_v1_5": {"name": "cpu_cortexa53",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa53_v1_5": {"name": "cpu_cortexa53",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa53_v1_5": {"name": "cpu_cortexa53",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa53_v1_5": {"name": "cpu_cortexa53",
"version": "1.5",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexr5_v1_4": {"name": "cpu_cortexr5",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexr5_v1_4": {"name": "cpu_cortexr5",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pmu_0": {"version": "9.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_6": {"name": "cpu",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.714
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.715
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.715
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.717
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.723
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.724
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.726
!MESSAGE XSCT Command: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:28.727
!MESSAGE XSCT command with result: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.509
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.512
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.512
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.513
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.514
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.515
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.515
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.516
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.516
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.525
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"name": "ddr_to_axis_reader_SD",
"ver": "1.0",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"name": "mux_sd_ov",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_0": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_CHROMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_LUMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_ddr_to_axis_reader_0": {"name": "ddr_to_axis_reader",
"ver": "1.0",
},
"axi_gpio_frame_intr": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_pl_reset": {"name": "gpio",
"ver": "4.3",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_afi_0": {"name": "generic",
"ver": "2.0",
},
"psu_afi_1": {"name": "generic",
"ver": "2.0",
},
"psu_afi_2": {"name": "generic",
"ver": "2.0",
},
"psu_afi_3": {"name": "generic",
"ver": "2.0",
},
"psu_afi_4": {"name": "generic",
"ver": "2.0",
},
"psu_afi_5": {"name": "generic",
"ver": "2.0",
},
"psu_afi_6": {"name": "generic",
"ver": "2.0",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.3",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.6",
},
"psu_apu": {"name": "generic",
"ver": "2.0",
},
"psu_cci_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_cci_reg": {"name": "generic",
"ver": "2.0",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.0",
},
"psu_crl_apb": {"name": "generic",
"ver": "2.0",
},
"psu_csudma": {"name": "csudma",
"ver": "1.2",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_phy": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.1",
},
"psu_dp": {"name": "avbuf",
"ver": "2.1",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.0",
},
"psu_efuse": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"psu_gpu": {"name": "generic",
"ver": "2.0",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.6",
},
"psu_iou_scntr": {"name": "generic",
"ver": "2.0",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "2.0",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ipi_0": {"name": "ipipsu",
"ver": "2.3",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_mbistjtag": {"name": "generic",
"ver": "2.0",
},
"psu_message_buffers": {"name": "generic",
"ver": "2.0",
},
"psu_ocm": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "2.0",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_rpu": {"name": "generic",
"ver": "2.0",
},
"psu_rsa": {"name": "generic",
"ver": "2.0",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.5",
},
"psu_sd_0": {"name": "sdps",
"ver": "3.4",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.4",
},
"psu_serdes": {"name": "generic",
"ver": "2.0",
},
"psu_siou": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_reg": {"name": "generic",
"ver": "2.0",
},
"psu_spi_0": {"name": "spips",
"ver": "3.0",
},
"psu_spi_1": {"name": "spips",
"ver": "3.0",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.5",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.6",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.6",
},
"psu_usb_0": {"name": "generic",
"ver": "2.0",
},
"psu_usb_1": {"name": "generic",
"ver": "2.0",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.4",
},
"psu_usb_xhci_1": {"name": "usbpsu",
"ver": "1.4",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.0",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.0",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "1.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.526
!MESSAGE XSCT Command: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.527
!MESSAGE XSCT command with result: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.904
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.907
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.908
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.909
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:29.966
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.004
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.049
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.054
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v1_4": {"name": "libmetal",
"version": "1.4",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/sw_services/libmetal_v1_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psu_cortexa53 microblaze",
},
"lwip202_v1_0": {"name": "lwip202",
"version": "1.0",
"desc": "lwip202 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/sw_services/lwip202_v1_0",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"openamp_v1_5": {"name": "openamp",
"version": "1.5",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/sw_services/openamp_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5",
},
"xilffs_v3_8": {"name": "xilffs",
"version": "3.8",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilffs_v3_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilflash_v4_4": {"name": "xilflash",
"version": "4.4",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilflash_v4_4",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilfpga_v4_0": {"name": "xilfpga",
"version": "4.0",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilfpga_v4_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_10": {"name": "xilisf",
"version": "5.10",
"desc": "Xilinx In-system and Serial Flash Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilisf_v5_10",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilmfs_v2_3": {"name": "xilmfs",
"version": "2.3",
"desc": "Xilinx Memory File System",
"compilerflags": "",
"linkerflags": "",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilmfs_v2_3",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilpm_v2_3": {"name": "xilpm",
"version": "2.3",
"desc": "Power Management API Library for ZynqMP",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilpm_v2_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilrsa_v1_5": {"name": "xilrsa",
"version": "1.5",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilrsa_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v3_0": {"name": "xilsecure",
"version": "3.0",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilsecure_v3_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilskey_v6_4": {"name": "xilskey",
"version": "6.4",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_services/xilskey_v6_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.055
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.056
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.056
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.057
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.103
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:30.111
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"name": "ddr_to_axis_reader_SD",
"ver": "1.0",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"name": "mux_sd_ov",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_0": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_CHROMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_LUMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_ddr_to_axis_reader_0": {"name": "ddr_to_axis_reader",
"ver": "1.0",
},
"axi_gpio_frame_intr": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_pl_reset": {"name": "gpio",
"ver": "4.3",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_afi_0": {"name": "generic",
"ver": "2.0",
},
"psu_afi_1": {"name": "generic",
"ver": "2.0",
},
"psu_afi_2": {"name": "generic",
"ver": "2.0",
},
"psu_afi_3": {"name": "generic",
"ver": "2.0",
},
"psu_afi_4": {"name": "generic",
"ver": "2.0",
},
"psu_afi_5": {"name": "generic",
"ver": "2.0",
},
"psu_afi_6": {"name": "generic",
"ver": "2.0",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.3",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.6",
},
"psu_apu": {"name": "generic",
"ver": "2.0",
},
"psu_cci_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_cci_reg": {"name": "generic",
"ver": "2.0",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.0",
},
"psu_crl_apb": {"name": "generic",
"ver": "2.0",
},
"psu_csudma": {"name": "csudma",
"ver": "1.2",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_phy": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.1",
},
"psu_dp": {"name": "avbuf",
"ver": "2.1",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.0",
},
"psu_efuse": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"psu_gpu": {"name": "generic",
"ver": "2.0",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.6",
},
"psu_iou_scntr": {"name": "generic",
"ver": "2.0",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "2.0",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ipi_0": {"name": "ipipsu",
"ver": "2.3",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_mbistjtag": {"name": "generic",
"ver": "2.0",
},
"psu_message_buffers": {"name": "generic",
"ver": "2.0",
},
"psu_ocm": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "2.0",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_rpu": {"name": "generic",
"ver": "2.0",
},
"psu_rsa": {"name": "generic",
"ver": "2.0",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.5",
},
"psu_sd_0": {"name": "sdps",
"ver": "3.4",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.4",
},
"psu_serdes": {"name": "generic",
"ver": "2.0",
},
"psu_siou": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_reg": {"name": "generic",
"ver": "2.0",
},
"psu_spi_0": {"name": "spips",
"ver": "3.0",
},
"psu_spi_1": {"name": "spips",
"ver": "3.0",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.5",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.6",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.6",
},
"psu_usb_0": {"name": "generic",
"ver": "2.0",
},
"psu_usb_1": {"name": "generic",
"ver": "2.0",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.4",
},
"psu_usb_xhci_1": {"name": "usbpsu",
"ver": "1.4",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.0",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.0",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "1.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:35.381
!MESSAGE XSCT Command: [::hsi::utils::add_library_to_sw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -name xilffs -ver 3.8], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:35.383
!MESSAGE XSCT command with result: [::hsi::utils::add_library_to_sw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -name xilffs -ver 3.8], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:35.384
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:35.427
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:38.763
!MESSAGE XSCT Command: [::hsi::utils::set_comp_param -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -parameter stdin -value "psu_uart_1"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:38.765
!MESSAGE XSCT command with result: [::hsi::utils::set_comp_param -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -parameter stdin -value "psu_uart_1"], Result: [null, psu_uart_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:39.867
!MESSAGE XSCT Command: [::hsi::utils::set_comp_param -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -parameter stdout -value "psu_uart_1"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:39.871
!MESSAGE XSCT command with result: [::hsi::utils::set_comp_param -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -parameter stdout -value "psu_uart_1"], Result: [null, psu_uart_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.550
!MESSAGE XSCT Command: [::hsi::utils::update_mss -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mss /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.552
!MESSAGE XSCT command with result: [::hsi::utils::update_mss -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mss /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.565
!MESSAGE XSCT Command: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.566
!MESSAGE XSCT command with result: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.583
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.587
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.588
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.589
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.597
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:40.746
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.464
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.465
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.465
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.467
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.484
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.486
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.486
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.492
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"xilffs": "3.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.571
!MESSAGE XSCT Command: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:41.573
!MESSAGE XSCT command with result: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.134
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.138
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.139
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.140
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.141
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.142
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.142
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.144
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"xilffs": "3.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.150
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.166
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"OV7670_GRAYSCALE_TO_AXIS_ddr_to_axis_reader_SD_0": {"name": "ddr_to_axis_reader_SD",
"ver": "1.0",
},
"OV7670_GRAYSCALE_TO_AXIS_mux_sd_ov_1": {"name": "mux_sd_ov",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_0": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_CHROMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_axis_to_ddr_writer_LUMA": {"name": "axis_to_ddr_writer",
"ver": "1.0",
},
"VDMA_ddr_to_axis_reader_0": {"name": "ddr_to_axis_reader",
"ver": "1.0",
},
"axi_gpio_frame_intr": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_pl_reset": {"name": "gpio",
"ver": "4.3",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_afi_0": {"name": "generic",
"ver": "2.0",
},
"psu_afi_1": {"name": "generic",
"ver": "2.0",
},
"psu_afi_2": {"name": "generic",
"ver": "2.0",
},
"psu_afi_3": {"name": "generic",
"ver": "2.0",
},
"psu_afi_4": {"name": "generic",
"ver": "2.0",
},
"psu_afi_5": {"name": "generic",
"ver": "2.0",
},
"psu_afi_6": {"name": "generic",
"ver": "2.0",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.3",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.6",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.6",
},
"psu_apu": {"name": "generic",
"ver": "2.0",
},
"psu_cci_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_cci_reg": {"name": "generic",
"ver": "2.0",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.0",
},
"psu_crl_apb": {"name": "generic",
"ver": "2.0",
},
"psu_csudma": {"name": "csudma",
"ver": "1.2",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_phy": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.1",
},
"psu_dp": {"name": "avbuf",
"ver": "2.1",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.0",
},
"psu_efuse": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.5",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.5",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"psu_gpu": {"name": "generic",
"ver": "2.0",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.6",
},
"psu_iou_scntr": {"name": "generic",
"ver": "2.0",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "2.0",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "2.0",
},
"psu_ipi_0": {"name": "ipipsu",
"ver": "2.3",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "2.0",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "2.0",
},
"psu_mbistjtag": {"name": "generic",
"ver": "2.0",
},
"psu_message_buffers": {"name": "generic",
"ver": "2.0",
},
"psu_ocm": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "2.0",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "2.0",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "2.0",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "2.0",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "3.9",
},
"psu_rpu": {"name": "generic",
"ver": "2.0",
},
"psu_rsa": {"name": "generic",
"ver": "2.0",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.5",
},
"psu_sd_0": {"name": "sdps",
"ver": "3.4",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.4",
},
"psu_serdes": {"name": "generic",
"ver": "2.0",
},
"psu_siou": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "2.0",
},
"psu_smmu_reg": {"name": "generic",
"ver": "2.0",
},
"psu_spi_0": {"name": "spips",
"ver": "3.0",
},
"psu_spi_1": {"name": "spips",
"ver": "3.0",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.5",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.5",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.6",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.6",
},
"psu_usb_0": {"name": "generic",
"ver": "2.0",
},
"psu_usb_1": {"name": "generic",
"ver": "2.0",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.4",
},
"psu_usb_xhci_1": {"name": "usbpsu",
"ver": "1.4",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.0",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.0",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "1.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.168
!MESSAGE XSCT Command: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.171
!MESSAGE XSCT command with result: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.199
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.204
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.209
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.211
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.238
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.240
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.244
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.249
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"xilffs": "3.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.320
!MESSAGE XSCT Command: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:42.321
!MESSAGE XSCT command with result: [::hsi::utils::closesw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.091
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.601
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.603
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.606
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.608
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.612
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.614
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.621
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.624
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.629
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.630
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.640
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.641
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.648
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.650
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.656
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.657
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.663
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.665
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.670
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.672
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.678
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.680
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.684
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.685
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.689
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.691
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.694
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.696
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.703
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.704
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.710
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.711
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.718
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.720
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.725
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.727
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.731
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.732
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.739
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.740
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.744
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.745
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.749
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.755
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.757
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.760
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.762
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.767
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.769
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.776
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.777
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.781
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.783
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.786
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.788
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.794
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.796
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.800
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.802
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:44.803
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.151
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.153
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.155
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.156
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.345
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.347
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.349
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.349
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.349
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.349
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.350
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.350
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.350
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.350
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.350
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.596
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.597
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.598
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.887
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.888
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:45.890
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:46.079
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:46.081
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:46.082
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:46.667
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:46.669
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:46.670
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:47.131
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:47.133
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:47.134
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:47.683
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:47.685
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:47.686
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:48.158
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:48.159
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:48.161
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:48.629
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:48.631
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:48.633
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.281
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.282
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.282
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.284
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.284
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.288
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.289
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.290
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.328
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "psu_iou_scntr",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.333
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.334
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.336
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.337
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.337
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.338
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.339
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.341
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.342
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.342
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.342
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.342
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.344
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:49.344
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.382
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "psu_iou_scntr",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.387
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.388
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.388
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.389
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.394
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.395
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.396
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.434
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.436
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.523
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.524
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:49.611
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:50.386
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:50.386
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:50.386
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:50.459
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:50.461
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:50.462
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.188
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.190
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.191
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.456
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.458
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.459
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.539
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.540
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.540
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.575
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.575
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.661
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.663
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.664
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.677
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.677
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.764
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.765
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.860
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:51.861
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.975
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.976
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:51.978
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.052
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.053
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.118
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.120
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.121
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.125
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.126
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.128
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.573
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.574
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.577
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.644
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.645
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.819
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.821
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.821
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:52.821
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.876
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.877
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.948
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:52.949
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:53.092
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:53.093
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:53.216
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:53.216
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:53.217
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:53.217
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:53.332
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:53.333
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.095
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.095
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.095
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.095
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.140
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.141
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.141
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.217
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.218
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.220
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.513
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.515
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.516
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.834
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.837
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.837
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.839
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.841
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:54.842
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.136
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.138
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.138
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.234
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.235
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.236
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.236
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.236
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:55.236
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.020
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.022
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.023
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.242
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.244
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.245
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.888
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.890
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:56.891
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.665
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.666
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.667
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.715
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.717
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.718
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.858
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.858
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.859
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.859
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.860
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.860
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.860
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.861
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.861
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.861
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.861
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:57.861
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:57.863
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:57.863
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.360
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.361
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.390
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.391
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.421
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.422
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.451
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.452
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.772
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:58.773
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:59.046
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:59.047
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:59.073
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2020-07-27 16:11:59.083
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:59.221
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:59.222
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:59.365
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:11:59.366
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:06.686
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.954
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.956
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.967
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/temp1595859126680/system.hdf], Result: [null, {"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_can_0": {"hier_name": "ps7_can_0",
"type": "ps7_can",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.970
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.976
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /tmp/temp1595859126680/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_0": {"name": "freertos10_xilinx",
"version": "1.0",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_0",
},
"standalone_v6_6": {"name": "standalone",
"version": "6.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/bsp/standalone_v6_6",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.979
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.980
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:07.980
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.009
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.009
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.010
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.010
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.011
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.011
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.048
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.049
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.079
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.087
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.116
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.117
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.118
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.121
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.122
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1595859126680/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.122
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:08.155
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1595859126680/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.763
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.767
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.767
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.769
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.769
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.812
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.813
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.816
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.816
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.817
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.818
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.856
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.857
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.857
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.858
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.858
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.859
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.895
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.896
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch 32], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.983
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch 32], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:09.991
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch 32], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.077
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch 32], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.079
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.080
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.080
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.081
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.082
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.124
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.124
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.125
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.125
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.127
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.127
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.168
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.169
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.170
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.170
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:10.246
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.319
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.320
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.321
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.322
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.323
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.367
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.368
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.369
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.369
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.370
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.371
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.419
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.420
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.421
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.422
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.509
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.510
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.510
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.511
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.597
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.599
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.600
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.600
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.686
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.686
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.687
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.687
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.688
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.688
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.727
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.728
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.804
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.812
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.888
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.890
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.891
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.891
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.893
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.893
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.934
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.935
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.936
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.936
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.937
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.937
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.981
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"psu_cortexa53_0": {"archiver": {"category": "",
"value": "aarch64-none-elf-ar",
"default": "aarch64-none-elf-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "aarch64-none-elf-gcc",
"default": "aarch64-none-elf-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"exec_mode": {"category": "",
"value": "aarch64",
"default": "aarch64",
"type": "enum",
"desc": "Execution mode of the processor - aarch32 vs aarch64",
"permit": "",
"options": {"AARCH32": "aarch32",
"AARCH64": "aarch64",
},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -Wall -Wextra",
"default": "-g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs",
},
"stdin": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.982
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.983
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:21.983
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.061
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.061
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.062
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.062
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.138
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.139
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.140
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.140
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.219
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.223
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.224
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.224
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.301
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.302
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.302
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.303
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:22.376
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.022
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.024
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.024
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.026
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.026
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.028
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.028
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.029
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.029
!MESSAGE XSCT Command: [::hsi::utils::opensw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.030
!MESSAGE XSCT command with result: [::hsi::utils::opensw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.030
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:28.046
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.325
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.327
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.327
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.330
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.330
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.332
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.332
!MESSAGE XSCT Command: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.333
!MESSAGE XSCT command with result: [::hsi::utils::openhw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.333
!MESSAGE XSCT Command: [::hsi::utils::opensw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.334
!MESSAGE XSCT command with result: [::hsi::utils::opensw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.334
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:32.352
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -os standalone -processor psu_cortexa53_0 -app hello_world -sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:41.484
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:41.486
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:41.486
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:41.487
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "6.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-07-27 16:12:42.623
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2_bsp_0/system.mss], Thread: main
