# ðŸ§© Verification of I2C Multiple-Bus (I2CMB) Master with Wishbone Interface
> Complete SystemVerilog verification of a multi-bus IÂ²C Master with Wishbone interface, achieving full coverage closure through a layered UVM-style environment.

This project demonstrates the functional verification of an IÂ²C Multiple-Bus (I2CMB) Master â€” an IP core that bridges a Wishbone bus interface with multiple IÂ²C serial buses.
Developed as part of ECE 745 â€“ ASIC Verification at North Carolina State University, this work implements the full verification lifecycle using SystemVerilog and the NCSU UVM-style base class library, including interface verification, layered testbench construction, coverage planning, and closure.

---
## Repository Structure
```bash
I2CMB-Verification/
â”œâ”€â”€ assets/                          # Images, figures, and waveform snapshots used in README
â”‚
â”œâ”€â”€ docs/                            # Design documents, protocol specs, and test plan
â”‚   â”œâ”€â”€ i2cmb_mb.pdf                 # OpenCores I2C Multiple Bus Controller specification
â”‚   â”œâ”€â”€ i2cmb_test_plan.xlsx         # Functional test plan with coverage matrix
â”‚   â”œâ”€â”€ UM10204_I2C_Specification.pdf # NXP I2C-bus specification and user manual (official protocol reference)
â”‚   â””â”€â”€ AN1602_I2C_Basics.pdf        # Application note explaining I2C protocol fundamentals
â”‚
â”œâ”€â”€ project_benches/                 # Complete project setup for simulation
â”‚   â”œâ”€â”€ rtl/                         # RTL source files (VHDL) for I2CMB DUT
â”‚   â”œâ”€â”€ sim/                         # Simulation scripts, makefiles, and regression setup
â”‚   â””â”€â”€ testbench/                   # Top-level testbench connecting env, agents, and DUT
â”‚
â”œâ”€â”€ verification_ip/                 # Reusable Verification IP components
â”‚   â”œâ”€â”€ environment_packages/        # Environment, predictor, scoreboard, config classes
â”‚   â”‚   â””â”€â”€ i2cmb_env_pkg/
â”‚   â”‚
â”‚   â”œâ”€â”€ interface_packages/          # Protocol-specific agents and interfaces
â”‚   â”‚   â”œâ”€â”€ common_pkg/              # Shared typedefs and utility classes
â”‚   â”‚   â”œâ”€â”€ i2c_pkg/                 # IÂ²C slave interface agent
â”‚   â”‚   â””â”€â”€ wb_pkg/                  # Wishbone master interface agent
â”‚   â”‚
â”‚   â””â”€â”€ ncsu_pkg/                    # Base classes and macros from NCSU verification framework
â”‚       â”œâ”€â”€ src/
â”‚       â”œâ”€â”€ Makefile
â”‚       â”œâ”€â”€ ncsu_macros.svh
â”‚       â””â”€â”€ ncsu_pkg.sv
â”‚
â””â”€â”€ README.md                        # Detailed project documentation and usage guide
```

## Objective
To verify that the I2CMB Master correctly performs Wishbone-to-IÂ²C transactions while ensuring protocol compliance, reliable multi-bus operation, and proper handling of arbitration and error conditions.

### Verification Goals
- Validate Wishbone protocol timing and register-level operations.
- Ensure IÂ²C protocol compliance â€“ Start/Stop sequences, ACK/NACK, data phase, and arbitration.
- Verify correct bus switching among up to 16 IÂ²C buses.
- Check FSM transitions, command responses, and error signaling.
- Complete functional coverage closure with randomized and directed tests.

## DUT (Design Under Test)
The I2CMB Master (iicmb_m_wb.vhd) acts as a Wishbone slave and a multi-bus IÂ²C master, capable of driving several independent IÂ²C buses.
It asserts an interrupt upon completion or error of transactions.
<p align="center"> <img src="./assets/i2cmb_wishbone_i2c_interfacing.png" width="480"/> <br><em>Figure 1 â€“ I2CMB master interfacing a Wishbone slave with multiple IÂ²C buses and interrupt signaling.</em> </p>

### Internal Architecture
The DUT integrates several key sub-modules:
- wishbone.vhd â€“ Adapts the Wishbone bus to internal register commands.
- regblock.vhd â€“ Implements four memory-mapped control/status registers.
- iicmb_m.vhd â€“ Central controller integrating:
    - Byte-level FSM (mbyte.vhd) â€“ Handles high-level IÂ²C operations (Start, Stop, Read, Write, Set Bus, Wait).
    - Bit-level FSM (mbit.vhd) â€“ Generates SCL/SDA waveforms for each bit transfer.
    - conditioner_mux.vhd â€“ Selects active IÂ²C bus by ID.
    - filter.vhd â€“ Digitally filters SCL/SDA signals for glitch rejection.
    - bus_state.vhd â€“ Monitors activity on all connected buses.
<p align="center"> <img src="./assets/i2cmb_architecture.png" width="700"/> <br><em>Figure 2 â€“ Detailed internal architecture showing FSM hierarchy and bus multiplexer.</em> </p>

## Register Map (Wishbone Interface)
The design exposes four 8-bit registers accessible via the Wishbone bus â€” each serving a specific control or monitoring purpose.

| Register | Offset | Access | Description |
|-----------|:-------:|:-------:|-------------|
| **CSR (Control/Status)** | 0x00 | R/W | Enables core, controls interrupts, shows bus ID/status |
| **DPR (Data/Parameter)** | 0x01 | R/W | Holds data bytes or parameters (bus ID, etc.) |
| **CMDR (Command)** | 0x02 | R/W | Issues byte-level commands (Start, Stop, Read, Write, Set Bus) |
| **FSMR (FSM State)** | 0x03 | R | Reports byte- and bit-level FSM states |

Key bits: **E** â€“ Enable | **IE** â€“ Interrupt Enable | **BB** â€“ Bus Busy | **DON/NAK/AL/ERR** â€“ Command status.

## Top-Level Testbench
The top module instantiates the DUT along with Wishbone and IÂ²C interfaces and connects them to the test environment.
```systemverilog
module top;
  wb_if wb_if_inst();
  i2c_if i2c_if_inst();

  iicmb_m_wb dut (
    .wb_clk_i(wb_if_inst.clk),
    .wb_rst_i(wb_if_inst.rst),
    .scl(i2c_if_inst.scl),
    .sda(i2c_if_inst.sda)
  );
endmodule
```
<p align="center"> <img src="./assets/tb_top.png" width="650"/> <br><em>Figure 3 â€“ Top-level testbench connecting DUT, Wishbone bus, and IÂ²C slave model.</em> </p>

## Layered Verification Environment
A UVM-style layered testbench built on NCSU base classes separates configuration, transaction generation, monitoring, and checking.
<p align="center"> <img src="./assets/layered_tb.png" width="800"/> <br><em>Figure 4 â€“ Hierarchical environment with generator, predictor, scoreboard, and coverage blocks.</em> </p>

### Environment Components
- Wishbone Agent â€“ Generates bus transactions to access DUT registers.
- IÂ²C Agent â€“ Implements a reactive IÂ²C slave model for ACK/NACK responses.
- i2cmb_predictor â€“ Models expected IÂ²C behavior for given Wishbone commands.
- i2cmb_scoreboard â€“ Compares DUT outputs to predicted values.
- i2cmb_coverage - Collects functional coverage across commands and FSM states.
- Assertions â€“ Monitor protocol timing and handshake ordering on both buses.

Each agent extends ncsu_agent, following UVM methodology principles for driver, monitor, and configuration management.

## Test Plan Highlights
From i2cmb_test_plan.xlsx, key coverage items and directed tests:

| Category | Test / Covergroup | Purpose |
|-----------|------------------|----------|
| **Protocol Coverage** | `i2c_coverage_cg` â€“ op, addr, read/write data | Validate IÂ²C protocol transactions |
| **Register Tests** | `rw_wr_per_field`, `check_default_values`, `regfield_aliasing_test` | Check permissions, defaults, and isolation |
| **Assertions** | `assert_irq_check`, `check_start`, `ack_check` | Ensure correct IRQ, START, and ACK/NACK behavior |
| **Functional Tests** | `i2cmb_generator_test`, `check_base_test` | Verify Wishbone â†’ IÂ²C data flow |
| **Coverage Models** | `i2cmb_coverage_cg`, `scbd_coverage_cg` | Monitor done bit, core enable, and scoreboard matches |
| **FSM Checks** | `fsmr_check`, FSM bit/byte coverage | Confirm complete FSM traversal |
| **Stress Regression** | Randomized tests + multiple seeds | Ensure robust bus switching and error recovery |

## Simulation Setup
To compile, run, and merge coverage results for the I2CMB verification environment using Mentor QuestaSim.
### Steps to Run
``` bash
cd project_benches/sim

# Compile and run the default test
make run_cli

# Run specific testcases
make run_cli GEN_TRANS_TYPE=i2cmb_generator
make run_cli GEN_TRANS_TYPE=rw_wr_per_field
make run_cli GEN_TRANS_TYPE=check_default_values
make run_cli GEN_TRANS_TYPE=fsmr_check
make run_cli GEN_TRANS_TYPE=regfield_aliasing_test
make run_cli GEN_TRANS_TYPE=check_base_test

# Merge and view coverage
make merge_coverage
make view_coverage
``` 
### Regression and Automation
``` bash
# Execute full regression (runs all tests + merges UCDB)
make regress
```
### Manual Compile and Debug Flow
``` bash
# Clean existing work libraries and logs
make clean

# Compile all RTL and testbench components
make compile

# Launch simulation interactively with waveform debugging
make simulate
```

## Verification Results
The verification environment achieved full coverage closure across all functional domains and regression scenarios:
- Full functional and code coverage closure achieved.
- Assertions and coverpoints mapped to UCDB for traceability.
- Automated regression using regress.sh merged coverage and generated reports.
- DUT verified for protocol, register, and FSM correctness per specification.

---
### References
- OpenCores I2C Multiple Bus Controller Specification
- **UM10204 â€“ _I2C-bus Specification and User Manual_, Rev. 6, NXP Semiconductors (2014)** â€“ the official standard defining IÂ²C electrical and timing behavior, multi-master arbitration, start/stop conditions, acknowledge bits, and protocol extensions.
- **AN1602 â€“ _I2C Basics_, Excelsys Technologies (2013)** â€“ an application note explaining IÂ²C signaling (SDA/SCL), byte transfer, arbitration, and acknowledgment rules with practical diagrams.
- ECE 745 â€“ ASIC Verification, North Carolina State University

---
**Author:** Vishnuvardhan Chilukoti  
**Course:** ECE 745 â€“ ASIC Verification, North Carolina State University  
**Email:** vchiluk3@gmail.com



