// Seed: 622133153
module module_0 (
    input tri id_0,
    input tri id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    input wire id_6
    , id_12,
    output wand id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri0 id_10
);
endmodule
module module_1 #(
    parameter id_16 = 32'd94,
    parameter id_5  = 32'd24,
    parameter id_8  = 32'd56,
    parameter id_9  = 32'd50
) (
    output supply0 id_0
    , id_7,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4#(
        ._id_8(1 !== 1),
        ._id_9(-1),
        .id_10(-1),
        .id_11(1)
    ),
    input supply0 _id_5
);
  supply1 id_12 = -1;
  logic [-1 'b0 : id_8] id_13;
  parameter id_14 = -1 - 1;
  supply0 id_15 = 1 - id_9;
  integer _id_16 = 1;
  wire [id_16 : id_5] id_17 = 1 == 1'h0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_9 = 0;
  assign id_10 = 1'd0;
  supply0 [1 : id_16  /  id_8] id_18 = 1, id_19 = -1;
  wire id_20 = id_16;
  logic id_21;
  wire id_22 = id_22;
  supply0 [id_9 : id_9] id_23 = -1;
  wor id_24 = 1;
endmodule
