// Seed: 4103736138
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    output tri id_8,
    input tri1 id_9,
    output wire id_10,
    output supply1 id_11
);
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_3 = 32'd64
) (
    input uwire _id_0,
    output supply0 id_1,
    input wand id_2,
    input wor _id_3
    , id_33,
    output wand id_4,
    input tri1 id_5,
    input wand id_6,
    input tri1 id_7,
    output wor id_8,
    output uwire id_9,
    output supply1 id_10,
    input tri id_11,
    output wor id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri id_16,
    input uwire id_17,
    input supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output supply0 id_21,
    input tri1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input uwire id_25,
    input supply1 id_26,
    input tri0 id_27,
    output supply0 id_28,
    input wire id_29,
    output tri1 id_30,
    input wand id_31
);
  wire [-1 : id_3] id_34;
  assign id_33[id_0] = id_18;
  module_0 modCall_1 (
      id_6,
      id_24,
      id_29,
      id_6,
      id_2,
      id_5,
      id_15,
      id_2,
      id_30,
      id_31,
      id_30,
      id_9
  );
  assign modCall_1.id_4 = 0;
  assign id_10 = 1;
endmodule
