{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585468557727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585468557727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 10:55:57 2020 " "Processing started: Sun Mar 29 10:55:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585468557727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585468557727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585468557727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1585468558111 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" top.v(184) " "Verilog HDL syntax error at top.v(184) near text \"'1\";  expecting \";\"" {  } { { "top.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/top.v" 184 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585468570213 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" top.v(188) " "Verilog HDL syntax error at top.v(188) near text \"'1\";  expecting \";\"" {  } { { "top.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/top.v" 188 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585468570213 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" top.v(192) " "Verilog HDL syntax error at top.v(192) near text \"'1\";  expecting \";\"" {  } { { "top.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/top.v" 192 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585468570213 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.v(1) " "Ignored design unit \"top\" at top.v(1) due to previous errors" {  } { { "top.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1585468570213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 0 0 " "Found 0 design units, including 0 entities, in source file top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file dcd_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcd_2_to_4 " "Found entity 1: dcd_2_to_4" {  } { { "dcd_2_to_4.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/dcd_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd_3_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file dcd_3_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcd_3_to_8 " "Found entity 1: dcd_3_to_8" {  } { { "dcd_3_to_8.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/dcd_3_to_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file dcd_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcd_4_to_16 " "Found entity 1: dcd_4_to_16" {  } { { "dcd_4_to_16.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/dcd_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/mux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_to_1 " "Found entity 1: mux_8_to_1" {  } { { "mux_8_to_1.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/mux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file dmux_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_2_to_4 " "Found entity 1: dmux_2_to_4" {  } { { "dmux_2_to_4.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/dmux_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux_3_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file dmux_3_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_3_to_8 " "Found entity 1: dmux_3_to_8" {  } { { "dmux_3_to_8.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/dmux_3_to_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumatorelem.v 1 1 " "Found 1 design units, including 1 entities, in source file sumatorelem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumatorelem " "Found entity 1: sumatorelem" {  } { { "sumatorelem.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/sumatorelem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_with_4.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4_with_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_with_4 " "Found entity 1: adder_4_with_4" {  } { { "adder_4_with_4.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/adder_4_with_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8_with_8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_8_with_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8_with_8 " "Found entity 1: adder_8_with_8" {  } { { "adder_8_with_8.v" "" { Text "C:/Users/Andrei/Documents/CID/tema 20200402/adder_8_with_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585468570230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585468570230 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585468570251 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 29 10:56:10 2020 " "Processing ended: Sun Mar 29 10:56:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585468570251 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585468570251 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585468570251 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585468570251 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 6 s 1  " "Quartus II Flow was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585468570816 ""}
