# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Asynch_Up_Ctr_4bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Asynch_Up_Ctr_4bit.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:04 on Nov 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Asynch_Up_Ctr_4bit.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Asynch_Up_Ctr_4bit
# -- Compiling architecture STRUCT of Asynch_Up_Ctr_4bit
# End time: 21:32:04 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/JK_FF.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:04 on Nov 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/JK_FF.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity JK_FF
# -- Compiling architecture BHV of JK_FF
# End time: 21:32:04 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Asynch_Up_Ctr_4bit.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:04 on Nov 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Asynch_Up_Ctr_4bit.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Asynch_Up_Ctr_4bit
# -- Compiling architecture STRUCT of Asynch_Up_Ctr_4bit
# End time: 21:32:04 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:05 on Nov 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture TB_BHV of Testbench
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Testbench.vhdl(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Testbench.vhdl(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:32:05 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 21:32:05 on Nov 04,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(tb_bhv)
# Loading work.asynch_up_ctr_4bit(struct)
# Loading work.jk_ff(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Sim ended
#    Time: 400 ns  Iteration: 0  Process: /testbench/end_sim File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Testbench.vhdl
# Break in Process end_sim at C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-II/Asynch_Up_Ctr_4bit/Testbench.vhdl line 33
# End time: 21:32:23 on Nov 04,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
