module top_module (
    input clk,
    input [7:0] in,
    output [7:0] anyedge
);
	reg [7:0] prev;
    always @(posedge clk) begin
        anyedge<=(in&~prev)|(~in&prev);//detects 0â†’1 AND 1->0 transitions of clk
        prev<=in;//updates previous state
    end
endmodule