{"James R. Larus": [["Programming the cloud", ["James R. Larus"], "https://doi.org/10.1109/HPCA.2011.5749711", "hpca", 2011]], "Krishna K. Rangan": [["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", "hpca", 2011]], "Michael D. Powell": [["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", "hpca", 2011]], "Gu-Yeon Wei": [["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", "hpca", 2011]], "David M. Brooks": [["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", "hpca", 2011]], "Rakesh Ranjan": [["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", "hpca", 2011]], "Fernando Latorre": [["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", "hpca", 2011]], "Pedro Marcuello": [["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", "hpca", 2011]], "Antonio Gonzalez": [["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", "hpca", 2011], ["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", "hpca", 2011]], "Wilson W. L. Fung": [["Thread block compaction for efficient SIMT control flow", ["Wilson W. L. Fung", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2011.5749714", "hpca", 2011]], "Tor M. Aamodt": [["Thread block compaction for efficient SIMT control flow", ["Wilson W. L. Fung", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2011.5749714", "hpca", 2011]], "Hamid Reza Ghasemi": [["Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors", ["Hamid Reza Ghasemi", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2011.5749715", "hpca", 2011]], "Stark C. Draper": [["Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors", ["Hamid Reza Ghasemi", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2011.5749715", "hpca", 2011]], "Clinton Wills Smullen IV": [["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", "hpca", 2011]], "Vidyabhushan Mohan": [["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", "hpca", 2011]], "Anurag Nigam": [["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", "hpca", 2011]], "Sudhanva Gurumurthi": [["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", "hpca", 2011]], "Mircea R. Stan": [["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", "hpca", 2011]], "Abhishek Bhattacharjee": [["Shared last-level TLBs for chip multiprocessors", ["Abhishek Bhattacharjee", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2011.5749717", "hpca", 2011]], "Daniel Lustig": [["Shared last-level TLBs for chip multiprocessors", ["Abhishek Bhattacharjee", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2011.5749717", "hpca", 2011]], "Margaret Martonosi": [["Shared last-level TLBs for chip multiprocessors", ["Abhishek Bhattacharjee", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2011.5749717", "hpca", 2011]], "Geoffrey Blake": [["Bloom Filter Guided Transaction Scheduling", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2011.5749718", "hpca", 2011]], "Ronald G. Dreslinski": [["Bloom Filter Guided Transaction Scheduling", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2011.5749718", "hpca", 2011]], "Trevor N. Mudge": [["Bloom Filter Guided Transaction Scheduling", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2011.5749718", "hpca", 2011]], "Mojtaba Mehrara": [["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", "hpca", 2011]], "Po-Chun Hsu": [["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", "hpca", 2011]], "Mehrzad Samadi": [["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", "hpca", 2011]], "Scott A. Mahlke": [["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", "hpca", 2011], ["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", "hpca", 2011]], "Devesh Tiwari": [["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", "hpca", 2011]], "Yan Solihin": [["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", "hpca", 2011], ["Architectural framework for supporting operating system survivability", ["Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2011.5749751", "hpca", 2011]], "James Tuck": [["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", "hpca", 2011]], "Junli Gu": [["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", "hpca", 2011]], "Steven S. Lumetta": [["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", "hpca", 2011]], "Rakesh Kumar": [["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", "hpca", 2011]], "Yihe Sun": [["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", "hpca", 2011]], "Christopher Nitta": [["Addressing system-level trimming issues in on-chip nanophotonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1109/HPCA.2011.5749722", "hpca", 2011]], "Matthew K. Farrens": [["Addressing system-level trimming issues in on-chip nanophotonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1109/HPCA.2011.5749722", "hpca", 2011]], "Venkatesh Akella": [["Addressing system-level trimming issues in on-chip nanophotonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1109/HPCA.2011.5749722", "hpca", 2011]], "Dana Vantrease": [["Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols", ["Dana Vantrease", "Mikko H. Lipasti", "Nathan L. Binkert"], "https://doi.org/10.1109/HPCA.2011.5749723", "hpca", 2011]], "Mikko H. Lipasti": [["Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols", ["Dana Vantrease", "Mikko H. Lipasti", "Nathan L. Binkert"], "https://doi.org/10.1109/HPCA.2011.5749723", "hpca", 2011]], "Nathan L. Binkert": [["Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols", ["Dana Vantrease", "Mikko H. Lipasti", "Nathan L. Binkert"], "https://doi.org/10.1109/HPCA.2011.5749723", "hpca", 2011]], "Chris Fallin": [["CHIPPER: A low-complexity bufferless deflection router", ["Chris Fallin", "Chris Craik", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2011.5749724", "hpca", 2011]], "Chris Craik": [["CHIPPER: A low-complexity bufferless deflection router", ["Chris Fallin", "Chris Craik", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2011.5749724", "hpca", 2011]], "Onur Mutlu": [["CHIPPER: A low-complexity bufferless deflection router", ["Chris Fallin", "Chris Craik", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2011.5749724", "hpca", 2011]], "Jian Li": [["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", "hpca", 2011]], "Wei Huang": [["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", "hpca", 2011]], "Charles Lefurgy": [["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", "hpca", 2011]], "Lixin Zhang": [["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", "hpca", 2011], ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", "hpca", 2011]], "Wolfgang E. Denzel": [["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", "hpca", 2011]], "Richard R. Treumann": [["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", "hpca", 2011]], "Kun Wang": [["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", "hpca", 2011], ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", "hpca", 2011]], "Michael Ferdman": [["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", "hpca", 2011]], "Pejman Lotfi-Kamran": [["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", "hpca", 2011]], "Ken Balet": [["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", "hpca", 2011]], "Babak Falsafi": [["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", "hpca", 2011]], "Hung-Wei Tseng": [["Data-triggered threads: Eliminating redundant computation", ["Hung-Wei Tseng", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749727", "hpca", 2011]], "Dean M. Tullsen": [["Data-triggered threads: Eliminating redundant computation", ["Hung-Wei Tseng", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749727", "hpca", 2011], ["Fast thread migration via cache working set prediction", ["Jeffery A. Brown", "Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749728", "hpca", 2011]], "Jeffery A. Brown": [["Fast thread migration via cache working set prediction", ["Jeffery A. Brown", "Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749728", "hpca", 2011]], "Leo Porter": [["Fast thread migration via cache working set prediction", ["Jeffery A. Brown", "Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749728", "hpca", 2011]], "Chao Li": [["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", "hpca", 2011]], "Wangyuan Zhang": [["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", "hpca", 2011], ["Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system", ["Madhura Joshi", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749742", "hpca", 2011]], "Chang-Burm Cho": [["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", "hpca", 2011]], "Tao Li": [["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", "hpca", 2011], ["Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system", ["Madhura Joshi", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749742", "hpca", 2011]], "Kathryn S. McKinley": [["How's the parallel computing revolution going?", ["Kathryn S. McKinley"], "https://doi.org/10.1109/HPCA.2011.5749730", "hpca", 2011]], "Bruce R. Childers": [["CloudCache: Expanding and shrinking private caches", ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2011.5749731", "hpca", 2011]], "Shekhar Srikantaiah": [["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", "hpca", 2011]], "Emre Kultursay": [["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", "hpca", 2011]], "Tao Zhang": [["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", "hpca", 2011]], "Mahmut T. Kandemir": [["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", "hpca", 2011]], "Mary Jane Irwin": [["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", "hpca", 2011]], "Yuan Xie": [["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", "hpca", 2011]], "R. Manikantan": [["NUcache: An efficient multicore cache organization based on Next-Use distance", ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "https://doi.org/10.1109/HPCA.2011.5749733", "hpca", 2011]], "Kaushik Rajan": [["NUcache: An efficient multicore cache organization based on Next-Use distance", ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "https://doi.org/10.1109/HPCA.2011.5749733", "hpca", 2011]], "R. Govindarajan": [["NUcache: An efficient multicore cache organization based on Next-Use distance", ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "https://doi.org/10.1109/HPCA.2011.5749733", "hpca", 2011]], "Guangdeng Liao": [["A new server I/O architecture for high speed networks", ["Guangdeng Liao", "Xia Zhu", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.2011.5749734", "hpca", 2011]], "Xia Zhu": [["A new server I/O architecture for high speed networks", ["Guangdeng Liao", "Xia Zhu", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.2011.5749734", "hpca", 2011]], "Laxmi N. Bhuyan": [["A new server I/O architecture for high speed networks", ["Guangdeng Liao", "Xia Zhu", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.2011.5749734", "hpca", 2011]], "Feng Chen": [["Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing", ["Feng Chen", "Rubao Lee", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2011.5749735", "hpca", 2011]], "Rubao Lee": [["Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing", ["Feng Chen", "Rubao Lee", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2011.5749735", "hpca", 2011]], "Xiaodong Zhang": [["Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing", ["Feng Chen", "Rubao Lee", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2011.5749735", "hpca", 2011]], "Qing Yang": [["I-CASH: Intelligently Coupled Array of SSD and HDD", ["Qing Yang", "Jin Ren"], "https://doi.org/10.1109/HPCA.2011.5749736", "hpca", 2011]], "Jin Ren": [["I-CASH: Intelligently Coupled Array of SSD and HDD", ["Qing Yang", "Jin Ren"], "https://doi.org/10.1109/HPCA.2011.5749736", "hpca", 2011]], "Niti Madan": [["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", "hpca", 2011]], "Alper Buyuktosunoglu": [["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", "hpca", 2011], ["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", "hpca", 2011]], "Pradip Bose": [["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", "hpca", 2011], ["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", "hpca", 2011]], "Murali Annavaram": [["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", "hpca", 2011]], "Xiangyong Ouyang": [["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", "hpca", 2011]], "David W. Nellans": [["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", "hpca", 2011]], "Robert Wipfel": [["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", "hpca", 2011]], "David Flynn": [["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", "hpca", 2011]], "Dhabaleswar K. Panda": [["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", "hpca", 2011]], "Rui Hou": [["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", "hpca", 2011]], "Michael C. Huang": [["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", "hpca", 2011]], "Hubertus Franke": [["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", "hpca", 2011]], "Yi Ge": [["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", "hpca", 2011]], "Xiaotao Chang": [["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", "hpca", 2011]], "Javier Carretero": [["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", "hpca", 2011]], "Xavier Vera": [["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", "hpca", 2011]], "Jaume Abella": [["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", "hpca", 2011]], "Tanausu Ramirez": [["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", "hpca", 2011]], "Matteo Monchiero": [["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", "hpca", 2011]], "Derek Hower": [["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", "hpca", 2011]], "Polina Dudnik": [["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", "hpca", 2011]], "Mark D. Hill": [["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", "hpca", 2011], ["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", "hpca", 2011]], "David A. Wood": [["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", "hpca", 2011], ["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", "hpca", 2011]], "Madhura Joshi": [["Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system", ["Madhura Joshi", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749742", "hpca", 2011]], "Mahmoud Said": [["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", "hpca", 2011]], "Satish Narayanasamy": [["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", "hpca", 2011]], "Zijiang Yang": [["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", "hpca", 2011]], "Jayaram Bobba": [["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", "hpca", 2011]], "Marc Lupon": [["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", "hpca", 2011]], "Yao Zhang": [["A quantitative performance analysis model for GPU architectures", ["Yao Zhang", "John D. Owens"], "https://doi.org/10.1109/HPCA.2011.5749745", "hpca", 2011]], "John D. Owens": [["A quantitative performance analysis model for GPU architectures", ["Yao Zhang", "John D. Owens"], "https://doi.org/10.1109/HPCA.2011.5749745", "hpca", 2011]], "Hans M. Jacobson": [["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", "hpca", 2011]], "Emrah Acar": [["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", "hpca", 2011]], "Richard J. Eickemeyer": [["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", "hpca", 2011]], "Michael Pellauer": [["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", "hpca", 2011]], "Michael Adler": [["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", "hpca", 2011]], "Michel A. Kinsy": [["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", "hpca", 2011]], "Angshuman Parashar": [["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", "hpca", 2011]], "Joel S. Emer": [["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", "hpca", 2011]], "Owen Anderson": [["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", "hpca", 2011]], "Emily Fortuna": [["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", "hpca", 2011]], "Luis Ceze": [["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", "hpca", 2011]], "Susan J. Eggers": [["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", "hpca", 2011]], "Behnam Robatmili": [["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", "hpca", 2011]], "Madhu Saravana Sibi Govindan": [["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", "hpca", 2011]], "Doug Burger": [["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", "hpca", 2011]], "Stephen W. Keckler": [["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", "hpca", 2011]], "Andre Seznec": [["Storage free confidence estimation for the TAGE branch predictor", ["Andre Seznec"], "https://doi.org/10.1109/HPCA.2011.5749750", "hpca", 2011], ["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", "hpca", 2011]], "Xiaowei Jiang": [["Architectural framework for supporting operating system survivability", ["Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2011.5749751", "hpca", 2011], ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Naveen Muralimanohar": [["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", "hpca", 2011]], "Jichuan Chang": [["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", "hpca", 2011]], "Parthasarathy Ranganathan": [["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", "hpca", 2011]], "Norman P. Jouppi": [["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", "hpca", 2011]], "Mattan Erez": [["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", "hpca", 2011]], "Moinuddin K. Qureshi": [["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", "hpca", 2011]], "Luis Lastras": [["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", "hpca", 2011]], "Michele Franceschini": [["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", "hpca", 2011]], "Jack Sampson": [["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", "hpca", 2011]], "Ganesh Venkatesh": [["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", "hpca", 2011]], "Nathan Goulding-Hotta": [["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", "hpca", 2011]], "Saturnino Garcia": [["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", "hpca", 2011]], "Steven Swanson": [["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", "hpca", 2011]], "Michael Bedford Taylor": [["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", "hpca", 2011]], "Venkatraman Govindaraju": [["Dynamically Specialized Datapaths for energy efficient computing", ["Venkatraman Govindaraju", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2011.5749755", "hpca", 2011]], "Chen-Han Ho": [["Dynamically Specialized Datapaths for energy efficient computing", ["Venkatraman Govindaraju", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2011.5749755", "hpca", 2011]], "Karthikeyan Sankaralingam": [["Dynamically Specialized Datapaths for energy efficient computing", ["Venkatraman Govindaraju", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2011.5749755", "hpca", 2011]], "Song Liu": [["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", "hpca", 2011]], "Brian Leung": [["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", "hpca", 2011]], "Alexander Neckar": [["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", "hpca", 2011]], "Seda Ogrenci Memik": [["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", "hpca", 2011]], "Gokhan Memik": [["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", "hpca", 2011]], "Nikos Hardavellas": [["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", "hpca", 2011]], "Asit K. Mishra": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Li Zhao": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Ravishankar R. Iyer": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Zhen Fang": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Sadagopan Srinivasan": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Srihari Makineni": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Paul Brett": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Chita R. Das": [["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", "hpca", 2011]], "Amin Ansari": [["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", "hpca", 2011]], "Shuguang Feng": [["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", "hpca", 2011]], "Shantanu Gupta": [["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", "hpca", 2011]]}