#include "output_2.h"

#define READ_RANGE(Arr, data_size, l)                                          \
  (Arr.data.range((data_size) * (l) + (data_size) - 1, (data_size) * (l)))

/****************************************************
 This file was automatically generated by Prometheus
****************************************************/
void load_vA2_for_task2(hls::stream<float4> &fifo_A2_from_off_chip_to_S2,
                        float4 vA2[50]) {
#pragma HLS inline off
  for (int i = 0; i < 50; i++) {
#pragma HLS pipeline II = 1
    fifo_A2_from_off_chip_to_S2.write(vA2[i]);
  }
}

void load_vB2_for_task2(hls::stream<float16> &fifo_B2_from_off_chip_to_S2,
                        float16 vB2[3000]) {
#pragma HLS inline off
  for (int i = 0; i < 3000; i++) {
#pragma HLS pipeline II = 1
    fifo_B2_from_off_chip_to_S2.write(vB2[i]);
  }
}

void load_vC_for_task2(hls::stream<float16> &fifo_C_from_off_chip_to_S2,
                       float16 vC[3000]) {
#pragma HLS inline off
  for (int i = 0; i < 3000; i++) {
#pragma HLS pipeline II = 1
    fifo_C_from_off_chip_to_S2.write(vC[i]);
  }
}

void load_vA3_for_task3(hls::stream<float16> &fifo_A3_from_off_chip_to_S3,
                        float16 vA3[2600]) {
#pragma HLS inline off
  for (int i = 0; i < 2600; i++) {
#pragma HLS pipeline II = 1
    fifo_A3_from_off_chip_to_S3.write(vA3[i]);
  }
}

void load_vB3_for_task3(hls::stream<float16> &fifo_B3_from_off_chip_to_S3,
                        float16 vB3[3000]) {
#pragma HLS inline off
  for (int i = 0; i < 3000; i++) {
#pragma HLS pipeline II = 1
    fifo_B3_from_off_chip_to_S3.write(vB3[i]);
  }
}

void load_vA1_for_task1(hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                        float16 vA1[2600]) {
#pragma HLS inline off
  for (int i = 0; i < 2600; i++) {
#pragma HLS pipeline II = 1
    fifo_A1_from_off_chip_to_S1.write(vA1[i]);
  }
}

void load_vB1_for_task1(hls::stream<float16> &fifo_B1_from_off_chip_to_S1,
                        float16 vB1[3120]) {
#pragma HLS inline off
  for (int i = 0; i < 3120; i++) {
#pragma HLS pipeline II = 1
    fifo_B1_from_off_chip_to_S1.write(vB1[i]);
  }
}

void store_vC_for_task2(hls::stream<float16> &fifo_C_to_off_chip,
                        float16 vC[3000]) {
#pragma HLS inline off
  for (int i = 0; i < 3000; i++) {
#pragma HLS pipeline II = 1
    vC[i] = fifo_C_to_off_chip.read();
  }
}

void store_vtmp_for_task1(hls::stream<float16> &fifo_tmp_to_off_chip,
                          float16 vtmp[3000]) {
#pragma HLS inline off
  for (int i = 0; i < 3000; i++) {
#pragma HLS pipeline II = 1
    vtmp[i] = fifo_tmp_to_off_chip.read();
  }
}

void FT0_level0(float alpha, float beta,
                hls::stream<float16> &fifo_tmp_from_task1_to_task2,
                hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                hls::stream<float16> &fifo_B1_from_off_chip_to_S1,
                hls::stream<float16> &fifo_tmp_to_off_chip) {
#pragma HLS inline off
  float B1_0[208][16];
  // FT0
#pragma HLS array_partition variable = B1_0 cyclic factor = 4 dim = 1
#pragma HLS array_partition variable = B1_0 cyclic factor = 16 dim = 2
  float B1_1[208][16];
  // FT0
#pragma HLS array_partition variable = B1_1 cyclic factor = 4 dim = 1
#pragma HLS array_partition variable = B1_1 cyclic factor = 16 dim = 2
  float A1[200][208];
#pragma HLS array_partition variable = A1 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = A1 cyclic factor = 4 dim = 2
  read_A1_FT0(A1, fifo_A1_from_off_chip_to_S1);
  read_B1_FT0(B1_0, fifo_B1_from_off_chip_to_S1, 0);
  for (int j0 = 0; j0 < 15; j0++) {
    if (j0 % 2 == 0) {
      read_B1_FT0(B1_1, fifo_B1_from_off_chip_to_S1, j0 + 1);
      FT0_level1(alpha, beta, fifo_tmp_from_task1_to_task2,
                 fifo_A1_from_off_chip_to_S1, fifo_B1_from_off_chip_to_S1,
                 fifo_tmp_to_off_chip, B1_0, A1, j0);
    } else if (j0 % 2 == 1) {
      read_B1_FT0(B1_0, fifo_B1_from_off_chip_to_S1, j0 + 1);
      FT0_level1(alpha, beta, fifo_tmp_from_task1_to_task2,
                 fifo_A1_from_off_chip_to_S1, fifo_B1_from_off_chip_to_S1,
                 fifo_tmp_to_off_chip, B1_1, A1, j0);
    }
  }
}
void compute_FT0_level1(float alpha, float beta,
                        hls::stream<float16> &fifo_tmp_from_task1_to_task2,
                        hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                        hls::stream<float16> &fifo_B1_from_off_chip_to_S1,
                        hls::stream<float16> &fifo_tmp_to_off_chip,
                        float B1[208][16], float A1[200][208], int j0, int i0,
                        float tmp_0[20][16], float tmp_1[20][16]) {
#pragma HLS inline off
#pragma HLS dataflow
  task0_intra(alpha, beta, B1, A1, j0, tmp_0, i0);
  task1_intra(alpha, beta, B1, A1, j0, tmp_0, i0);
  write_tmp_FT0(tmp_1, fifo_tmp_from_task1_to_task2, i0 - 1, j0);
  write_tmp_FT0(tmp_1, fifo_tmp_to_off_chip, i0 - 1, j0);
}

void FT0_level1(float alpha, float beta,
                hls::stream<float16> &fifo_tmp_from_task1_to_task2,
                hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                hls::stream<float16> &fifo_B1_from_off_chip_to_S1,
                hls::stream<float16> &fifo_tmp_to_off_chip, float B1[208][16],
                float A1[200][208], int j0) {
#pragma HLS inline off
  float tmp_0[20][16];
  // FT0
#pragma HLS array_partition variable = tmp_0 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = tmp_0 cyclic factor = 16 dim = 2
  float tmp_1[20][16];
  // FT0
#pragma HLS array_partition variable = tmp_1 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = tmp_1 cyclic factor = 16 dim = 2
  for (int i0 = 0; i0 < 10; i0++) {

    if (i0 % 2 == 0) {
      //     task0_intra(alpha, beta, B1, A1, j0, tmp_0, i0);
      //     task1_intra(alpha, beta, B1, A1, j0, tmp_0, i0);
      //     write_tmp_FT0(tmp_1, fifo_tmp_from_task1_to_task2, i0-1, j0);
      //     write_tmp_FT0(tmp_1, fifo_tmp_to_off_chip, i0-1, j0);
      compute_FT0_level1(alpha, beta, fifo_tmp_from_task1_to_task2,
                         fifo_A1_from_off_chip_to_S1,
                         fifo_B1_from_off_chip_to_S1, fifo_tmp_to_off_chip, B1,
                         A1, j0, i0, tmp_0, tmp_1);
    } else if (i0 % 2 == 1) {
      //     task0_intra(alpha, beta, B1, A1, j0, tmp_1, i0);
      //     task1_intra(alpha, beta, B1, A1, j0, tmp_1, i0);
      //     write_tmp_FT0(tmp_0, fifo_tmp_from_task1_to_task2, i0-1, j0);
      //     write_tmp_FT0(tmp_0, fifo_tmp_to_off_chip, i0-1, j0);
      compute_FT0_level1(alpha, beta, fifo_tmp_from_task1_to_task2,
                         fifo_A1_from_off_chip_to_S1,
                         fifo_B1_from_off_chip_to_S1, fifo_tmp_to_off_chip, B1,
                         A1, j0, i0, tmp_1, tmp_0);
    }
  }
  write_tmp_FT0(tmp_1, fifo_tmp_from_task1_to_task2, 9, j0);
  write_tmp_FT0(tmp_1, fifo_tmp_to_off_chip, 9, j0);
}
void FT1_level0(float alpha, float beta,
                hls::stream<float16> &fifo_tmp_from_task1_to_task2,
                hls::stream<float4> &fifo_A2_from_off_chip_to_S2,
                hls::stream<float16> &fifo_B2_from_off_chip_to_S2,
                hls::stream<float16> &fifo_C_from_off_chip_to_S2,
                hls::stream<float16> &fifo_A3_from_off_chip_to_S3,
                hls::stream<float16> &fifo_B3_from_off_chip_to_S3,
                hls::stream<float16> &fifo_C_to_off_chip) {
#pragma HLS inline off
  float B3_0[200][16];
  // FT1
#pragma HLS array_partition variable = B3_0 cyclic factor = 5 dim = 1
#pragma HLS array_partition variable = B3_0 cyclic factor = 16 dim = 2
  float B3_1[200][16];
  // FT1
#pragma HLS array_partition variable = B3_1 cyclic factor = 5 dim = 1
#pragma HLS array_partition variable = B3_1 cyclic factor = 16 dim = 2
  float A2_0[200];
#pragma HLS array_partition variable = A2_0 cyclic factor = 20 dim = 1
  float A2_1[200];
#pragma HLS array_partition variable = A2_1 cyclic factor = 20 dim = 1
  float A2_2[200];
#pragma HLS array_partition variable = A2_2 cyclic factor = 20 dim = 1
  float A3[200][200];
#pragma HLS array_partition variable = A3 cyclic factor = 5 dim = 1
#pragma HLS array_partition variable = A3 cyclic factor = 20 dim = 2
  read_A3_FT1(A3, fifo_A3_from_off_chip_to_S3);
  read_B3_FT1(B3_0, fifo_B3_from_off_chip_to_S3, 0);
  for (int j0 = 0; j0 < 15; j0++) {
    if (j0 % 2 == 0) {
      read_B3_FT1(B3_1, fifo_B3_from_off_chip_to_S3, j0 + 1);
      FT1_level1(alpha, beta, fifo_tmp_from_task1_to_task2,
                 fifo_A2_from_off_chip_to_S2, fifo_B2_from_off_chip_to_S2,
                 fifo_C_from_off_chip_to_S2, fifo_A3_from_off_chip_to_S3,
                 fifo_B3_from_off_chip_to_S3, fifo_C_to_off_chip, B3_0, A2_0,
                 A2_1, A2_2, A3, j0);
    } else if (j0 % 2 == 1) {
      read_B3_FT1(B3_0, fifo_B3_from_off_chip_to_S3, j0 + 1);
      FT1_level1(alpha, beta, fifo_tmp_from_task1_to_task2,
                 fifo_A2_from_off_chip_to_S2, fifo_B2_from_off_chip_to_S2,
                 fifo_C_from_off_chip_to_S2, fifo_A3_from_off_chip_to_S3,
                 fifo_B3_from_off_chip_to_S3, fifo_C_to_off_chip, B3_1, A2_0,
                 A2_1, A2_2, A3, j0);
    }
  }
}
void compute_FT1_level1(float alpha, float beta,
                        hls::stream<float16> &fifo_tmp_from_task1_to_task2,
                        hls::stream<float4> &fifo_A2_from_off_chip_to_S2,
                        hls::stream<float16> &fifo_B2_from_off_chip_to_S2,
                        hls::stream<float16> &fifo_C_from_off_chip_to_S2,
                        hls::stream<float16> &fifo_A3_from_off_chip_to_S3,
                        hls::stream<float16> &fifo_B3_from_off_chip_to_S3,
                        hls::stream<float16> &fifo_C_to_off_chip,
                        float B3[200][16], float A3[200][200], int j0, int i0,
                        float C_0[20][16], float C_1[20][16], float C_2[20][16],
                        float B2_0[20][16], float B2_1[20][16],
                        float B2_2[20][16], float tmp_0[20][16],
                        float tmp_1[20][16], float tmp_2[20][16],
                        float A2_0[200], float A2_1[200], float A2_2[200]) {
#pragma HLS inline off
#pragma HLS dataflow
  read_C_FT1(C_0, fifo_C_from_off_chip_to_S2, i0 + 1, j0);
  read_B2_FT1(B2_0, fifo_B2_from_off_chip_to_S2, i0 + 1, j0);
  read_A2_FT1(A2_0, fifo_A2_from_off_chip_to_S2, i0 + 1, j0);
  read_tmp_FT1(tmp_0, fifo_tmp_from_task1_to_task2, i0 + 1, j0);
  task2_intra(alpha, beta, B3, A2_1, A3, j0, C_1, B2_1, tmp_1, i0);
  task3_intra(alpha, beta, B3, A2_1, A3, j0, C_1, B2_1, tmp_1, i0);
  write_C_FT1(C_2, fifo_C_to_off_chip, i0 - 1, j0);
}

void FT1_level1(float alpha, float beta,
                hls::stream<float16> &fifo_tmp_from_task1_to_task2,
                hls::stream<float4> &fifo_A2_from_off_chip_to_S2,
                hls::stream<float16> &fifo_B2_from_off_chip_to_S2,
                hls::stream<float16> &fifo_C_from_off_chip_to_S2,
                hls::stream<float16> &fifo_A3_from_off_chip_to_S3,
                hls::stream<float16> &fifo_B3_from_off_chip_to_S3,
                hls::stream<float16> &fifo_C_to_off_chip, float B3[200][16],
                float A2_0[200], float A2_1[200], float A2_2[200],
                float A3[200][200], int j0) {
#pragma HLS inline off
  float C_0[20][16];
  // FT1
#pragma HLS array_partition variable = C_0 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = C_0 cyclic factor = 16 dim = 2
  float C_1[20][16];
  // FT1
#pragma HLS array_partition variable = C_1 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = C_1 cyclic factor = 16 dim = 2
  float C_2[20][16];
  // FT1
#pragma HLS array_partition variable = C_2 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = C_2 cyclic factor = 16 dim = 2
  float B2_0[20][16];
  // FT1
#pragma HLS array_partition variable = B2_0 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = B2_0 cyclic factor = 16 dim = 2
  float B2_1[20][16];
  // FT1
#pragma HLS array_partition variable = B2_1 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = B2_1 cyclic factor = 16 dim = 2
  float B2_2[20][16];
  // FT1
#pragma HLS array_partition variable = B2_2 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = B2_2 cyclic factor = 16 dim = 2
  float tmp_0[20][16];
  // FT1
#pragma HLS array_partition variable = tmp_0 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = tmp_0 cyclic factor = 16 dim = 2
  float tmp_1[20][16];
  // FT1
#pragma HLS array_partition variable = tmp_1 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = tmp_1 cyclic factor = 16 dim = 2
  float tmp_2[20][16];
  // FT1
#pragma HLS array_partition variable = tmp_2 cyclic factor = 20 dim = 1
#pragma HLS array_partition variable = tmp_2 cyclic factor = 16 dim = 2
  read_C_FT1(C_0, fifo_C_from_off_chip_to_S2, 0, j0);
  read_B2_FT1(B2_0, fifo_B2_from_off_chip_to_S2, 0, j0);
  read_A2_FT1(A2_0, fifo_A2_from_off_chip_to_S2, 0, j0);
  read_tmp_FT1(tmp_0, fifo_tmp_from_task1_to_task2, 0, j0);
  for (int i0 = 0; i0 < 10; i0++) {

    if (i0 % 3 == 0) {
      //     read_C_FT1(C_1, fifo_C_from_off_chip_to_S2, i0+1, j0);
      //     read_B2_FT1(B2_1, fifo_B2_from_off_chip_to_S2, i0+1, j0);
      //     read_A2_FT1(A2_1, fifo_A2_from_off_chip_to_S2, i0+1, j0);
      //     read_tmp_FT1(tmp_1, fifo_tmp_from_task1_to_task2, i0+1, j0);
      //     task2_intra(alpha, beta, B3, A2_0, A3, j0, C_0, B2_0, tmp_0, i0);
      //     task3_intra(alpha, beta, B3, A2_0, A3, j0, C_0, B2_0, tmp_0, i0);
      //     write_C_FT1(C_2, fifo_C_to_off_chip, i0-1, j0);
      compute_FT1_level1(
          alpha, beta, fifo_tmp_from_task1_to_task2,
          fifo_A2_from_off_chip_to_S2, fifo_B2_from_off_chip_to_S2,
          fifo_C_from_off_chip_to_S2, fifo_A3_from_off_chip_to_S3,
          fifo_B3_from_off_chip_to_S3, fifo_C_to_off_chip, B3, A3, j0, i0, C_1,
          C_0, C_2, B2_1, B2_0, B2_2, tmp_1, tmp_0, tmp_2, A2_1, A2_0, A2_2);
    } else if (i0 % 3 == 1) {
      //     read_C_FT1(C_2, fifo_C_from_off_chip_to_S2, i0+1, j0);
      //     read_B2_FT1(B2_2, fifo_B2_from_off_chip_to_S2, i0+1, j0);
      //     read_A2_FT1(A2_2, fifo_A2_from_off_chip_to_S2, i0+1, j0);
      //     read_tmp_FT1(tmp_2, fifo_tmp_from_task1_to_task2, i0+1, j0);
      //     task2_intra(alpha, beta, B3, A2_1, A3, j0, C_1, B2_1, tmp_1, i0);
      //     task3_intra(alpha, beta, B3, A2_1, A3, j0, C_1, B2_1, tmp_1, i0);
      //     write_C_FT1(C_0, fifo_C_to_off_chip, i0-1, j0);
      compute_FT1_level1(
          alpha, beta, fifo_tmp_from_task1_to_task2,
          fifo_A2_from_off_chip_to_S2, fifo_B2_from_off_chip_to_S2,
          fifo_C_from_off_chip_to_S2, fifo_A3_from_off_chip_to_S3,
          fifo_B3_from_off_chip_to_S3, fifo_C_to_off_chip, B3, A3, j0, i0, C_2,
          C_1, C_0, B2_2, B2_1, B2_0, tmp_2, tmp_1, tmp_0, A2_2, A2_1, A2_0);
    } else if (i0 % 3 == 2) {
      //     read_C_FT1(C_0, fifo_C_from_off_chip_to_S2, i0+1, j0);
      //     read_B2_FT1(B2_0, fifo_B2_from_off_chip_to_S2, i0+1, j0);
      //     read_A2_FT1(A2_0, fifo_A2_from_off_chip_to_S2, i0+1, j0);
      //     read_tmp_FT1(tmp_0, fifo_tmp_from_task1_to_task2, i0+1, j0);
      //     task2_intra(alpha, beta, B3, A2_2, A3, j0, C_2, B2_2, tmp_2, i0);
      //     task3_intra(alpha, beta, B3, A2_2, A3, j0, C_2, B2_2, tmp_2, i0);
      //     write_C_FT1(C_1, fifo_C_to_off_chip, i0-1, j0);
      compute_FT1_level1(
          alpha, beta, fifo_tmp_from_task1_to_task2,
          fifo_A2_from_off_chip_to_S2, fifo_B2_from_off_chip_to_S2,
          fifo_C_from_off_chip_to_S2, fifo_A3_from_off_chip_to_S3,
          fifo_B3_from_off_chip_to_S3, fifo_C_to_off_chip, B3, A3, j0, i0, C_0,
          C_2, C_1, B2_0, B2_2, B2_1, tmp_0, tmp_2, tmp_1, A2_0, A2_2, A2_1);
    }
  }
  write_C_FT1(C_0, fifo_C_to_off_chip, 9, j0);
}
void task0_intra(float alpha, float beta, float B1[208][16], float A1[200][208],
                 int j0, float tmp[20][16], int i0) {
#pragma HLS inline off
  int j;
  int i;
  for (int j1 = 0; j1 < 16; j1++) {
#pragma HLS unroll
    for (int i1 = 0; i1 < 20; i1++) {
#pragma HLS unroll
      j = j0 * 16 + j1;
      i = i0 * 20 + i1;
      tmp[i1][j1] = 0;
    }
  }
}

void task1_intra(float alpha, float beta, float B1[208][16], float A1[200][208],
                 int j0, float tmp[20][16], int i0) {
#pragma HLS inline off
  int j;
  int i;
  int k;
  for (int k0 = 0; k0 < 52; k0++) {
#pragma HLS pipeline II = 2
    for (int j1 = 0; j1 < 16; j1++) {
#pragma HLS unroll
      for (int i1 = 0; i1 < 20; i1++) {
#pragma HLS unroll
        for (int k1 = 0; k1 < 4; k1++) {
#pragma HLS unroll
          j = j0 * 16 + j1;
          i = i0 * 20 + i1;
          k = k0 * 4 + k1;
          tmp[i1][j1] = tmp[i1][j1] + B1[k][j1] * A1[i][k];
        }
      }
    }
  }
}

void task2_intra(float alpha, float beta, float B3[200][16], float A2[200],
                 float A3[200][200], int j0, float C[20][16], float B2[20][16],
                 float tmp[20][16], int i0) {
#pragma HLS inline off
  int j;
  int i;
  for (int j1 = 0; j1 < 16; j1++) {
#pragma HLS unroll
    for (int i1 = 0; i1 < 20; i1++) {
#pragma HLS unroll
      j = j0 * 16 + j1;
      i = i0 * 20 + i1;
      C[i1][j1] =
          beta * C[i1][j1] + alpha * B2[i1][j1] * A2[i] + alpha * tmp[i1][j1];
    }
  }
}

void task3_intra(float alpha, float beta, float B3[200][16], float A2[200],
                 float A3[200][200], int j0, float C[20][16], float B2[20][16],
                 float tmp[20][16], int i0) {
#pragma HLS inline off
  int j;
  int i;
  int k;
  for (int k0 = 0; k0 < 40; k0++) {
#pragma HLS pipeline II = 2
    for (int j1 = 0; j1 < 16; j1++) {
#pragma HLS unroll
      for (int i1 = 0; i1 < 20; i1++) {
#pragma HLS unroll
        for (int k1 = 0; k1 < 5; k1++) {
#pragma HLS unroll
          j = j0 * 16 + j1;
          i = i0 * 20 + i1;
          k = k0 * 5 + k1;
          C[i1][j1] = C[i1][j1] + alpha * B3[k][j1] * A3[k][i];
        }
      }
    }
  }
}

void read_A1_FT0(float A1[200][208],
                 hls::stream<float16> &fifo_A1_from_off_chip_to_S1) {
#pragma HLS inline off
  for (int d0 = 0; d0 < 200; d0++) {
    for (int d1 = 0; d1 < 208; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_A1_from_off_chip_to_S1.read();
      A1[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      A1[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      A1[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      A1[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      A1[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      A1[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      A1[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      A1[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      A1[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      A1[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      A1[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      A1[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      A1[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      A1[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      A1[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      A1[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_B1_FT0(float B1[208][16],
                 hls::stream<float16> &fifo_B1_from_off_chip_to_S1, int j0) {
#pragma HLS inline off
  if (j0 >= 15) {
    return;
  }
  for (int d0 = 0; d0 < 208; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_B1_from_off_chip_to_S1.read();
      B1[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      B1[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      B1[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      B1[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      B1[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      B1[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      B1[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      B1[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      B1[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      B1[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      B1[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      B1[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      B1[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      B1[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      B1[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      B1[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_A3_FT1(float A3[200][200],
                 hls::stream<float16> &fifo_A3_from_off_chip_to_S3) {
#pragma HLS inline off
  for (int d0 = 0; d0 < 200; d0++) {
    for (int d1 = 0; d1 < 200; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_A3_from_off_chip_to_S3.read();
      if (d1 + 0 < 200)
        A3[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      if (d1 + 1 < 200)
        A3[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      if (d1 + 2 < 200)
        A3[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      if (d1 + 3 < 200)
        A3[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      if (d1 + 4 < 200)
        A3[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      if (d1 + 5 < 200)
        A3[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      if (d1 + 6 < 200)
        A3[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      if (d1 + 7 < 200)
        A3[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      if (d1 + 8 < 200)
        A3[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      if (d1 + 9 < 200)
        A3[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      if (d1 + 10 < 200)
        A3[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      if (d1 + 11 < 200)
        A3[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      if (d1 + 12 < 200)
        A3[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      if (d1 + 13 < 200)
        A3[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      if (d1 + 14 < 200)
        A3[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      if (d1 + 15 < 200)
        A3[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_B3_FT1(float B3[200][16],
                 hls::stream<float16> &fifo_B3_from_off_chip_to_S3, int j0) {
#pragma HLS inline off
  if (j0 >= 15) {
    return;
  }
  for (int d0 = 0; d0 < 200; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_B3_from_off_chip_to_S3.read();
      B3[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      B3[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      B3[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      B3[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      B3[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      B3[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      B3[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      B3[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      B3[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      B3[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      B3[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      B3[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      B3[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      B3[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      B3[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      B3[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_C_FT1(float C[20][16],
                hls::stream<float16> &fifo_C_from_off_chip_to_S2, int i0,
                int j0) {
#pragma HLS inline off
  if (j0 >= 15 || i0 >= 10) {
    return;
  }
  for (int d0 = 0; d0 < 20; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_C_from_off_chip_to_S2.read();
      C[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      C[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      C[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      C[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      C[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      C[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      C[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      C[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      C[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      C[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      C[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      C[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      C[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      C[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      C[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      C[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_B2_FT1(float B2[20][16],
                 hls::stream<float16> &fifo_B2_from_off_chip_to_S2, int i0,
                 int j0) {
#pragma HLS inline off
  if (j0 >= 15 || i0 >= 10) {
    return;
  }
  for (int d0 = 0; d0 < 20; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_B2_from_off_chip_to_S2.read();
      B2[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      B2[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      B2[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      B2[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      B2[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      B2[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      B2[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      B2[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      B2[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      B2[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      B2[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      B2[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      B2[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      B2[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      B2[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      B2[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_A2_FT1(float A2[200],
                 hls::stream<float4> &fifo_A2_from_off_chip_to_S2, int i0,
                 int j0) {
#pragma HLS inline off
  if (j0 > 0 || i0 >= 10) {
    return;
  }
  for (int d0 = 0; d0 < 20; d0 += 4) {
#pragma HLS pipeline II = 1
    float4 tmp_fifo = fifo_A2_from_off_chip_to_S2.read();
    A2[d0 + i0 * 20 + 0] = tmp_fifo[0];
    A2[d0 + i0 * 20 + 1] = tmp_fifo[1];
    A2[d0 + i0 * 20 + 2] = tmp_fifo[2];
    A2[d0 + i0 * 20 + 3] = tmp_fifo[3];
  }
}

void read_tmp_FT1(float tmp[20][16],
                  hls::stream<float16> &fifo_tmp_from_task1_to_task2, int i0,
                  int j0) {
#pragma HLS inline off
  if (j0 >= 15 || i0 >= 10) {
    return;
  }
  for (int d0_1 = 0; d0_1 < 20; d0_1++) {

    for (int d1_1 = 0; d1_1 < 16; d1_1 += 16) {

      int d0 = d0_1;
      int d1 = d1_1;
      float16 tmp_fifo = fifo_tmp_from_task1_to_task2.read();
      if (d1 + 0 < 16)
        tmp[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      if (d1 + 1 < 16)
        tmp[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      if (d1 + 2 < 16)
        tmp[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      if (d1 + 3 < 16)
        tmp[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      if (d1 + 4 < 16)
        tmp[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      if (d1 + 5 < 16)
        tmp[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      if (d1 + 6 < 16)
        tmp[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      if (d1 + 7 < 16)
        tmp[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      if (d1 + 8 < 16)
        tmp[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      if (d1 + 9 < 16)
        tmp[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      if (d1 + 10 < 16)
        tmp[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      if (d1 + 11 < 16)
        tmp[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      if (d1 + 12 < 16)
        tmp[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      if (d1 + 13 < 16)
        tmp[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      if (d1 + 14 < 16)
        tmp[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      if (d1 + 15 < 16)
        tmp[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void write_tmp_FT0(float tmp[20][16],
                   hls::stream<float16> &fifo_tmp_from_task1_to_task2, int i0,
                   int j0) {
#pragma HLS inline off
  if (i0 < 0 || j0 < 0) {
    return;
  }
  for (int d0 = 0; d0 < 20; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo;
      tmp_fifo[0] = tmp[d0 + 0][d1 + 0 + 0];
      tmp_fifo[1] = tmp[d0 + 0][d1 + 0 + 1];
      tmp_fifo[2] = tmp[d0 + 0][d1 + 0 + 2];
      tmp_fifo[3] = tmp[d0 + 0][d1 + 0 + 3];
      tmp_fifo[4] = tmp[d0 + 0][d1 + 0 + 4];
      tmp_fifo[5] = tmp[d0 + 0][d1 + 0 + 5];
      tmp_fifo[6] = tmp[d0 + 0][d1 + 0 + 6];
      tmp_fifo[7] = tmp[d0 + 0][d1 + 0 + 7];
      tmp_fifo[8] = tmp[d0 + 0][d1 + 0 + 8];
      tmp_fifo[9] = tmp[d0 + 0][d1 + 0 + 9];
      tmp_fifo[10] = tmp[d0 + 0][d1 + 0 + 10];
      tmp_fifo[11] = tmp[d0 + 0][d1 + 0 + 11];
      tmp_fifo[12] = tmp[d0 + 0][d1 + 0 + 12];
      tmp_fifo[13] = tmp[d0 + 0][d1 + 0 + 13];
      tmp_fifo[14] = tmp[d0 + 0][d1 + 0 + 14];
      tmp_fifo[15] = tmp[d0 + 0][d1 + 0 + 15];
      fifo_tmp_from_task1_to_task2.write(tmp_fifo);
    }
  }
}

void write_C_FT1(float C[20][16], hls::stream<float16> &fifo_C_to_off_chip,
                 int i0, int j0) {
#pragma HLS inline off
  if (i0 < 0 || j0 < 0) {
    return;
  }
  for (int d0 = 0; d0 < 20; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo;
      tmp_fifo[0] = C[d0 + 0][d1 + 0 + 0];
      tmp_fifo[1] = C[d0 + 0][d1 + 0 + 1];
      tmp_fifo[2] = C[d0 + 0][d1 + 0 + 2];
      tmp_fifo[3] = C[d0 + 0][d1 + 0 + 3];
      tmp_fifo[4] = C[d0 + 0][d1 + 0 + 4];
      tmp_fifo[5] = C[d0 + 0][d1 + 0 + 5];
      tmp_fifo[6] = C[d0 + 0][d1 + 0 + 6];
      tmp_fifo[7] = C[d0 + 0][d1 + 0 + 7];
      tmp_fifo[8] = C[d0 + 0][d1 + 0 + 8];
      tmp_fifo[9] = C[d0 + 0][d1 + 0 + 9];
      tmp_fifo[10] = C[d0 + 0][d1 + 0 + 10];
      tmp_fifo[11] = C[d0 + 0][d1 + 0 + 11];
      tmp_fifo[12] = C[d0 + 0][d1 + 0 + 12];
      tmp_fifo[13] = C[d0 + 0][d1 + 0 + 13];
      tmp_fifo[14] = C[d0 + 0][d1 + 0 + 14];
      tmp_fifo[15] = C[d0 + 0][d1 + 0 + 15];
      fifo_C_to_off_chip.write(tmp_fifo);
    }
  }
}

// extern "C"{
void kernel_nlp(float alpha, float beta, float16 vtmp_for_task1[3000],
                float16 vB1_for_task1[3120], float16 vA1_for_task1[2600],
                float16 vC_for_task2[3000], float16 vB2_for_task2[3000],
                float4 vA2_for_task2[50], float16 vB3_for_task3[3000],
                float16 vA3_for_task3[2600]) {

#pragma HLS INTERFACE m_axi port = alpha offset = slave bundle = kernel_alpha
#pragma HLS INTERFACE m_axi port = beta offset = slave bundle = kernel_beta
#pragma HLS INTERFACE m_axi port = vtmp_for_task1 offset = slave bundle =      \
    kernel_vtmp_for_task1
#pragma HLS INTERFACE m_axi port = vB1_for_task1 offset = slave bundle =       \
    kernel_vB1_for_task1
#pragma HLS INTERFACE m_axi port = vA1_for_task1 offset = slave bundle =       \
    kernel_vA1_for_task1
#pragma HLS INTERFACE m_axi port = vC_for_task2 offset = slave bundle =        \
    kernel_vC_for_task2
#pragma HLS INTERFACE m_axi port = vB2_for_task2 offset = slave bundle =       \
    kernel_vB2_for_task2
#pragma HLS INTERFACE m_axi port = vA2_for_task2 offset = slave bundle =       \
    kernel_vA2_for_task2
#pragma HLS INTERFACE m_axi port = vB3_for_task3 offset = slave bundle =       \
    kernel_vB3_for_task3
#pragma HLS INTERFACE m_axi port = vA3_for_task3 offset = slave bundle =       \
    kernel_vA3_for_task3
#pragma HLS INTERFACE s_axilite port = alpha bundle = control
#pragma HLS INTERFACE s_axilite port = beta bundle = control
#pragma HLS INTERFACE s_axilite port = vtmp_for_task1 bundle = control
#pragma HLS INTERFACE s_axilite port = vB1_for_task1 bundle = control
#pragma HLS INTERFACE s_axilite port = vA1_for_task1 bundle = control
#pragma HLS INTERFACE s_axilite port = vC_for_task2 bundle = control
#pragma HLS INTERFACE s_axilite port = vB2_for_task2 bundle = control
#pragma HLS INTERFACE s_axilite port = vA2_for_task2 bundle = control
#pragma HLS INTERFACE s_axilite port = vB3_for_task3 bundle = control
#pragma HLS INTERFACE s_axilite port = vA3_for_task3 bundle = control
#pragma HLS DATA_PACK VARIABLE = alpha
#pragma HLS DATA_PACK VARIABLE = beta
#pragma HLS DATA_PACK VARIABLE = vtmp_for_task1
#pragma HLS DATA_PACK VARIABLE = vB1_for_task1
#pragma HLS DATA_PACK VARIABLE = vA1_for_task1
#pragma HLS DATA_PACK VARIABLE = vC_for_task2
#pragma HLS DATA_PACK VARIABLE = vB2_for_task2
#pragma HLS DATA_PACK VARIABLE = vA2_for_task2
#pragma HLS DATA_PACK VARIABLE = vB3_for_task3
#pragma HLS DATA_PACK VARIABLE = vA3_for_task3
#pragma HLS INTERFACE s_axilite port = return bundle = control

#pragma HLS dataflow

  hls::stream<float16> fifo_tmp_from_task1_to_task2;
#pragma HLS stream variable = fifo_tmp_from_task1_to_task2 depth = 512
  hls::stream<float4> fifo_A2_from_off_chip_to_S2;
#pragma HLS stream variable = fifo_A2_from_off_chip_to_S2 depth = 512
  hls::stream<float16> fifo_B2_from_off_chip_to_S2;
#pragma HLS stream variable = fifo_B2_from_off_chip_to_S2 depth = 512
  hls::stream<float16> fifo_C_from_off_chip_to_S2;
#pragma HLS stream variable = fifo_C_from_off_chip_to_S2 depth = 512
  hls::stream<float16> fifo_A3_from_off_chip_to_S3;
#pragma HLS stream variable = fifo_A3_from_off_chip_to_S3 depth = 512
  hls::stream<float16> fifo_B3_from_off_chip_to_S3;
#pragma HLS stream variable = fifo_B3_from_off_chip_to_S3 depth = 512
  hls::stream<float16> fifo_A1_from_off_chip_to_S1;
#pragma HLS stream variable = fifo_A1_from_off_chip_to_S1 depth = 512
  hls::stream<float16> fifo_B1_from_off_chip_to_S1;
#pragma HLS stream variable = fifo_B1_from_off_chip_to_S1 depth = 512
  hls::stream<float16> fifo_C_to_off_chip;
#pragma HLS stream variable = fifo_C_to_off_chip depth = 512
  hls::stream<float16> fifo_tmp_to_off_chip;
#pragma HLS stream variable = fifo_tmp_to_off_chip depth = 512

  load_vA2_for_task2(fifo_A2_from_off_chip_to_S2, vA2_for_task2);
  load_vB2_for_task2(fifo_B2_from_off_chip_to_S2, vB2_for_task2);
  load_vC_for_task2(fifo_C_from_off_chip_to_S2, vC_for_task2);
  load_vA3_for_task3(fifo_A3_from_off_chip_to_S3, vA3_for_task3);
  load_vB3_for_task3(fifo_B3_from_off_chip_to_S3, vB3_for_task3);
  load_vA1_for_task1(fifo_A1_from_off_chip_to_S1, vA1_for_task1);
  load_vB1_for_task1(fifo_B1_from_off_chip_to_S1, vB1_for_task1);

  FT0_level0(alpha, beta, fifo_tmp_from_task1_to_task2,
             fifo_A1_from_off_chip_to_S1, fifo_B1_from_off_chip_to_S1,
             fifo_tmp_to_off_chip);
  FT1_level0(alpha, beta, fifo_tmp_from_task1_to_task2,
             fifo_A2_from_off_chip_to_S2, fifo_B2_from_off_chip_to_S2,
             fifo_C_from_off_chip_to_S2, fifo_A3_from_off_chip_to_S3,
             fifo_B3_from_off_chip_to_S3, fifo_C_to_off_chip);

  store_vC_for_task2(fifo_C_to_off_chip, vC_for_task2);
  store_vtmp_for_task1(fifo_tmp_to_off_chip, vtmp_for_task1);
}
//}
