  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/struct_port_packed_instStructInterfacePort.sv,47): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 1 input port was not connected:
xmelab: (./testcases/struct_port_packed_instStructInterfacePort.sv,46): i_clk

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    ( .p1     (u_I.P1)
                    |
xmelab: *E,CUVUNF (./testcases/struct_port_packed_instStructInterfacePort.sv,53|20): Hierarchical name component lookup failed for 'P1' at 'tb.u_DUT'.
    ( .p2     (u_I.P2)
                    |
xmelab: *E,CUVUNF (./testcases/struct_port_packed_instStructInterfacePort.sv,57|20): Hierarchical name component lookup failed for 'P2' at 'tb.u_DUT'.
  assign p1.data = '1;
               |
xmelab: *E,CUVUNF (./testcases/struct_port_packed_instStructInterfacePort.sv,28|15): Hierarchical name component lookup failed for 'data' at 'tb.u_DUT.u_m1'.
    o_a <= p2.data;
                 |
xmelab: *E,CUVUNF (./testcases/struct_port_packed_instStructInterfacePort.sv,40|17): Hierarchical name component lookup failed for 'data' at 'tb.u_DUT.u_m2'.
  ( I.P1 p1
          |
xmelab: *E,URCEN (./testcases/struct_port_packed_instStructInterfacePort.sv,25|10): Unresolved constant expression VST_D_IO_INTERFACE.
  ( I.P2 p2
          |
xmelab: *E,URCEN (./testcases/struct_port_packed_instStructInterfacePort.sv,34|10): Unresolved constant expression VST_D_IO_INTERFACE.
FAILURE
