// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module layers_test_argmax_10_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        fc0_to_argmax0_dout,
        fc0_to_argmax0_empty_n,
        fc0_to_argmax0_read,
        fc0_to_argmax0_num_data_valid,
        fc0_to_argmax0_fifo_cap,
        argmax0_to_output_din,
        argmax0_to_output_full_n,
        argmax0_to_output_write,
        argmax0_to_output_num_data_valid,
        argmax0_to_output_fifo_cap
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] fc0_to_argmax0_dout;
input   fc0_to_argmax0_empty_n;
output   fc0_to_argmax0_read;
input  [7:0] fc0_to_argmax0_num_data_valid;
input  [7:0] fc0_to_argmax0_fifo_cap;
output  [7:0] argmax0_to_output_din;
input   argmax0_to_output_full_n;
output   argmax0_to_output_write;
input  [4:0] argmax0_to_output_num_data_valid;
input  [4:0] argmax0_to_output_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg argmax0_to_output_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8;
reg   [7:0] void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9;
reg    argmax0_to_output_blk_n;
wire    ap_CS_fsm_state5;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_idle;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_ready;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_fc0_to_argmax0_read;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_idle;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_ready;
wire   [7:0] grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out;
wire    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out_ap_vld;
reg    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg;
reg    ap_block_state1_ignore_call3;
wire    ap_CS_fsm_state2;
reg    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [4:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 = 8'd0;
#0 void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 = 8'd0;
#0 grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg = 1'b0;
#0 grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg = 1'b0;
end

layers_test_argmax_10_Pipeline_VITIS_LOOP_72_1 grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start),
    .ap_done(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done),
    .ap_idle(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_idle),
    .ap_ready(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_ready),
    .fc0_to_argmax0_dout(fc0_to_argmax0_dout),
    .fc0_to_argmax0_empty_n(fc0_to_argmax0_empty_n),
    .fc0_to_argmax0_read(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_fc0_to_argmax0_read),
    .fc0_to_argmax0_num_data_valid(8'd0),
    .fc0_to_argmax0_fifo_cap(8'd0),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld)
);

layers_test_argmax_10_Pipeline_VITIS_LOOP_79_2 grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start),
    .ap_done(grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done),
    .ap_idle(grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_idle),
    .ap_ready(grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_ready),
    .max(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7),
    .void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_load(void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9),
    .max_idx_out(grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out),
    .max_idx_out_ap_vld(grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((argmax0_to_output_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1_ignore_call3))) begin
            grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg <= 1'b1;
        end else if ((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_ready == 1'b1)) begin
            grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg <= 1'b1;
        end else if ((grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_ready == 1'b1)) begin
            grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld == 1'b1))) begin
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((argmax0_to_output_full_n == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((argmax0_to_output_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        argmax0_to_output_blk_n = argmax0_to_output_full_n;
    end else begin
        argmax0_to_output_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((argmax0_to_output_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        argmax0_to_output_write = 1'b1;
    end else begin
        argmax0_to_output_write = 1'b0;
    end
end

always @ (*) begin
    if (((argmax0_to_output_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((argmax0_to_output_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call3 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign argmax0_to_output_din = grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out;

assign fc0_to_argmax0_read = grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_fc0_to_argmax0_read;

assign grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start = grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg;

assign grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start = grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg;

assign start_out = real_start;

endmodule //layers_test_argmax_10_s
