Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 31 13:38:37 2021
| Host         : DESKTOP-FTNKO2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (765)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (765)
--------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/csr_rw_MEM_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/mret_MEM_reg/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/isFlushed_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.286     -157.348                     39                 7005        0.128        0.000                      0                 7005        1.100        0.000                       0                  2938  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           4.511        0.000                      0                   14        0.310        0.000                      0                   14        3.890        0.000                       0                   107  
  clkout2          32.381        0.000                      0                  298        0.128        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          36.628        0.000                      0                 5099        0.146        0.000                      0                 5099       49.500        0.000                       0                  2665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.076      -10.792                     10                  264        0.146        0.000                      0                  264  
clkout3       clkout0            -5.286     -146.857                     32                   32        1.290        0.000                      0                   32  
clkout0       clkout2             4.987        0.000                      0                   12        0.153        0.000                      0                   12  
clkout3       clkout2            14.349        0.000                      0                  135        0.768        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.548        0.000                      0                 1297        0.304        0.000                      0                 1297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.847ns (34.442%)  route 3.516ns (65.558%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.540    -1.556    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y167        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.462 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.503     1.040    vga/U12/number0[18]
    SLICE_X83Y184        LUT6 (Prop_lut6_I3_O)        0.191     1.231 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.231    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X83Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     1.406 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.588     1.995    vga/U12/number__0[2]
    SLICE_X76Y184        LUT4 (Prop_lut4_I2_O)        0.177     2.172 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.521     2.692    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X77Y190        LUT2 (Prop_lut2_I1_O)        0.070     2.762 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.575     3.337    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X68Y193        LUT6 (Prop_lut6_I3_O)        0.070     3.407 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.329     3.736    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X68Y195        LUT4 (Prop_lut4_I0_O)        0.070     3.806 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     3.806    vga/U12_n_114
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.416     8.395    vga/CLK_OUT1
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.068     8.327    
                         clock uncertainty           -0.066     8.261    
    SLICE_X68Y195        FDRE (Setup_fdre_C_D)        0.056     8.317    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.715ns (34.754%)  route 3.220ns (65.246%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.544    -1.552    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.469 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.396     0.927    vga/U12/number0[9]
    SLICE_X84Y184        LUT6 (Prop_lut6_I1_O)        0.070     0.997 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     0.997    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X84Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     1.172 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.565     1.737    vga/U12/number__0[1]
    SLICE_X82Y184        LUT3 (Prop_lut3_I0_O)        0.177     1.914 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.680     2.594    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X77Y191        LUT4 (Prop_lut4_I3_O)        0.070     2.664 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.268     2.932    vga/U12/ascii_code[1]_i_5_n_1
    SLICE_X76Y191        LUT5 (Prop_lut5_I2_O)        0.070     3.002 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.311     3.313    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X77Y191        LUT4 (Prop_lut4_I0_O)        0.070     3.383 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     3.383    vga/U12_n_117
    SLICE_X77Y191        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.411     8.390    vga/CLK_OUT1
    SLICE_X77Y191        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.068     8.322    
                         clock uncertainty           -0.066     8.256    
    SLICE_X77Y191        FDRE (Setup_fdre_C_D)        0.057     8.313    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.847ns (37.413%)  route 3.090ns (62.587%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.540    -1.556    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y167        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.462 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.503     1.040    vga/U12/number0[18]
    SLICE_X83Y184        LUT6 (Prop_lut6_I3_O)        0.191     1.231 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.231    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X83Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     1.406 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.588     1.995    vga/U12/number__0[2]
    SLICE_X76Y184        LUT4 (Prop_lut4_I2_O)        0.177     2.172 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.521     2.692    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X77Y190        LUT2 (Prop_lut2_I1_O)        0.070     2.762 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.343     3.105    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X76Y191        LUT6 (Prop_lut6_I2_O)        0.070     3.175 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.135     3.311    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X76Y191        LUT4 (Prop_lut4_I0_O)        0.070     3.381 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     3.381    vga/U12_n_113
    SLICE_X76Y191        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.411     8.390    vga/CLK_OUT1
    SLICE_X76Y191        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.068     8.322    
                         clock uncertainty           -0.066     8.256    
    SLICE_X76Y191        FDRE (Setup_fdre_C_D)        0.056     8.312    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.777ns (36.320%)  route 3.116ns (63.680%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.540    -1.556    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y167        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.462 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           1.503     1.040    vga/U12/number0[18]
    SLICE_X83Y184        LUT6 (Prop_lut6_I3_O)        0.191     1.231 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.231    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X83Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     1.406 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.588     1.995    vga/U12/number__0[2]
    SLICE_X76Y184        LUT4 (Prop_lut4_I2_O)        0.177     2.172 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.893     3.065    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X68Y195        LUT6 (Prop_lut6_I0_O)        0.070     3.135 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.132     3.267    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X68Y195        LUT5 (Prop_lut5_I0_O)        0.070     3.337 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     3.337    vga/U12_n_112
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.416     8.395    vga/CLK_OUT1
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.068     8.327    
                         clock uncertainty           -0.066     8.261    
    SLICE_X68Y195        FDRE (Setup_fdre_C_D)        0.057     8.318    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.715ns (35.994%)  route 3.050ns (64.006%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.544    -1.552    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.469 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.396     0.927    vga/U12/number0[9]
    SLICE_X84Y184        LUT6 (Prop_lut6_I1_O)        0.070     0.997 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     0.997    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X84Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     1.172 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.565     1.737    vga/U12/number__0[1]
    SLICE_X82Y184        LUT3 (Prop_lut3_I0_O)        0.177     1.914 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.510     2.424    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X77Y185        LUT6 (Prop_lut6_I5_O)        0.070     2.494 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.268     2.762    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X76Y185        LUT5 (Prop_lut5_I2_O)        0.070     2.832 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.311     3.143    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X77Y185        LUT4 (Prop_lut4_I0_O)        0.070     3.213 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     3.213    vga/U12_n_115
    SLICE_X77Y185        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/CLK_OUT1
    SLICE_X77Y185        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.068     8.318    
                         clock uncertainty           -0.066     8.252    
    SLICE_X77Y185        FDRE (Setup_fdre_C_D)        0.057     8.309    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.790ns (40.486%)  route 2.631ns (59.514%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.544    -1.552    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098    -0.454 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.503     1.049    vga/U12/number0[8]
    SLICE_X77Y184        LUT6 (Prop_lut6_I1_O)        0.200     1.249 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     1.249    vga/U12/ascii_code[0]_inv_i_14_n_1
    SLICE_X77Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     1.424 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.647     2.071    vga/U12/number__0[0]
    SLICE_X82Y184        LUT5 (Prop_lut5_I0_O)        0.177     2.248 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.255     2.502    vga/U12/ascii_code[2]_i_5_n_1
    SLICE_X83Y184        LUT5 (Prop_lut5_I2_O)        0.070     2.572 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.227     2.799    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X80Y184        LUT4 (Prop_lut4_I0_O)        0.070     2.869 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     2.869    vga/U12_n_116
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.418     8.397    vga/CLK_OUT1
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.003     8.400    
                         clock uncertainty           -0.066     8.334    
    SLICE_X80Y184        FDRE (Setup_fdre_C_D)        0.057     8.391    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.645ns (39.823%)  route 2.486ns (60.177%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.544    -1.552    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.469 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.396     0.927    vga/U12/number0[9]
    SLICE_X84Y184        LUT6 (Prop_lut6_I1_O)        0.070     0.997 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     0.997    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X84Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     1.172 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.565     1.737    vga/U12/number__0[1]
    SLICE_X82Y184        LUT3 (Prop_lut3_I0_O)        0.177     1.914 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.393     2.307    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X76Y185        LUT6 (Prop_lut6_I0_O)        0.070     2.377 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.132     2.509    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X76Y185        LUT5 (Prop_lut5_I0_O)        0.070     2.579 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.579    vga/U12_n_118
    SLICE_X76Y185        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/CLK_OUT1
    SLICE_X76Y185        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.068     8.318    
                         clock uncertainty           -0.066     8.252    
    SLICE_X76Y185        FDRE (Setup_fdre_C_D)        0.057     8.309    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.338ns (19.543%)  route 1.392ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.534    -1.562    vga/CLK_OUT1
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y184        FDRE (Prop_fdre_C_Q)         0.338    -1.224 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           1.392     0.167    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.455     8.435    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.068     8.366    
                         clock uncertainty           -0.066     8.300    
    RAMB18_X2Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.646     7.654    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.338ns (22.236%)  route 1.182ns (77.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.523    -1.573    vga/CLK_OUT1
    SLICE_X76Y185        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y185        FDRE (Prop_fdre_C_Q)         0.338    -1.235 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           1.182    -0.053    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.455     8.435    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.437    
                         clock uncertainty           -0.066     8.371    
    RAMB18_X2Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.646     7.725    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.338ns (22.293%)  route 1.178ns (77.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.523    -1.573    vga/CLK_OUT1
    SLICE_X77Y185        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y185        FDRE (Prop_fdre_C_Q)         0.338    -1.235 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           1.178    -0.057    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.455     8.435    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.437    
                         clock uncertainty           -0.066     8.371    
    RAMB18_X2Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.646     7.725    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  7.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.132ns (24.445%)  route 0.408ns (75.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.649    -0.852    vga/CLK_OUT1
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y195        FDRE (Prop_fdre_C_Q)         0.132    -0.720 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.408    -0.312    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -1.015    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.781    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.622    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.132ns (22.365%)  route 0.458ns (77.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.649    -0.852    vga/CLK_OUT1
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y195        FDRE (Prop_fdre_C_Q)         0.132    -0.720 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.458    -0.262    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -1.015    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.781    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.622    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.132ns (15.817%)  route 0.703ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.645    -0.856    vga/CLK_OUT1
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.724 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.703    -0.022    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -1.015    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.473    -0.542    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.383    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.132ns (19.712%)  route 0.538ns (80.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.645    -0.856    vga/CLK_OUT1
    SLICE_X76Y191        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y191        FDRE (Prop_fdre_C_Q)         0.132    -0.724 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.538    -0.187    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -1.015    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.781    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.622    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.132ns (19.327%)  route 0.551ns (80.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.645    -0.856    vga/CLK_OUT1
    SLICE_X77Y191        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_fdre_C_Q)         0.132    -0.724 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.551    -0.173    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -1.015    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.781    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.622    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.132ns (17.623%)  route 0.617ns (82.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.642    -0.859    vga/CLK_OUT1
    SLICE_X76Y185        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y185        FDRE (Prop_fdre_C_Q)         0.132    -0.727 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.617    -0.110    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -1.015    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.781    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.622    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.132ns (17.619%)  route 0.617ns (82.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.642    -0.859    vga/CLK_OUT1
    SLICE_X77Y185        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y185        FDRE (Prop_fdre_C_Q)         0.132    -0.727 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.617    -0.110    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -1.015    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.781    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.622    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 vga/strdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.347ns (47.044%)  route 0.391ns (52.956%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.057ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y197        FDRE                                         r  vga/strdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDRE (Prop_fdre_C_Q)         0.132    -0.719 r  vga/strdata_reg[14]/Q
                         net (fo=1, routed)           0.103    -0.617    vga/U12/strdata[13]
    SLICE_X68Y197        LUT6 (Prop_lut6_I5_O)        0.035    -0.582 r  vga/U12/ascii_code[6]_i_38/O
                         net (fo=1, routed)           0.000    -0.582    vga/U12/ascii_code[6]_i_38_n_1
    SLICE_X68Y197        MUXF7 (Prop_muxf7_I1_O)      0.062    -0.520 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.226    -0.294    vga/U12/ascii_code0[6]
    SLICE_X68Y195        LUT6 (Prop_lut6_I4_O)        0.083    -0.211 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.062    -0.149    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X68Y195        LUT5 (Prop_lut5_I0_O)        0.035    -0.114 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.114    vga/U12_n_112
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.922    -1.057    vga/CLK_OUT1
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.221    -0.836    
    SLICE_X68Y195        FDRE (Hold_fdre_C_D)         0.102    -0.734    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 vga/strdata_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.346ns (33.558%)  route 0.685ns (66.442%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.649    -0.852    vga/CLK_OUT1
    SLICE_X73Y196        FDRE                                         r  vga/strdata_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y196        FDRE (Prop_fdre_C_Q)         0.132    -0.720 r  vga/strdata_reg[50]/Q
                         net (fo=1, routed)           0.124    -0.597    vga/U12/strdata[44]
    SLICE_X72Y196        LUT6 (Prop_lut6_I0_O)        0.035    -0.562 r  vga/U12/ascii_code[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.562    vga/U12/ascii_code[2]_i_10_n_1
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I0_O)      0.061    -0.501 r  vga/U12/ascii_code_reg[2]_i_4/O
                         net (fo=1, routed)           0.446    -0.054    vga/U12/ascii_code0[2]
    SLICE_X83Y184        LUT5 (Prop_lut5_I1_O)        0.083     0.029 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.115     0.144    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X80Y184        LUT4 (Prop_lut4_I0_O)        0.035     0.179 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.179    vga/U12_n_116
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.915    -1.064    vga/CLK_OUT1
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.473    -0.591    
    SLICE_X80Y184        FDRE (Hold_fdre_C_D)         0.102    -0.489    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 vga/strdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.342ns (32.105%)  route 0.723ns (67.895%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.062ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.705    -0.796    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/strdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.132    -0.664 r  vga/strdata_reg[17]/Q
                         net (fo=1, routed)           0.227    -0.438    vga/U12/strdata[15]
    SLICE_X70Y198        LUT6 (Prop_lut6_I1_O)        0.035    -0.403 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.403    vga/U12/ascii_code[1]_i_10_n_1
    SLICE_X70Y198        MUXF7 (Prop_muxf7_I0_O)      0.057    -0.346 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.352     0.006    vga/U12/ascii_code0[1]
    SLICE_X76Y191        LUT5 (Prop_lut5_I1_O)        0.083     0.089 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.145     0.234    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X77Y191        LUT4 (Prop_lut4_I0_O)        0.035     0.269 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.269    vga/U12_n_117
    SLICE_X77Y191        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.917    -1.062    vga/CLK_OUT1
    SLICE_X77Y191        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.477    -0.585    
    SLICE_X77Y191        FDRE (Hold_fdre_C_D)         0.102    -0.483    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.752    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X2Y78     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y185    vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y191    vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X80Y184    vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y185    vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y195    vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y191    vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y195    vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X98Y166    vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X98Y166    vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X82Y166    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       32.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.381ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 0.975ns (13.188%)  route 6.418ns (86.812%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.258    -0.258    vga/U12/h_count[8]_i_2_n_1
    SLICE_X65Y180        LUT6 (Prop_lut6_I1_O)        0.070    -0.188 f  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=34, routed)          2.169     1.980    vga/U12/data_buf_reg_0_3_0_5_i_70_n_1
    SLICE_X70Y201        LUT5 (Prop_lut5_I0_O)        0.081     2.061 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.484     2.545    vga/U12/R[3]_i_22_n_1
    SLICE_X69Y200        LUT6 (Prop_lut6_I5_O)        0.191     2.736 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.639     3.375    vga/U12/p_33_in
    SLICE_X70Y201        LUT6 (Prop_lut6_I5_O)        0.070     3.445 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.647     4.092    vga/U12/R[3]_i_3_n_1
    SLICE_X71Y200        LUT6 (Prop_lut6_I1_O)        0.070     4.162 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.615     4.776    vga/U12/dout1
    SLICE_X68Y196        LUT5 (Prop_lut5_I4_O)        0.085     4.861 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.954     5.815    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y194        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.418    38.397    vga/U12/CLK_OUT3
    SLICE_X54Y194        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.003    38.400    
                         clock uncertainty           -0.081    38.318    
    SLICE_X54Y194        FDRE (Setup_fdre_C_D)       -0.122    38.196    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                 32.381    

Slack (MET) :             32.610ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.975ns (13.609%)  route 6.189ns (86.391%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.258    -0.258    vga/U12/h_count[8]_i_2_n_1
    SLICE_X65Y180        LUT6 (Prop_lut6_I1_O)        0.070    -0.188 f  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=34, routed)          2.169     1.980    vga/U12/data_buf_reg_0_3_0_5_i_70_n_1
    SLICE_X70Y201        LUT5 (Prop_lut5_I0_O)        0.081     2.061 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.484     2.545    vga/U12/R[3]_i_22_n_1
    SLICE_X69Y200        LUT6 (Prop_lut6_I5_O)        0.191     2.736 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.639     3.375    vga/U12/p_33_in
    SLICE_X70Y201        LUT6 (Prop_lut6_I5_O)        0.070     3.445 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.647     4.092    vga/U12/R[3]_i_3_n_1
    SLICE_X71Y200        LUT6 (Prop_lut6_I1_O)        0.070     4.162 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.615     4.776    vga/U12/dout1
    SLICE_X68Y196        LUT5 (Prop_lut5_I4_O)        0.085     4.861 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.725     5.586    vga/U12/G[3]_i_1_n_1
    SLICE_X56Y194        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.418    38.397    vga/U12/CLK_OUT3
    SLICE_X56Y194        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.003    38.400    
                         clock uncertainty           -0.081    38.318    
    SLICE_X56Y194        FDRE (Setup_fdre_C_D)       -0.122    38.196    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                 32.610    

Slack (MET) :             32.678ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.973ns (13.713%)  route 6.122ns (86.287%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.258    -0.258    vga/U12/h_count[8]_i_2_n_1
    SLICE_X65Y180        LUT6 (Prop_lut6_I1_O)        0.070    -0.188 f  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=34, routed)          2.169     1.980    vga/U12/data_buf_reg_0_3_0_5_i_70_n_1
    SLICE_X70Y201        LUT5 (Prop_lut5_I0_O)        0.081     2.061 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.484     2.545    vga/U12/R[3]_i_22_n_1
    SLICE_X69Y200        LUT6 (Prop_lut6_I5_O)        0.191     2.736 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.639     3.375    vga/U12/p_33_in
    SLICE_X70Y201        LUT6 (Prop_lut6_I5_O)        0.070     3.445 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.647     4.092    vga/U12/R[3]_i_3_n_1
    SLICE_X71Y200        LUT6 (Prop_lut6_I1_O)        0.070     4.162 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.798     4.960    vga/U12/dout1
    SLICE_X68Y196        LUT2 (Prop_lut2_I0_O)        0.083     5.043 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.474     5.517    vga/U12/R[3]_i_1_n_1
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.003    38.398    
                         clock uncertainty           -0.081    38.316    
    SLICE_X66Y194        FDRE (Setup_fdre_C_D)       -0.121    38.195    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                 32.678    

Slack (MET) :             32.798ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.973ns (13.972%)  route 5.991ns (86.028%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.258    -0.258    vga/U12/h_count[8]_i_2_n_1
    SLICE_X65Y180        LUT6 (Prop_lut6_I1_O)        0.070    -0.188 f  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=34, routed)          2.169     1.980    vga/U12/data_buf_reg_0_3_0_5_i_70_n_1
    SLICE_X70Y201        LUT5 (Prop_lut5_I0_O)        0.081     2.061 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.484     2.545    vga/U12/R[3]_i_22_n_1
    SLICE_X69Y200        LUT6 (Prop_lut6_I5_O)        0.191     2.736 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.639     3.375    vga/U12/p_33_in
    SLICE_X70Y201        LUT6 (Prop_lut6_I5_O)        0.070     3.445 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.647     4.092    vga/U12/R[3]_i_3_n_1
    SLICE_X71Y200        LUT6 (Prop_lut6_I1_O)        0.070     4.162 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.798     4.960    vga/U12/dout1
    SLICE_X68Y196        LUT2 (Prop_lut2_I0_O)        0.083     5.043 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.343     5.386    vga/U12/R[3]_i_1_n_1
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.003    38.398    
                         clock uncertainty           -0.081    38.316    
    SLICE_X66Y194        FDRE (Setup_fdre_C_D)       -0.133    38.183    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.183    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 32.798    

Slack (MET) :             32.809ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 0.960ns (13.574%)  route 6.113ns (86.426%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.258    -0.258    vga/U12/h_count[8]_i_2_n_1
    SLICE_X65Y180        LUT6 (Prop_lut6_I1_O)        0.070    -0.188 f  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=34, routed)          2.169     1.980    vga/U12/data_buf_reg_0_3_0_5_i_70_n_1
    SLICE_X70Y201        LUT5 (Prop_lut5_I0_O)        0.081     2.061 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.484     2.545    vga/U12/R[3]_i_22_n_1
    SLICE_X69Y200        LUT6 (Prop_lut6_I5_O)        0.191     2.736 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.639     3.375    vga/U12/p_33_in
    SLICE_X70Y201        LUT6 (Prop_lut6_I5_O)        0.070     3.445 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.647     4.092    vga/U12/R[3]_i_3_n_1
    SLICE_X71Y200        LUT6 (Prop_lut6_I1_O)        0.070     4.162 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.615     4.776    vga/U12/dout1
    SLICE_X68Y196        LUT5 (Prop_lut5_I4_O)        0.070     4.846 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.648     5.494    vga/U12/B[2]_i_1_n_1
    SLICE_X65Y196        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X65Y196        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.014    38.409    
                         clock uncertainty           -0.081    38.327    
    SLICE_X65Y196        FDRE (Setup_fdre_C_D)       -0.024    38.303    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                 32.809    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.764ns (13.661%)  route 4.829ns (86.339%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X59Y198        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.338    -1.225 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.018    -0.207    vga/U12/PRow[0]
    SLICE_X59Y197        LUT2 (Prop_lut2_I1_O)        0.085    -0.122 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.429     0.307    vga/U12/v_count[5]_i_2_n_1
    SLICE_X60Y197        LUT6 (Prop_lut6_I1_O)        0.191     0.498 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           1.170     1.668    vga/U12/G[3]_i_4_n_1
    SLICE_X69Y198        LUT4 (Prop_lut4_I0_O)        0.070     1.738 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.671     3.409    vga/U12/G[3]_i_2_n_1
    SLICE_X68Y196        LUT4 (Prop_lut4_I3_O)        0.080     3.489 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.540     4.029    vga/U12/G[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.003    38.398    
                         clock uncertainty           -0.081    38.316    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)       -0.147    38.169    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.169    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                 34.140    

Slack (MET) :             34.144ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.764ns (13.661%)  route 4.829ns (86.339%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X59Y198        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.338    -1.225 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.018    -0.207    vga/U12/PRow[0]
    SLICE_X59Y197        LUT2 (Prop_lut2_I1_O)        0.085    -0.122 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.429     0.307    vga/U12/v_count[5]_i_2_n_1
    SLICE_X60Y197        LUT6 (Prop_lut6_I1_O)        0.191     0.498 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           1.170     1.668    vga/U12/G[3]_i_4_n_1
    SLICE_X69Y198        LUT4 (Prop_lut4_I0_O)        0.070     1.738 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.671     3.409    vga/U12/G[3]_i_2_n_1
    SLICE_X68Y196        LUT4 (Prop_lut4_I3_O)        0.080     3.489 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.540     4.029    vga/U12/G[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.003    38.398    
                         clock uncertainty           -0.081    38.316    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)       -0.143    38.173    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                 34.144    

Slack (MET) :             34.555ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.548ns (10.367%)  route 4.738ns (89.633%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X59Y198        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.338    -1.225 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.427     0.202    vga/U12/PRow[0]
    SLICE_X60Y198        LUT5 (Prop_lut5_I1_O)        0.070     0.272 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.756     1.028    vga/U12/G[3]_i_7_n_1
    SLICE_X60Y198        LUT6 (Prop_lut6_I4_O)        0.070     1.098 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          1.853     2.951    vga/U12/v_count_reg[8]_15
    SLICE_X68Y196        LUT4 (Prop_lut4_I3_O)        0.070     3.021 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.702     3.723    vga/U12/B[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.003    38.398    
                         clock uncertainty           -0.081    38.316    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)       -0.038    38.278    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                 34.555    

Slack (MET) :             34.894ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.754ns (14.954%)  route 4.288ns (85.046%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X59Y198        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.338    -1.225 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.018    -0.207    vga/U12/PRow[0]
    SLICE_X59Y197        LUT2 (Prop_lut2_I1_O)        0.085    -0.122 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.429     0.307    vga/U12/v_count[5]_i_2_n_1
    SLICE_X60Y197        LUT6 (Prop_lut6_I1_O)        0.191     0.498 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           1.170     1.668    vga/U12/G[3]_i_4_n_1
    SLICE_X69Y198        LUT4 (Prop_lut4_I0_O)        0.070     1.738 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.671     3.409    vga/U12/G[3]_i_2_n_1
    SLICE_X68Y196        LUT4 (Prop_lut4_I3_O)        0.070     3.479 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     3.479    vga/U12/B[3]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.003    38.398    
                         clock uncertainty           -0.081    38.316    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)        0.057    38.373    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 34.894    

Slack (MET) :             35.352ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.548ns (11.955%)  route 4.036ns (88.045%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X59Y198        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.338    -1.225 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          1.427     0.202    vga/U12/PRow[0]
    SLICE_X60Y198        LUT5 (Prop_lut5_I1_O)        0.070     0.272 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.756     1.028    vga/U12/G[3]_i_7_n_1
    SLICE_X60Y198        LUT6 (Prop_lut6_I4_O)        0.070     1.098 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          1.853     2.951    vga/U12/v_count_reg[8]_15
    SLICE_X68Y196        LUT4 (Prop_lut4_I3_O)        0.070     3.021 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     3.021    vga/U12/B[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.003    38.398    
                         clock uncertainty           -0.081    38.316    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)        0.056    38.372    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 35.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.116ns (38.947%)  route 0.182ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X57Y118        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDSE (Prop_fdse_C_Q)         0.116    -0.654 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.182    -0.472    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X58Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.974    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X58Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.230    -0.744    
    SLICE_X58Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.144    -0.600    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.116ns (38.127%)  route 0.188ns (61.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X57Y118        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDSE (Prop_fdse_C_Q)         0.116    -0.654 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.188    -0.466    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X58Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.973    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X58Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.230    -0.743    
    SLICE_X58Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.147    -0.596    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.116ns (39.582%)  route 0.177ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X57Y118        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDSE (Prop_fdse_C_Q)         0.116    -0.654 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.177    -0.477    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X58Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.974    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X58Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.230    -0.744    
    SLICE_X58Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.608    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.116ns (38.961%)  route 0.182ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X57Y118        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDSE (Prop_fdse_C_Q)         0.116    -0.654 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.182    -0.472    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X58Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.973    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X58Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.230    -0.743    
    SLICE_X58Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.607    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.132ns (60.829%)  route 0.085ns (39.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.777    BTN_SCAN/CLK_OUT3
    SLICE_X64Y125        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.132    -0.645 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.085    -0.560    BTN_SCAN/FSM_onehot_btn_x_reg_n_1_[4]
    SLICE_X64Y125        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.997    -0.982    BTN_SCAN/CLK_OUT3
    SLICE_X64Y125        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.205    -0.777    
    SLICE_X64Y125        FDRE (Hold_fdre_C_D)         0.077    -0.700    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.167ns (58.523%)  route 0.118ns (41.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.653    -0.848    vga/U12/CLK_OUT3
    SLICE_X59Y197        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y197        FDRE (Prop_fdre_C_Q)         0.132    -0.716 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.118    -0.598    vga/U12/PRow[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I4_O)        0.035    -0.563 r  vga/U12/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.563    vga/U12/v_sync
    SLICE_X58Y197        FDRE                                         r  vga/U12/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.925    -1.054    vga/U12/CLK_OUT3
    SLICE_X58Y197        FDRE                                         r  vga/U12/VS_reg/C
                         clock pessimism              0.219    -0.835    
    SLICE_X58Y197        FDRE (Hold_fdre_C_D)         0.131    -0.704    vga/U12/VS_reg
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.166ns (56.826%)  route 0.126ns (43.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X55Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.132    -0.641 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.126    -0.515    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X54Y121        LUT5 (Prop_lut5_I1_O)        0.034    -0.481 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.481    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_1
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.216    -0.760    
    SLICE_X54Y121        FDRE (Hold_fdre_C_D)         0.134    -0.626    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.167ns (56.973%)  route 0.126ns (43.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X55Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.132    -0.641 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.126    -0.515    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X54Y121        LUT4 (Prop_lut4_I2_O)        0.035    -0.480 r  DISPLAY/P2S_SEG/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.480    DISPLAY/P2S_SEG/data_count[1]_i_1_n_1
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.216    -0.760    
    SLICE_X54Y121        FDRE (Hold_fdre_C_D)         0.131    -0.629    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.132ns (37.179%)  route 0.223ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.731    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X59Y119        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDSE (Prop_fdse_C_Q)         0.132    -0.639 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.416    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X58Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.974    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X58Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.218    -0.756    
    SLICE_X58Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.567    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.779%)  route 0.127ns (43.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X55Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.132    -0.641 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.127    -0.514    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X54Y121        LUT6 (Prop_lut6_I3_O)        0.035    -0.479 r  DISPLAY/P2S_SEG/data_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    DISPLAY/P2S_SEG/data_count[4]_i_1_n_1
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.216    -0.760    
    SLICE_X54Y121        FDRE (Hold_fdre_C_D)         0.130    -0.630    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y125    BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y125    BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y125    BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y125    BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y125    BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y196    vga/U12/B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y196    vga/U12/B_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y196    vga/U12/B_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y117    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X58Y118    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.628ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.944ns  (logic 2.206ns (17.042%)  route 10.738ns (82.957%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 100.832 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.143    64.078    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.424   100.832    core/reg_IF_ID/debug_clk
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/C
                         clock pessimism              0.209   101.041    
                         clock uncertainty           -0.095   100.946    
    SLICE_X97Y168        FDCE (Setup_fdce_C_CE)      -0.240   100.706    core/reg_IF_ID/PCurrent_ID_reg[12]
  -------------------------------------------------------------------
                         required time                        100.706    
                         arrival time                         -64.078    
  -------------------------------------------------------------------
                         slack                                 36.628    

Slack (MET) :             36.628ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.944ns  (logic 2.206ns (17.042%)  route 10.738ns (82.957%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 100.832 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.143    64.078    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.424   100.832    core/reg_IF_ID/debug_clk
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
                         clock pessimism              0.209   101.041    
                         clock uncertainty           -0.095   100.946    
    SLICE_X97Y168        FDCE (Setup_fdce_C_CE)      -0.240   100.706    core/reg_IF_ID/PCurrent_ID_reg[14]
  -------------------------------------------------------------------
                         required time                        100.706    
                         arrival time                         -64.078    
  -------------------------------------------------------------------
                         slack                                 36.628    

Slack (MET) :             36.628ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.944ns  (logic 2.206ns (17.042%)  route 10.738ns (82.957%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 100.832 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.143    64.078    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.424   100.832    core/reg_IF_ID/debug_clk
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism              0.209   101.041    
                         clock uncertainty           -0.095   100.946    
    SLICE_X97Y168        FDCE (Setup_fdce_C_CE)      -0.240   100.706    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                        100.706    
                         arrival time                         -64.078    
  -------------------------------------------------------------------
                         slack                                 36.628    

Slack (MET) :             36.628ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.944ns  (logic 2.206ns (17.042%)  route 10.738ns (82.957%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 100.832 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.143    64.078    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.424   100.832    core/reg_IF_ID/debug_clk
    SLICE_X97Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/C
                         clock pessimism              0.209   101.041    
                         clock uncertainty           -0.095   100.946    
    SLICE_X97Y168        FDCE (Setup_fdce_C_CE)      -0.240   100.706    core/reg_IF_ID/PCurrent_ID_reg[23]
  -------------------------------------------------------------------
                         required time                        100.706    
                         arrival time                         -64.078    
  -------------------------------------------------------------------
                         slack                                 36.628    

Slack (MET) :             36.659ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.909ns  (logic 2.206ns (17.089%)  route 10.703ns (82.911%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 100.827 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.108    64.042    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X84Y167        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.419   100.827    core/reg_IF_ID/debug_clk
    SLICE_X84Y167        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism              0.209   101.036    
                         clock uncertainty           -0.095   100.941    
    SLICE_X84Y167        FDCE (Setup_fdce_C_CE)      -0.240   100.701    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        100.701    
                         arrival time                         -64.042    
  -------------------------------------------------------------------
                         slack                                 36.659    

Slack (MET) :             36.659ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.909ns  (logic 2.206ns (17.089%)  route 10.703ns (82.911%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 100.827 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.108    64.042    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X84Y167        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.419   100.827    core/reg_IF_ID/debug_clk
    SLICE_X84Y167        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/C
                         clock pessimism              0.209   101.036    
                         clock uncertainty           -0.095   100.941    
    SLICE_X84Y167        FDCE (Setup_fdce_C_CE)      -0.240   100.701    core/reg_IF_ID/PCurrent_ID_reg[3]
  -------------------------------------------------------------------
                         required time                        100.701    
                         arrival time                         -64.042    
  -------------------------------------------------------------------
                         slack                                 36.659    

Slack (MET) :             36.659ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.909ns  (logic 2.206ns (17.089%)  route 10.703ns (82.911%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 100.827 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.108    64.042    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X84Y167        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.419   100.827    core/reg_IF_ID/debug_clk
    SLICE_X84Y167        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.209   101.036    
                         clock uncertainty           -0.095   100.941    
    SLICE_X84Y167        FDCE (Setup_fdce_C_CE)      -0.240   100.701    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        100.701    
                         arrival time                         -64.042    
  -------------------------------------------------------------------
                         slack                                 36.659    

Slack (MET) :             36.701ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.895ns  (logic 2.206ns (17.107%)  route 10.689ns (82.893%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 100.822 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.094    64.028    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X94Y173        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.414   100.822    core/reg_IF_ID/debug_clk
    SLICE_X94Y173        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
                         clock pessimism              0.209   101.031    
                         clock uncertainty           -0.095   100.936    
    SLICE_X94Y173        FDCE (Setup_fdce_C_CE)      -0.207   100.729    core/reg_IF_ID/PCurrent_ID_reg[22]
  -------------------------------------------------------------------
                         required time                        100.729    
                         arrival time                         -64.029    
  -------------------------------------------------------------------
                         slack                                 36.701    

Slack (MET) :             36.701ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.895ns  (logic 2.206ns (17.107%)  route 10.689ns (82.893%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 100.822 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.094    64.028    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X94Y173        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.414   100.822    core/reg_IF_ID/debug_clk
    SLICE_X94Y173        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism              0.209   101.031    
                         clock uncertainty           -0.095   100.936    
    SLICE_X94Y173        FDCE (Setup_fdce_C_CE)      -0.207   100.729    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                        100.729    
                         arrival time                         -64.029    
  -------------------------------------------------------------------
                         slack                                 36.701    

Slack (MET) :             36.701ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[69][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.895ns  (logic 2.206ns (17.107%)  route 10.689ns (82.893%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 100.822 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 51.133 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.927 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    49.517    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.610 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.524    51.133    core/data_ram/debug_clk
    SLICE_X70Y164        FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y164        FDRE (Prop_fdre_C_Q)         0.393    51.526 r  core/data_ram/data_reg[69][7]/Q
                         net (fo=5, routed)           1.147    52.674    core/data_ram/data_reg[69]_57[7]
    SLICE_X81Y166        LUT6 (Prop_lut6_I3_O)        0.070    52.744 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.744    core/data_ram/i___223_i_8_n_1
    SLICE_X81Y166        MUXF7 (Prop_muxf7_I1_O)      0.194    52.938 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.938    core/data_ram/i___223_i_3_n_1
    SLICE_X81Y166        MUXF8 (Prop_muxf8_I0_O)      0.070    53.008 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.482    53.490    core/data_ram/i___223_i_1_n_1
    SLICE_X82Y164        LUT5 (Prop_lut5_I0_O)        0.183    53.673 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.731    54.404    core/data_ram/i___223_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I5_O)        0.070    54.474 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967    55.441    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070    55.511 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344    55.855    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070    55.925 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667    56.592    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070    56.662 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583    57.245    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070    57.315 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802    58.118    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070    58.188 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000    58.188    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301    58.489 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.489    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170    58.659 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767    59.426    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195    59.621 f  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    60.046    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    60.116 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.192    61.307    core/reg_IF_ID/Branch_ctrl
    SLICE_X101Y173       LUT4 (Prop_lut4_I0_O)        0.070    61.377 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.487    62.865    core/reg_IF_ID/flush02_out
    SLICE_X84Y174        LUT2 (Prop_lut2_I1_O)        0.070    62.935 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.094    64.028    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X94Y173        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    98.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.795 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    99.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.408 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.414   100.822    core/reg_IF_ID/debug_clk
    SLICE_X94Y173        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism              0.209   101.031    
                         clock uncertainty           -0.095   100.936    
    SLICE_X94Y173        FDCE (Setup_fdce_C_CE)      -0.207   100.729    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                        100.729    
                         arrival time                         -64.029    
  -------------------------------------------------------------------
                         slack                                 36.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/WR_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.192ns (77.514%)  route 0.056ns (22.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.646     0.339    core/reg_ID_EX/debug_clk
    SLICE_X89Y179        FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y179        FDCE (Prop_fdce_C_Q)         0.116     0.455 r  core/reg_ID_EX/WR_EX_reg/Q
                         net (fo=1, routed)           0.056     0.510    core/reg_ID_EX/mem_w_EXE
    SLICE_X89Y179        LUT5 (Prop_lut5_I0_O)        0.076     0.586 r  core/reg_ID_EX/WR_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.586    core/reg_EXE_MEM/WR_MEM_reg_1
    SLICE_X89Y179        FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.917     0.484    core/reg_EXE_MEM/debug_clk
    SLICE_X89Y179        FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism             -0.146     0.339    
    SLICE_X89Y179        FDCE (Hold_fdce_C_D)         0.102     0.441    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/hazard_unit/hazard_optype_EXE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/hazard_unit/hazard_optype_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.132ns (58.152%)  route 0.095ns (41.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.649     0.342    core/hazard_unit/debug_clk
    SLICE_X91Y167        FDRE                                         r  core/hazard_unit/hazard_optype_EXE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_fdre_C_Q)         0.132     0.474 r  core/hazard_unit/hazard_optype_EXE_reg[1]/Q
                         net (fo=12, routed)          0.095     0.569    core/hazard_unit/hazard_optype_EXE_reg[1]_0[1]
    SLICE_X91Y167        FDRE                                         r  core/hazard_unit/hazard_optype_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.920     0.487    core/hazard_unit/debug_clk
    SLICE_X91Y167        FDRE                                         r  core/hazard_unit/hazard_optype_MEM_reg[1]/C
                         clock pessimism             -0.146     0.342    
    SLICE_X91Y167        FDRE (Hold_fdre_C_D)         0.076     0.418    core/hazard_unit/hazard_optype_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core/exp_unit/next_redirect_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.167ns (52.502%)  route 0.151ns (47.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.494ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.653     0.346    core/exp_unit/debug_clk
    SLICE_X99Y169        FDRE                                         r  core/exp_unit/next_redirect_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y169        FDRE (Prop_fdre_C_Q)         0.132     0.478 r  core/exp_unit/next_redirect_mux_reg/Q
                         net (fo=112, routed)         0.151     0.629    core/redirectPC/next_redirect_mux
    SLICE_X102Y169       LUT6 (Prop_lut6_I4_O)        0.035     0.664 r  core/redirectPC/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     0.664    core/REG_PC/D[11]
    SLICE_X102Y169       FDCE                                         r  core/REG_PC/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.927     0.494    core/REG_PC/debug_clk
    SLICE_X102Y169       FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.119     0.376    
    SLICE_X102Y169       FDCE (Hold_fdce_C_D)         0.130     0.506    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.184ns (63.672%)  route 0.105ns (36.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.650     0.343    core/reg_EXE_MEM/debug_clk
    SLICE_X94Y179        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_fdce_C_Q)         0.149     0.492 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.105     0.597    core/reg_EXE_MEM/inst_MEM[9]
    SLICE_X95Y179        LUT4 (Prop_lut4_I0_O)        0.035     0.632 r  core/reg_EXE_MEM/IR_WB[15]_i_1/O
                         net (fo=1, routed)           0.000     0.632    core/reg_MEM_WB/p_0_in_0[13]
    SLICE_X95Y179        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.920     0.487    core/reg_MEM_WB/debug_clk
    SLICE_X95Y179        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/C
                         clock pessimism             -0.132     0.356    
    SLICE_X95Y179        FDCE (Hold_fdce_C_D)         0.110     0.466    core/reg_MEM_WB/IR_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.132ns (51.042%)  route 0.127ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.642     0.335    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y178        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y178        FDCE (Prop_fdce_C_Q)         0.132     0.467 r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/Q
                         net (fo=2, routed)           0.127     0.593    core/reg_MEM_WB/PC_MEM[30]
    SLICE_X85Y178        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.912     0.479    core/reg_MEM_WB/debug_clk
    SLICE_X85Y178        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/C
                         clock pessimism             -0.132     0.348    
    SLICE_X85Y178        FDCE (Hold_fdce_C_D)         0.077     0.425    core/reg_MEM_WB/PCurrent_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.132ns (50.070%)  route 0.132ns (49.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.348ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.655     0.348    core/REG_PC/debug_clk
    SLICE_X100Y170       FDCE                                         r  core/REG_PC/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y170       FDCE (Prop_fdce_C_Q)         0.132     0.480 r  core/REG_PC/Q_reg[10]/Q
                         net (fo=4, routed)           0.132     0.611    core/reg_IF_ID/PCurrent_ID_reg[31]_2[10]
    SLICE_X100Y171       FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.925     0.492    core/reg_IF_ID/debug_clk
    SLICE_X100Y171       FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
                         clock pessimism             -0.132     0.361    
    SLICE_X100Y171       FDCE (Hold_fdce_C_D)         0.075     0.436    core/reg_IF_ID/PCurrent_ID_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/isFlushed_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.212ns (69.105%)  route 0.095ns (30.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.646     0.339    core/reg_ID_EX/debug_clk
    SLICE_X90Y179        FDCE                                         r  core/reg_ID_EX/isFlushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y179        FDCE (Prop_fdce_C_Q)         0.136     0.475 f  core/reg_ID_EX/isFlushed_reg/Q
                         net (fo=42, routed)          0.095     0.570    core/reg_ID_EX/isFlushed_EXE
    SLICE_X90Y179        LUT5 (Prop_lut5_I1_O)        0.076     0.646 r  core/reg_ID_EX/IR_MEM[26]_i_1/O
                         net (fo=1, routed)           0.000     0.646    core/reg_EXE_MEM/p_0_in_0[20]
    SLICE_X90Y179        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.917     0.484    core/reg_EXE_MEM/debug_clk
    SLICE_X90Y179        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/C
                         clock pessimism             -0.146     0.339    
    SLICE_X90Y179        FDCE (Hold_fdce_C_D)         0.131     0.470    core/reg_EXE_MEM/IR_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.149ns (57.297%)  route 0.111ns (42.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.649     0.342    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.149     0.491 r  core/reg_ID_EX/u_b_h_w_EX_reg[1]/Q
                         net (fo=1, routed)           0.111     0.602    core/reg_EXE_MEM/u_b_h_w_EX[1]
    SLICE_X82Y156        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.921     0.488    core/reg_EXE_MEM/debug_clk
    SLICE_X82Y156        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                         clock pessimism             -0.131     0.358    
    SLICE_X82Y156        FDRE (Hold_fdre_C_D)         0.062     0.420    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.132ns (50.524%)  route 0.129ns (49.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.648     0.341    core/REG_PC/debug_clk
    SLICE_X99Y174        FDCE                                         r  core/REG_PC/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y174        FDCE (Prop_fdce_C_Q)         0.132     0.473 r  core/REG_PC/Q_reg[24]/Q
                         net (fo=4, routed)           0.129     0.602    core/reg_IF_ID/PCurrent_ID_reg[31]_2[24]
    SLICE_X98Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.921     0.488    core/reg_IF_ID/debug_clk
    SLICE_X98Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism             -0.132     0.357    
    SLICE_X98Y172        FDCE (Hold_fdce_C_D)         0.062     0.419    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.212ns (65.847%)  route 0.110ns (34.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.649     0.342    core/reg_ID_EX/debug_clk
    SLICE_X98Y176        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y176        FDCE (Prop_fdce_C_Q)         0.136     0.478 r  core/reg_ID_EX/IR_EX_reg[6]/Q
                         net (fo=2, routed)           0.110     0.588    core/reg_ID_EX/inst_EXE[5]
    SLICE_X98Y176        LUT5 (Prop_lut5_I0_O)        0.076     0.664 r  core/reg_ID_EX/IR_MEM[6]_i_1/O
                         net (fo=1, routed)           0.000     0.664    core/reg_EXE_MEM/p_0_in_0[5]
    SLICE_X98Y176        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.919     0.486    core/reg_EXE_MEM/debug_clk
    SLICE_X98Y176        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
                         clock pessimism             -0.145     0.342    
    SLICE_X98Y176        FDCE (Hold_fdce_C_D)         0.130     0.472    core/reg_EXE_MEM/IR_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X92Y158    core/data_ram/data_reg[50][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X77Y171    core/data_ram/data_reg[50][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X81Y171    core/data_ram/data_reg[51][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X86Y158    core/data_ram/data_reg[51][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X68Y158    core/data_ram/data_reg[51][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X68Y157    core/data_ram/data_reg[51][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X71Y173    core/data_ram/data_reg[51][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X76Y159    core/data_ram/data_reg[51][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X84Y170    core/register/register_reg[24][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X90Y176    core/register/register_reg[24][16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X90Y176    core/register/register_reg[24][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X84Y170    core/register/register_reg[24][19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X84Y170    core/register/register_reg[24][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X90Y176    core/register/register_reg[24][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X87Y170    core/register/register_reg[24][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X90Y176    core/register/register_reg[24][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X77Y164    core/data_ram/data_reg[0][2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X103Y191   core/exp_unit/csr/CSR_reg[4][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X98Y192    core/exp_unit/csr/CSR_reg[4][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y174    core/reg_MEM_WB/ALUO_WB_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X84Y179    core/reg_MEM_WB/ALUO_WB_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y174    core/reg_MEM_WB/ALUO_WB_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X84Y179    core/reg_MEM_WB/ALUO_WB_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X84Y179    core/reg_MEM_WB/ALUO_WB_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X98Y192    core/exp_unit/csr/CSR_reg[4][27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X85Y181    core/exp_unit/csr/CSR_reg[5][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X96Y194    core/exp_unit/csr/CSR_reg[5][26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :           10  Failing Endpoints,  Worst Slack       -2.076ns,  Total Violation      -10.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.681ns  (logic 2.278ns (19.501%)  route 9.403ns (80.499%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.262    -0.254    vga/U12/h_count[8]_i_2_n_1
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.070    -0.184 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.704     0.520    vga/U12/col_addr__0[7]
    SLICE_X64Y179        LUT5 (Prop_lut5_I0_O)        0.070     0.590 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.366     0.956    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.070     1.026 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.375     1.401    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X67Y179        LUT2 (Prop_lut2_I1_O)        0.070     1.471 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.471    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X67Y179        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     1.916 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.480     2.396    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X68Y179        LUT6 (Prop_lut6_I1_O)        0.175     2.571 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     2.968    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.070     3.038 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.447     3.485    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X73Y177        LUT6 (Prop_lut6_I0_O)        0.070     3.555 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.505     6.059    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X82Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.136 f  vga/data_buf_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           1.268     7.405    vga/U12/number0[0]
    SLICE_X77Y184        LUT6 (Prop_lut6_I5_O)        0.191     7.596 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.596    vga/U12/ascii_code[0]_inv_i_14_n_1
    SLICE_X77Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     7.771 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.521     8.291    vga/U12/number__0[0]
    SLICE_X76Y184        LUT4 (Prop_lut4_I0_O)        0.177     8.468 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.521     8.989    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X77Y190        LUT2 (Prop_lut2_I1_O)        0.070     9.059 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.575     9.634    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X68Y193        LUT6 (Prop_lut6_I3_O)        0.070     9.704 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.329    10.033    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X68Y195        LUT4 (Prop_lut4_I0_O)        0.070    10.103 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.103    vga/U12_n_114
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.416     8.395    vga/CLK_OUT1
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.172    
                         clock uncertainty           -0.201     7.971    
    SLICE_X68Y195        FDRE (Setup_fdre_C_D)        0.056     8.027    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -1.656ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 2.278ns (20.239%)  route 8.977ns (79.761%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.262    -0.254    vga/U12/h_count[8]_i_2_n_1
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.070    -0.184 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.704     0.520    vga/U12/col_addr__0[7]
    SLICE_X64Y179        LUT5 (Prop_lut5_I0_O)        0.070     0.590 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.366     0.956    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.070     1.026 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.375     1.401    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X67Y179        LUT2 (Prop_lut2_I1_O)        0.070     1.471 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.471    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X67Y179        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     1.916 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.480     2.396    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X68Y179        LUT6 (Prop_lut6_I1_O)        0.175     2.571 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     2.968    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.070     3.038 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.447     3.485    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X73Y177        LUT6 (Prop_lut6_I0_O)        0.070     3.555 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.505     6.059    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X82Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.136 f  vga/data_buf_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           1.268     7.405    vga/U12/number0[0]
    SLICE_X77Y184        LUT6 (Prop_lut6_I5_O)        0.191     7.596 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.596    vga/U12/ascii_code[0]_inv_i_14_n_1
    SLICE_X77Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     7.771 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.521     8.291    vga/U12/number__0[0]
    SLICE_X76Y184        LUT4 (Prop_lut4_I0_O)        0.177     8.468 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.521     8.989    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X77Y190        LUT2 (Prop_lut2_I1_O)        0.070     9.059 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.343     9.402    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X76Y191        LUT6 (Prop_lut6_I2_O)        0.070     9.472 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.135     9.607    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X76Y191        LUT4 (Prop_lut4_I0_O)        0.070     9.677 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.677    vga/U12_n_113
    SLICE_X76Y191        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.411     8.390    vga/CLK_OUT1
    SLICE_X76Y191        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.167    
                         clock uncertainty           -0.201     7.966    
    SLICE_X76Y191        FDRE (Setup_fdre_C_D)        0.056     8.022    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -1.656    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.150ns (19.119%)  route 9.095ns (80.881%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.262    -0.254    vga/U12/h_count[8]_i_2_n_1
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.070    -0.184 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.704     0.520    vga/U12/col_addr__0[7]
    SLICE_X64Y179        LUT5 (Prop_lut5_I0_O)        0.070     0.590 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.366     0.956    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.070     1.026 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.375     1.401    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X67Y179        LUT2 (Prop_lut2_I1_O)        0.070     1.471 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.471    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X67Y179        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     1.916 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.480     2.396    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X68Y179        LUT6 (Prop_lut6_I1_O)        0.175     2.571 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     2.968    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.070     3.038 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.447     3.485    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X73Y177        LUT6 (Prop_lut6_I0_O)        0.070     3.555 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.505     6.059    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X82Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.129 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.082     7.212    vga/U12/number0[1]
    SLICE_X84Y184        LUT6 (Prop_lut6_I5_O)        0.070     7.282 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.282    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X84Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     7.457 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.565     8.021    vga/U12/number__0[1]
    SLICE_X82Y184        LUT3 (Prop_lut3_I0_O)        0.177     8.198 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.680     8.878    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X77Y191        LUT4 (Prop_lut4_I3_O)        0.070     8.948 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.268     9.217    vga/U12/ascii_code[1]_i_5_n_1
    SLICE_X76Y191        LUT5 (Prop_lut5_I2_O)        0.070     9.287 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.311     9.597    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X77Y191        LUT4 (Prop_lut4_I0_O)        0.070     9.667 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.667    vga/U12_n_117
    SLICE_X77Y191        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.411     8.390    vga/CLK_OUT1
    SLICE_X77Y191        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.167    
                         clock uncertainty           -0.201     7.966    
    SLICE_X77Y191        FDRE (Setup_fdre_C_D)        0.057     8.023    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.605ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.211ns  (logic 2.208ns (19.694%)  route 9.003ns (80.306%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.262    -0.254    vga/U12/h_count[8]_i_2_n_1
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.070    -0.184 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.704     0.520    vga/U12/col_addr__0[7]
    SLICE_X64Y179        LUT5 (Prop_lut5_I0_O)        0.070     0.590 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.366     0.956    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.070     1.026 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.375     1.401    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X67Y179        LUT2 (Prop_lut2_I1_O)        0.070     1.471 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.471    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X67Y179        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     1.916 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.480     2.396    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X68Y179        LUT6 (Prop_lut6_I1_O)        0.175     2.571 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     2.968    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.070     3.038 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.447     3.485    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X73Y177        LUT6 (Prop_lut6_I0_O)        0.070     3.555 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.505     6.059    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X82Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.136 r  vga/data_buf_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           1.268     7.405    vga/U12/number0[0]
    SLICE_X77Y184        LUT6 (Prop_lut6_I5_O)        0.191     7.596 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.596    vga/U12/ascii_code[0]_inv_i_14_n_1
    SLICE_X77Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     7.771 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.521     8.291    vga/U12/number__0[0]
    SLICE_X76Y184        LUT4 (Prop_lut4_I0_O)        0.177     8.468 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.893     9.361    vga/U12/ascii_code[6]_i_16_n_1
    SLICE_X68Y195        LUT6 (Prop_lut6_I0_O)        0.070     9.431 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.132     9.563    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X68Y195        LUT5 (Prop_lut5_I0_O)        0.070     9.633 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.633    vga/U12_n_112
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.416     8.395    vga/CLK_OUT1
    SLICE_X68Y195        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.172    
                         clock uncertainty           -0.201     7.971    
    SLICE_X68Y195        FDRE (Setup_fdre_C_D)        0.057     8.028    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                 -1.605    

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 2.150ns (19.412%)  route 8.925ns (80.588%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.262    -0.254    vga/U12/h_count[8]_i_2_n_1
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.070    -0.184 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.704     0.520    vga/U12/col_addr__0[7]
    SLICE_X64Y179        LUT5 (Prop_lut5_I0_O)        0.070     0.590 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.366     0.956    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.070     1.026 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.375     1.401    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X67Y179        LUT2 (Prop_lut2_I1_O)        0.070     1.471 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.471    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X67Y179        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     1.916 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.480     2.396    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X68Y179        LUT6 (Prop_lut6_I1_O)        0.175     2.571 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     2.968    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.070     3.038 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.447     3.485    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X73Y177        LUT6 (Prop_lut6_I0_O)        0.070     3.555 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.505     6.059    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X82Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.129 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.082     7.212    vga/U12/number0[1]
    SLICE_X84Y184        LUT6 (Prop_lut6_I5_O)        0.070     7.282 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.282    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X84Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     7.457 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.565     8.021    vga/U12/number__0[1]
    SLICE_X82Y184        LUT3 (Prop_lut3_I0_O)        0.177     8.198 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.510     8.708    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X77Y185        LUT6 (Prop_lut6_I5_O)        0.070     8.778 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.268     9.047    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X76Y185        LUT5 (Prop_lut5_I2_O)        0.070     9.117 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.311     9.427    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X77Y185        LUT4 (Prop_lut4_I0_O)        0.070     9.497 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     9.497    vga/U12_n_115
    SLICE_X77Y185        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/CLK_OUT1
    SLICE_X77Y185        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.201     7.962    
    SLICE_X77Y185        FDRE (Setup_fdre_C_D)        0.057     8.019    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 -1.478    

Slack (VIOLATED) :        -1.186ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.794ns  (logic 2.208ns (20.456%)  route 8.586ns (79.544%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.262    -0.254    vga/U12/h_count[8]_i_2_n_1
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.070    -0.184 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.704     0.520    vga/U12/col_addr__0[7]
    SLICE_X64Y179        LUT5 (Prop_lut5_I0_O)        0.070     0.590 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.366     0.956    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.070     1.026 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.375     1.401    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X67Y179        LUT2 (Prop_lut2_I1_O)        0.070     1.471 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.471    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X67Y179        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     1.916 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.480     2.396    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X68Y179        LUT6 (Prop_lut6_I1_O)        0.175     2.571 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     2.968    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.070     3.038 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.447     3.485    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X73Y177        LUT6 (Prop_lut6_I0_O)        0.070     3.555 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.505     6.059    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X82Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.077     6.136 r  vga/data_buf_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           1.268     7.405    vga/U12/number0[0]
    SLICE_X77Y184        LUT6 (Prop_lut6_I5_O)        0.191     7.596 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     7.596    vga/U12/ascii_code[0]_inv_i_14_n_1
    SLICE_X77Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     7.771 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.647     8.417    vga/U12/number__0[0]
    SLICE_X82Y184        LUT5 (Prop_lut5_I0_O)        0.177     8.594 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.255     8.849    vga/U12/ascii_code[2]_i_5_n_1
    SLICE_X83Y184        LUT5 (Prop_lut5_I2_O)        0.070     8.919 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.227     9.146    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X80Y184        LUT4 (Prop_lut4_I0_O)        0.070     9.216 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.216    vga/U12_n_116
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.418     8.397    vga/CLK_OUT1
    SLICE_X80Y184        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.174    
                         clock uncertainty           -0.201     7.973    
    SLICE_X80Y184        FDRE (Setup_fdre_C_D)        0.057     8.030    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 -1.186    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 2.080ns (19.920%)  route 8.362ns (80.080%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.518    -1.578    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.338    -1.240 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         0.654    -0.586    vga/U12/Q[0]
    SLICE_X63Y180        LUT4 (Prop_lut4_I0_O)        0.070    -0.516 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.262    -0.254    vga/U12/h_count[8]_i_2_n_1
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.070    -0.184 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.704     0.520    vga/U12/col_addr__0[7]
    SLICE_X64Y179        LUT5 (Prop_lut5_I0_O)        0.070     0.590 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.366     0.956    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.070     1.026 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.375     1.401    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X67Y179        LUT2 (Prop_lut2_I1_O)        0.070     1.471 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.471    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X67Y179        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     1.916 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.480     2.396    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X68Y179        LUT6 (Prop_lut6_I1_O)        0.175     2.571 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.397     2.968    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.070     3.038 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.447     3.485    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X73Y177        LUT6 (Prop_lut6_I0_O)        0.070     3.555 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.505     6.059    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X82Y166        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.129 f  vga/data_buf_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.082     7.212    vga/U12/number0[1]
    SLICE_X84Y184        LUT6 (Prop_lut6_I5_O)        0.070     7.282 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.282    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X84Y184        MUXF7 (Prop_muxf7_I1_O)      0.175     7.457 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.565     8.021    vga/U12/number__0[1]
    SLICE_X82Y184        LUT3 (Prop_lut3_I0_O)        0.177     8.198 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.393     8.591    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X76Y185        LUT6 (Prop_lut6_I0_O)        0.070     8.661 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.132     8.793    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X76Y185        LUT5 (Prop_lut5_I0_O)        0.070     8.863 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     8.863    vga/U12_n_118
    SLICE_X76Y185        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/CLK_OUT1
    SLICE_X76Y185        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.201     7.962    
    SLICE_X76Y185        FDRE (Setup_fdre_C_D)        0.057     8.019    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 0.933ns (9.758%)  route 8.629ns (90.242%))
  Logic Levels:           4  (LUT4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X58Y198        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDRE (Prop_fdre_C_Q)         0.389    -1.174 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.085    -0.089    vga/U12/PRow[3]
    SLICE_X58Y197        LUT5 (Prop_lut5_I0_O)        0.070    -0.019 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         4.646     4.628    core/register/debug_addr[2]
    SLICE_X88Y145        MUXF7 (Prop_muxf7_S_O)       0.227     4.855 r  core/register/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=1, routed)           1.552     6.407    core/register/data_buf_reg_0_3_0_5_i_45_n_1
    SLICE_X88Y178        LUT4 (Prop_lut4_I2_O)        0.177     6.584 r  core/register/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.841     7.424    vga/U12/Debug_regs[3]
    SLICE_X82Y172        LUT4 (Prop_lut4_I2_O)        0.070     7.494 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.504     7.998    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.417     8.396    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.223     8.173    
                         clock uncertainty           -0.201     7.972    
    SLICE_X82Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.783    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 0.669ns (7.076%)  route 8.786ns (92.924%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X58Y198        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDRE (Prop_fdre_C_Q)         0.389    -1.174 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.085    -0.089    vga/U12/PRow[3]
    SLICE_X58Y197        LUT5 (Prop_lut5_I0_O)        0.070    -0.019 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.297     1.279    vga/U12/v_count_reg[3]_2
    SLICE_X70Y199        LUT2 (Prop_lut2_I0_O)        0.070     1.349 r  vga/U12/strdata[41]_i_2/O
                         net (fo=152, routed)         4.522     5.870    core/register/data_buf_reg_0_3_0_5_i_3_0
    SLICE_X87Y146        LUT4 (Prop_lut4_I3_O)        0.070     5.940 r  core/register/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           1.511     7.452    vga/U12/Debug_regs[18]
    SLICE_X100Y167       LUT6 (Prop_lut6_I2_O)        0.070     7.522 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.370     7.892    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.425     8.404    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.223     8.181    
                         clock uncertainty           -0.201     7.980    
    SLICE_X98Y167        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     7.842    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 0.957ns (10.159%)  route 8.463ns (89.841%))
  Logic Levels:           4  (LUT4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.533    -1.563    vga/U12/CLK_OUT3
    SLICE_X58Y198        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDRE (Prop_fdre_C_Q)         0.389    -1.174 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.085    -0.089    vga/U12/PRow[3]
    SLICE_X58Y197        LUT5 (Prop_lut5_I0_O)        0.070    -0.019 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         4.881     4.862    core/register/debug_addr[2]
    SLICE_X87Y147        MUXF7 (Prop_muxf7_S_O)       0.253     5.115 r  core/register/data_buf_reg_0_3_18_23_i_40/O
                         net (fo=1, routed)           1.332     6.447    core/register/data_buf_reg_0_3_18_23_i_40_n_1
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.175     6.622 r  core/register/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           0.818     7.441    vga/U12/Debug_regs[20]
    SLICE_X98Y168        LUT4 (Prop_lut4_I2_O)        0.070     7.511 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.347     7.857    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.425     8.404    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.223     8.181    
                         clock uncertainty           -0.201     7.980    
    SLICE_X98Y167        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.821    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 -0.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.132ns (12.967%)  route 0.886ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.886     0.160    vga/data_buf_reg_0_3_0_5/ADDRD1
    SLICE_X82Y166        RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.914    -1.065    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.547    -0.519    
                         clock uncertainty            0.201    -0.317    
    SLICE_X82Y166        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.331     0.014    vga/data_buf_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.132ns (12.411%)  route 0.932ns (87.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.932     0.205    vga/data_buf_reg_0_3_6_11/ADDRD1
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.201    -0.305    
    SLICE_X94Y163        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.026    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.132ns (12.411%)  route 0.932ns (87.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.858    vga/U12/CLK_OUT3
    SLICE_X64Y180        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDRE (Prop_fdre_C_Q)         0.132    -0.726 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         0.932     0.205    vga/data_buf_reg_0_3_6_11/ADDRD1
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.201    -0.305    
    SLICE_X94Y163        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.026    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -5.286ns,  Total Violation     -146.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.286ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.978ns  (logic 2.528ns (21.106%)  route 9.450ns (78.894%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.075    11.331    core/U1_3/Branch_ctrl
    SLICE_X92Y177        LUT6 (Prop_lut6_I0_O)        0.070    11.401 r  core/U1_3/data_buf_reg_0_3_30_31_i_34/O
                         net (fo=1, routed)           0.000    11.401    core/U1_3/data_buf_reg_0_3_30_31_i_34_n_1
    SLICE_X92Y177        MUXF7 (Prop_muxf7_I0_O)      0.171    11.572 r  core/U1_3/data_buf_reg_0_3_30_31_i_19/O
                         net (fo=1, routed)           0.358    11.930    core/U1_3/data_buf_reg_0_3_30_31_i_19_n_1
    SLICE_X85Y178        LUT6 (Prop_lut6_I5_O)        0.177    12.107 r  core/U1_3/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=1, routed)           0.356    12.463    vga/U12/Test_signal[18]
    SLICE_X82Y177        LUT4 (Prop_lut4_I3_O)        0.070    12.533 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.576    13.108    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X82Y165        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.418     8.397    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X82Y165        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.223     8.174    
                         clock uncertainty           -0.215     7.960    
    SLICE_X82Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     7.822    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                         -13.108    
  -------------------------------------------------------------------
                         slack                                 -5.286    

Slack (VIOLATED) :        -5.253ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.882ns  (logic 2.528ns (21.275%)  route 9.354ns (78.725%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.967    11.223    core/U1_3/Branch_ctrl
    SLICE_X90Y176        LUT6 (Prop_lut6_I0_O)        0.070    11.293 r  core/U1_3/data_buf_reg_0_3_30_31_i_24/O
                         net (fo=1, routed)           0.496    11.789    core/U1_3/data_buf_reg_0_3_30_31_i_24_n_1
    SLICE_X83Y174        LUT6 (Prop_lut6_I5_O)        0.070    11.859 r  core/U1_3/data_buf_reg_0_3_30_31_i_10/O
                         net (fo=1, routed)           0.000    11.859    core/U1_3/data_buf_reg_0_3_30_31_i_10_n_1
    SLICE_X83Y174        MUXF7 (Prop_muxf7_I0_O)      0.171    12.030 r  core/U1_3/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.411    12.441    vga/U12/data_buf_reg_0_3_30_31
    SLICE_X83Y173        LUT6 (Prop_lut6_I3_O)        0.177    12.618 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.395    13.013    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X82Y165        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.418     8.397    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X82Y165        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.223     8.174    
                         clock uncertainty           -0.215     7.960    
    SLICE_X82Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.760    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                 -5.253    

Slack (VIOLATED) :        -4.945ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.636ns  (logic 2.528ns (21.726%)  route 9.108ns (78.274%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.809    11.065    core/U1_3/Branch_ctrl
    SLICE_X91Y171        LUT5 (Prop_lut5_I2_O)        0.070    11.135 r  core/U1_3/data_buf_reg_0_3_0_5_i_97/O
                         net (fo=1, routed)           0.342    11.477    core/U1_3/data_buf_reg_0_3_0_5_i_97_n_1
    SLICE_X85Y171        LUT5 (Prop_lut5_I2_O)        0.070    11.547 r  core/U1_3/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.000    11.547    core/U1_3/data_buf_reg_0_3_0_5_i_40_n_1
    SLICE_X85Y171        MUXF7 (Prop_muxf7_I0_O)      0.171    11.718 r  core/U1_3/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.503    12.221    vga/U12/data_buf_reg_0_3_0_5
    SLICE_X84Y166        LUT6 (Prop_lut6_I3_O)        0.177    12.398 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.368    12.766    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.417     8.396    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.223     8.173    
                         clock uncertainty           -0.215     7.959    
    SLICE_X82Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     7.821    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                 -4.945    

Slack (VIOLATED) :        -4.922ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.528ns (21.809%)  route 9.064ns (78.191%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.630    10.886    core/U1_3/Branch_ctrl
    SLICE_X93Y166        LUT6 (Prop_lut6_I1_O)        0.070    10.956 r  core/U1_3/data_buf_reg_0_3_0_5_i_124/O
                         net (fo=1, routed)           0.000    10.956    core/U1_3/data_buf_reg_0_3_0_5_i_124_n_1
    SLICE_X93Y166        MUXF7 (Prop_muxf7_I0_O)      0.171    11.127 r  core/U1_3/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=1, routed)           0.493    11.621    core/U1_3/data_buf_reg_0_3_0_5_i_55_n_1
    SLICE_X84Y166        LUT6 (Prop_lut6_I5_O)        0.177    11.798 r  core/U1_3/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=1, routed)           0.487    12.285    vga/U12/Test_signal[1]
    SLICE_X84Y166        LUT4 (Prop_lut4_I3_O)        0.070    12.355 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.367    12.722    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.417     8.396    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.223     8.173    
                         clock uncertainty           -0.215     7.959    
    SLICE_X82Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.800    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 -4.922    

Slack (VIOLATED) :        -4.882ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 2.528ns (21.943%)  route 8.993ns (78.057%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.549    10.805    core/U1_3/Branch_ctrl
    SLICE_X84Y165        LUT6 (Prop_lut6_I0_O)        0.070    10.875 r  core/U1_3/data_buf_reg_0_3_0_5_i_113/O
                         net (fo=1, routed)           0.000    10.875    core/U1_3/data_buf_reg_0_3_0_5_i_113_n_1
    SLICE_X84Y165        MUXF7 (Prop_muxf7_I0_O)      0.171    11.046 r  core/U1_3/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=1, routed)           0.518    11.564    core/U1_3/data_buf_reg_0_3_0_5_i_49_n_1
    SLICE_X84Y171        LUT6 (Prop_lut6_I5_O)        0.177    11.741 r  core/U1_3/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=1, routed)           0.336    12.077    vga/U12/Test_signal[2]
    SLICE_X82Y172        LUT4 (Prop_lut4_I3_O)        0.070    12.147 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.504    12.651    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.417     8.396    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.223     8.173    
                         clock uncertainty           -0.215     7.959    
    SLICE_X82Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.770    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                         -12.651    
  -------------------------------------------------------------------
                         slack                                 -4.882    

Slack (VIOLATED) :        -4.873ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.496ns  (logic 2.528ns (21.989%)  route 8.968ns (78.011%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.649    10.905    core/U1_3/Branch_ctrl
    SLICE_X85Y167        LUT6 (Prop_lut6_I1_O)        0.070    10.975 r  core/U1_3/data_buf_reg_0_3_0_5_i_133/O
                         net (fo=1, routed)           0.000    10.975    core/U1_3/data_buf_reg_0_3_0_5_i_133_n_1
    SLICE_X85Y167        MUXF7 (Prop_muxf7_I0_O)      0.171    11.146 r  core/U1_3/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.348    11.494    core/U1_3/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X83Y169        LUT6 (Prop_lut6_I5_O)        0.177    11.671 r  core/U1_3/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.305    11.976    vga/U12/Test_signal[4]
    SLICE_X83Y169        LUT4 (Prop_lut4_I3_O)        0.070    12.046 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.581    12.627    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.417     8.396    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y166        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.223     8.173    
                         clock uncertainty           -0.215     7.959    
    SLICE_X82Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.754    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 -4.873    

Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.494ns  (logic 2.528ns (21.994%)  route 8.966ns (78.006%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.680    10.936    core/U1_3/Branch_ctrl
    SLICE_X99Y168        LUT6 (Prop_lut6_I1_O)        0.070    11.006 r  core/U1_3/data_buf_reg_0_3_18_23_i_86/O
                         net (fo=1, routed)           0.000    11.006    core/U1_3/data_buf_reg_0_3_18_23_i_86_n_1
    SLICE_X99Y168        MUXF7 (Prop_muxf7_I0_O)      0.171    11.177 r  core/U1_3/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.325    11.501    core/U1_3/data_buf_reg_0_3_18_23_i_39_n_1
    SLICE_X101Y168       LUT6 (Prop_lut6_I5_O)        0.177    11.678 r  core/U1_3/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.406    12.084    vga/U12/Test_signal[15]
    SLICE_X100Y168       LUT4 (Prop_lut4_I3_O)        0.070    12.154 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.471    12.625    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.425     8.404    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.223     8.181    
                         clock uncertainty           -0.215     7.967    
    SLICE_X98Y167        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.778    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                 -4.847    

Slack (VIOLATED) :        -4.773ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.450ns  (logic 2.511ns (21.930%)  route 8.939ns (78.070%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.801    11.057    core/U1_3/Branch_ctrl
    SLICE_X98Y169        LUT6 (Prop_lut6_I1_O)        0.070    11.127 r  core/U1_3/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000    11.127    core/U1_3/data_buf_reg_0_3_18_23_i_96_n_1
    SLICE_X98Y169        MUXF7 (Prop_muxf7_I0_O)      0.156    11.283 r  core/U1_3/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.373    11.656    core/U1_3/data_buf_reg_0_3_18_23_i_45_n_1
    SLICE_X98Y169        LUT6 (Prop_lut6_I5_O)        0.175    11.831 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.333    12.164    vga/U12/Test_signal[14]
    SLICE_X98Y168        LUT4 (Prop_lut4_I3_O)        0.070    12.234 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.347    12.580    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.425     8.404    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.223     8.181    
                         clock uncertainty           -0.215     7.967    
    SLICE_X98Y167        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.808    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                 -4.773    

Slack (VIOLATED) :        -4.695ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.332ns  (logic 2.528ns (22.308%)  route 8.804ns (77.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.587    10.843    core/U1_3/Branch_ctrl
    SLICE_X97Y166        LUT6 (Prop_lut6_I1_O)        0.070    10.913 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000    10.913    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_1
    SLICE_X97Y166        MUXF7 (Prop_muxf7_I0_O)      0.171    11.084 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.446    11.530    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_1
    SLICE_X101Y166       LUT6 (Prop_lut6_I5_O)        0.177    11.707 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.333    12.040    vga/U12/Test_signal[11]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.070    12.110 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.353    12.463    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X98Y166        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.426     8.405    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X98Y166        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.223     8.182    
                         clock uncertainty           -0.215     7.968    
    SLICE_X98Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.768    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -4.695    

Slack (VIOLATED) :        -4.665ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.339ns  (logic 2.553ns (22.516%)  route 8.786ns (77.484%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.953    -1.143    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.073 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.589    -0.483    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.390 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.521     1.130    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y164        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.389     1.519 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.103     2.622    core/data_ram/data_reg[37][4]_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I2_O)        0.070     2.692 r  core/data_ram/MDR_WB[7]_i_36/O
                         net (fo=1, routed)           0.000     2.692    core/data_ram/MDR_WB[7]_i_36_n_1
    SLICE_X79Y172        MUXF7 (Prop_muxf7_I1_O)      0.175     2.867 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000     2.867    core/data_ram/MDR_WB_reg[7]_i_17_n_1
    SLICE_X79Y172        MUXF8 (Prop_muxf8_I1_O)      0.067     2.934 r  core/data_ram/MDR_WB_reg[31]_i_41/O
                         net (fo=1, routed)           0.785     3.719    core/data_ram/MDR_WB_reg[31]_i_41_n_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I0_O)        0.183     3.902 r  core/data_ram/MDR_WB[31]_i_21/O
                         net (fo=3, routed)           0.642     4.544    core/data_ram/MDR_WB[31]_i_21_n_1
    SLICE_X83Y156        LUT6 (Prop_lut6_I2_O)        0.070     4.614 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.967     5.582    core/data_ram/MDR_WB[30]_i_6_n_1
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.070     5.652 r  core/data_ram/MDR_WB[23]_i_3/O
                         net (fo=1, routed)           0.344     5.995    core/mux_csrout/RAMout_MEM[18]
    SLICE_X85Y166        LUT3 (Prop_lut3_I1_O)        0.070     6.065 r  core/mux_csrout/MDR_WB[23]_i_1/O
                         net (fo=5, routed)           0.667     6.732    core/hazard_unit/Datai[16]
    SLICE_X86Y165        LUT4 (Prop_lut4_I2_O)        0.070     6.802 r  core/hazard_unit/A_EX[23]_i_2/O
                         net (fo=1, routed)           0.583     7.386    core/hazard_unit/A_EX[23]_i_2_n_1
    SLICE_X93Y165        LUT5 (Prop_lut5_I0_O)        0.070     7.456 r  core/hazard_unit/A_EX[23]_i_1/O
                         net (fo=6, routed)           0.802     8.258    core/hazard_unit/rs1_data_ID[16]
    SLICE_X91Y162        LUT6 (Prop_lut6_I3_O)        0.070     8.328 r  core/hazard_unit/Q[31]_i_47/O
                         net (fo=1, routed)           0.000     8.328    core/cmp_ID/Q_reg[31]_i_21_0[3]
    SLICE_X91Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     8.629 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.629    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X91Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     8.799 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.767     9.566    core/hazard_unit/CO[0]
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.195     9.761 r  core/hazard_unit/Q[31]_i_15/O
                         net (fo=1, routed)           0.425    10.186    core/ctrl/Q_reg[0]_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I3_O)        0.070    10.256 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.869    11.125    core/U1_3/Branch_ctrl
    SLICE_X97Y173        LUT6 (Prop_lut6_I1_O)        0.070    11.195 r  core/U1_3/data_buf_reg_0_3_24_29_i_114/O
                         net (fo=1, routed)           0.000    11.195    core/U1_3/data_buf_reg_0_3_24_29_i_114_n_1
    SLICE_X97Y173        MUXF7 (Prop_muxf7_I0_O)      0.190    11.385 r  core/U1_3/data_buf_reg_0_3_24_29_i_56/O
                         net (fo=1, routed)           0.000    11.385    core/U1_3/data_buf_reg_0_3_24_29_i_56_n_1
    SLICE_X97Y173        MUXF8 (Prop_muxf8_I0_O)      0.070    11.455 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.315    11.769    vga/U12/data_buf_reg_0_3_24_29_7
    SLICE_X96Y172        LUT6 (Prop_lut6_I3_O)        0.183    11.952 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.517    12.469    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X90Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.421     8.400    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X90Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.223     8.177    
                         clock uncertainty           -0.215     7.963    
    SLICE_X90Y167        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.804    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.804    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                 -4.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.328ns (40.183%)  route 0.488ns (59.817%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    0.344ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.651     0.344    core/reg_IF_ID/debug_clk
    SLICE_X98Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y172        FDCE (Prop_fdce_C_Q)         0.149     0.493 r  core/reg_IF_ID/PCurrent_ID_reg[24]/Q
                         net (fo=4, routed)           0.071     0.564    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[22]
    SLICE_X99Y172        LUT6 (Prop_lut6_I0_O)        0.035     0.599 r  core/U1_3/data_buf_reg_0_3_24_29_i_34/O
                         net (fo=1, routed)           0.000     0.599    core/U1_3/data_buf_reg_0_3_24_29_i_34_n_1
    SLICE_X99Y172        MUXF7 (Prop_muxf7_I0_O)      0.061     0.660 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.167     0.827    vga/U12/data_buf_reg_0_3_24_29_0
    SLICE_X93Y172        LUT6 (Prop_lut6_I5_O)        0.083     0.910 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.250     1.160    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X90Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.920    -1.059    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X90Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.547    -0.513    
                         clock uncertainty            0.215    -0.298    
    SLICE_X90Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.130    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.263ns (32.493%)  route 0.546ns (67.507%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.657     0.350    core/reg_IF_ID/debug_clk
    SLICE_X97Y165        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y165        FDCE (Prop_fdce_C_Q)         0.116     0.466 r  core/reg_IF_ID/IR_ID_reg[9]/Q
                         net (fo=4, routed)           0.081     0.547    core/U1_3/data_buf_reg_0_3_24_29_i_20_1[6]
    SLICE_X97Y165        LUT6 (Prop_lut6_I2_O)        0.077     0.624 r  core/U1_3/data_buf_reg_0_3_6_11_i_35/O
                         net (fo=1, routed)           0.198     0.822    core/U1_3/data_buf_reg_0_3_6_11_i_35_n_1
    SLICE_X97Y164        LUT6 (Prop_lut6_I1_O)        0.035     0.857 r  core/U1_3/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.145     1.002    vga/U12/Test_signal[7]
    SLICE_X97Y163        LUT4 (Prop_lut4_I3_O)        0.035     1.037 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.122     1.159    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.215    -0.292    
    SLICE_X94Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148    -0.144    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.347ns (41.889%)  route 0.481ns (58.111%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.660     0.353    core/reg_EXE_MEM/debug_clk
    SLICE_X101Y164       FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y164       FDRE (Prop_fdre_C_Q)         0.132     0.485 r  core/reg_EXE_MEM/ALUO_MEM_reg[11]/Q
                         net (fo=5, routed)           0.089     0.574    core/reg_ID_EX/D[7]
    SLICE_X100Y164       LUT6 (Prop_lut6_I4_O)        0.035     0.609 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_102/O
                         net (fo=1, routed)           0.000     0.609    core/U1_3/data_buf_reg_0_3_6_11_i_17_0
    SLICE_X100Y164       MUXF7 (Prop_muxf7_I1_O)      0.062     0.671 r  core/U1_3/data_buf_reg_0_3_6_11_i_53/O
                         net (fo=1, routed)           0.127     0.797    core/U1_3/data_buf_reg_0_3_6_11_i_53_n_1
    SLICE_X98Y164        LUT6 (Prop_lut6_I5_O)        0.083     0.880 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.143     1.023    vga/U12/Test_signal[9]
    SLICE_X97Y163        LUT4 (Prop_lut4_I3_O)        0.035     1.058 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.123     1.181    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.215    -0.292    
    SLICE_X94Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.152    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.254ns (29.362%)  route 0.611ns (70.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.653     0.346    core/reg_EXE_MEM/debug_clk
    SLICE_X98Y169        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y169        FDCE (Prop_fdce_C_Q)         0.149     0.495 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.211     0.706    core/U1_3/PC_MEM[20]
    SLICE_X98Y169        LUT6 (Prop_lut6_I0_O)        0.035     0.741 r  core/U1_3/data_buf_reg_0_3_18_23_i_42/O
                         net (fo=1, routed)           0.099     0.840    core/U1_3/data_buf_reg_0_3_18_23_i_42_n_1
    SLICE_X98Y169        LUT6 (Prop_lut6_I0_O)        0.035     0.875 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.139     1.014    vga/U12/Test_signal[14]
    SLICE_X98Y168        LUT4 (Prop_lut4_I3_O)        0.035     1.049 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.162     1.211    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.215    -0.292    
    SLICE_X98Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.124    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.323ns (38.375%)  route 0.519ns (61.625%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.654     0.347    core/reg_EXE_MEM/debug_clk
    SLICE_X98Y168        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y168        FDCE (Prop_fdce_C_Q)         0.149     0.496 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=2, routed)           0.254     0.750    core/U1_3/PC_MEM[23]
    SLICE_X98Y168        LUT6 (Prop_lut6_I0_O)        0.035     0.785 r  core/U1_3/data_buf_reg_0_3_18_23_i_51/O
                         net (fo=1, routed)           0.000     0.785    core/U1_3/data_buf_reg_0_3_18_23_i_51_n_1
    SLICE_X98Y168        MUXF7 (Prop_muxf7_I1_O)      0.056     0.841 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=1, routed)           0.155     0.996    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X98Y168        LUT6 (Prop_lut6_I5_O)        0.083     1.079 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.110     1.188    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.215    -0.292    
    SLICE_X98Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.152    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.329ns (37.785%)  route 0.542ns (62.215%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.649     0.342    core/reg_EXE_MEM/debug_clk
    SLICE_X98Y173        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y173        FDCE (Prop_fdce_C_Q)         0.149     0.491 r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/Q
                         net (fo=2, routed)           0.105     0.596    core/U1_3/PC_MEM[28]
    SLICE_X99Y173        LUT6 (Prop_lut6_I0_O)        0.035     0.631 r  core/U1_3/data_buf_reg_0_3_24_29_i_59/O
                         net (fo=1, routed)           0.000     0.631    core/U1_3/data_buf_reg_0_3_24_29_i_59_n_1
    SLICE_X99Y173        MUXF7 (Prop_muxf7_I1_O)      0.062     0.693 r  core/U1_3/data_buf_reg_0_3_24_29_i_23/O
                         net (fo=1, routed)           0.168     0.861    vga/U12/data_buf_reg_0_3_24_29_8
    SLICE_X96Y172        LUT6 (Prop_lut6_I5_O)        0.083     0.944 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.269     1.212    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X90Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.920    -1.059    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X90Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.547    -0.513    
                         clock uncertainty            0.215    -0.298    
    SLICE_X90Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    -0.131    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.237ns (27.439%)  route 0.627ns (72.561%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.660     0.353    core/reg_EXE_MEM/debug_clk
    SLICE_X100Y165       FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y165       FDCE (Prop_fdce_C_Q)         0.132     0.485 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=2, routed)           0.189     0.673    core/U1_3/PC_MEM[15]
    SLICE_X100Y165       LUT6 (Prop_lut6_I0_O)        0.035     0.708 r  core/U1_3/data_buf_reg_0_3_12_17_i_35/O
                         net (fo=1, routed)           0.175     0.884    core/U1_3/data_buf_reg_0_3_12_17_i_35_n_1
    SLICE_X99Y166        LUT6 (Prop_lut6_I0_O)        0.035     0.919 r  core/U1_3/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.149     1.068    vga/U12/Test_signal[13]
    SLICE_X99Y166        LUT4 (Prop_lut4_I3_O)        0.035     1.103 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.114     1.217    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X98Y166        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.927    -1.052    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X98Y166        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.547    -0.506    
                         clock uncertainty            0.215    -0.291    
    SLICE_X98Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148    -0.143    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.237ns (27.320%)  route 0.630ns (72.680%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.660     0.353    core/reg_EXE_MEM/debug_clk
    SLICE_X100Y165       FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y165       FDCE (Prop_fdce_C_Q)         0.132     0.485 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=2, routed)           0.074     0.559    core/U1_3/PC_MEM[7]
    SLICE_X101Y165       LUT6 (Prop_lut6_I0_O)        0.035     0.594 r  core/U1_3/data_buf_reg_0_3_6_11_i_22/O
                         net (fo=1, routed)           0.144     0.737    core/U1_3/data_buf_reg_0_3_6_11_i_22_n_1
    SLICE_X101Y164       LUT6 (Prop_lut6_I0_O)        0.035     0.772 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.180     0.952    vga/U12/Test_signal[6]
    SLICE_X99Y164        LUT4 (Prop_lut4_I3_O)        0.035     0.987 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.233     1.220    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.215    -0.292    
    SLICE_X94Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.148    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.331ns (37.791%)  route 0.545ns (62.209%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.660     0.353    core/reg_EXE_MEM/debug_clk
    SLICE_X101Y165       FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y165       FDRE (Prop_fdre_C_Q)         0.132     0.485 r  core/reg_EXE_MEM/Datao_MEM_reg[19]/Q
                         net (fo=28, routed)          0.214     0.698    core/U1_3/Datao_MEM[19]
    SLICE_X98Y170        LUT6 (Prop_lut6_I0_O)        0.035     0.733 r  core/U1_3/data_buf_reg_0_3_18_23_i_65/O
                         net (fo=1, routed)           0.000     0.733    core/U1_3/data_buf_reg_0_3_18_23_i_65_n_1
    SLICE_X98Y170        MUXF7 (Prop_muxf7_I1_O)      0.056     0.789 r  core/U1_3/data_buf_reg_0_3_18_23_i_25/O
                         net (fo=1, routed)           0.000     0.789    core/U1_3/data_buf_reg_0_3_18_23_i_25_n_1
    SLICE_X98Y170        MUXF8 (Prop_muxf8_I1_O)      0.021     0.810 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.110     0.920    vga/U12/data_buf_reg_0_3_18_23_1
    SLICE_X99Y170        LUT6 (Prop_lut6_I3_O)        0.087     1.007 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.221     1.229    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X98Y167        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.215    -0.292    
    SLICE_X98Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.148    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.237ns (25.886%)  route 0.679ns (74.114%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.813    -0.689    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.654 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.305    -0.349    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.308 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.657     0.350    core/reg_EXE_MEM/debug_clk
    SLICE_X99Y165        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDCE (Prop_fdce_C_Q)         0.132     0.482 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=2, routed)           0.230     0.712    core/U1_3/PC_MEM[10]
    SLICE_X99Y165        LUT6 (Prop_lut6_I0_O)        0.035     0.747 r  core/U1_3/data_buf_reg_0_3_6_11_i_56/O
                         net (fo=1, routed)           0.092     0.839    core/U1_3/data_buf_reg_0_3_6_11_i_56_n_1
    SLICE_X99Y165        LUT6 (Prop_lut6_I0_O)        0.035     0.874 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.177     1.051    vga/U12/Test_signal[8]
    SLICE_X99Y163        LUT4 (Prop_lut4_I3_O)        0.035     1.086 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.179     1.265    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -1.053    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.215    -0.292    
    SLICE_X94Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    -0.125    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.390    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.389ns  (logic 2.517ns (57.351%)  route 1.872ns (42.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.918    31.826    vga/U12/DO[0]
    SLICE_X68Y196        LUT5 (Prop_lut5_I3_O)        0.084    31.910 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.954    32.864    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y194        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.418    38.397    vga/U12/CLK_OUT3
    SLICE_X54Y194        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.174    
                         clock uncertainty           -0.201    37.973    
    SLICE_X54Y194        FDRE (Setup_fdre_C_D)       -0.122    37.851    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.851    
                         arrival time                         -32.864    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.302ns  (logic 2.514ns (58.439%)  route 1.788ns (41.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.248    32.156    vga/U12/DO[0]
    SLICE_X68Y196        LUT4 (Prop_lut4_I1_O)        0.081    32.237 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.540    32.777    vga/U12/G[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)       -0.147    37.824    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                         -32.777    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.302ns  (logic 2.514ns (58.439%)  route 1.788ns (41.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.248    32.156    vga/U12/DO[0]
    SLICE_X68Y196        LUT4 (Prop_lut4_I1_O)        0.081    32.237 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.540    32.777    vga/U12/G[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)       -0.143    37.828    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.828    
                         arrival time                         -32.777    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.160ns  (logic 2.517ns (60.505%)  route 1.643ns (39.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.918    31.826    vga/U12/DO[0]
    SLICE_X68Y196        LUT5 (Prop_lut5_I3_O)        0.084    31.910 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.725    32.635    vga/U12/G[3]_i_1_n_1
    SLICE_X56Y194        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.418    38.397    vga/U12/CLK_OUT3
    SLICE_X56Y194        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.174    
                         clock uncertainty           -0.201    37.973    
    SLICE_X56Y194        FDRE (Setup_fdre_C_D)       -0.122    37.851    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.851    
                         arrival time                         -32.635    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.120ns  (logic 2.503ns (60.747%)  route 1.617ns (39.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.915    31.823    vga/U12/DO[0]
    SLICE_X68Y196        LUT4 (Prop_lut4_I0_O)        0.070    31.893 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.702    32.596    vga/U12/B[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)       -0.038    37.933    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.933    
                         arrival time                         -32.596    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.069ns  (logic 2.503ns (61.513%)  route 1.566ns (38.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.918    31.826    vga/U12/DO[0]
    SLICE_X68Y196        LUT5 (Prop_lut5_I3_O)        0.070    31.896 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.648    32.544    vga/U12/B[2]_i_1_n_1
    SLICE_X65Y196        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X65Y196        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X65Y196        FDRE (Setup_fdre_C_D)       -0.024    37.947    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.947    
                         arrival time                         -32.544    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.899ns  (logic 2.510ns (64.377%)  route 1.389ns (35.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.915    31.823    vga/U12/DO[0]
    SLICE_X68Y196        LUT2 (Prop_lut2_I1_O)        0.077    31.900 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.474    32.374    vga/U12/R[3]_i_1_n_1
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X66Y194        FDRE (Setup_fdre_C_D)       -0.121    37.850    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.850    
                         arrival time                         -32.374    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.767ns  (logic 2.510ns (66.623%)  route 1.257ns (33.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.915    31.823    vga/U12/DO[0]
    SLICE_X68Y196        LUT2 (Prop_lut2_I1_O)        0.077    31.900 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.343    32.243    vga/U12/R[3]_i_1_n_1
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X66Y194        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X66Y194        FDRE (Setup_fdre_C_D)       -0.133    37.838    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.838    
                         arrival time                         -32.243    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.751ns  (logic 2.503ns (66.736%)  route 1.248ns (33.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.248    32.156    vga/U12/DO[0]
    SLICE_X68Y196        LUT4 (Prop_lut4_I0_O)        0.070    32.226 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000    32.226    vga/U12/B[3]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)        0.057    38.028    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                         -32.226    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.418ns  (logic 2.503ns (73.232%)  route 0.915ns (26.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.525ns = ( 28.475 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.571    28.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.908 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.915    31.823    vga/U12/DO[0]
    SLICE_X68Y196        LUT4 (Prop_lut4_I0_O)        0.070    31.893 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000    31.893    vga/U12/B[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.416    38.395    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.172    
                         clock uncertainty           -0.201    37.971    
    SLICE_X68Y196        FDRE (Setup_fdre_C_D)        0.056    38.027    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                         -31.893    
  -------------------------------------------------------------------
                         slack                                  6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.193ns (24.174%)  route 0.605ns (75.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.605    -0.130    vga/U12/flag
    SLICE_X68Y196        LUT4 (Prop_lut4_I2_O)        0.077    -0.053 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    vga/U12/B[3]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.923    -1.056    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.510    
                         clock uncertainty            0.201    -0.308    
    SLICE_X68Y196        FDRE (Hold_fdre_C_D)         0.102    -0.206    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.193ns (22.280%)  route 0.673ns (77.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.673    -0.062    vga/U12/flag
    SLICE_X68Y196        LUT4 (Prop_lut4_I1_O)        0.077     0.015 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.015    vga/U12/B[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.923    -1.056    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.510    
                         clock uncertainty            0.201    -0.308    
    SLICE_X68Y196        FDRE (Hold_fdre_C_D)         0.102    -0.206    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.746ns (77.829%)  route 0.213ns (22.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.810    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.064 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.213     0.148    vga/U12/DO[0]
    SLICE_X50Y194        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.926    -1.053    vga/U12/CLK_OUT3
    SLICE_X50Y194        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.201    -0.305    
    SLICE_X50Y194        FDRE (Hold_fdre_C_D)         0.057    -0.248    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.746ns (73.213%)  route 0.273ns (26.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.053ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.810    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.064 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.273     0.209    vga/U12/DO[0]
    SLICE_X50Y194        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.926    -1.053    vga/U12/CLK_OUT3
    SLICE_X50Y194        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.507    
                         clock uncertainty            0.201    -0.305    
    SLICE_X50Y194        FDRE (Hold_fdre_C_D)         0.051    -0.254    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.193ns (18.043%)  route 0.877ns (81.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.605    -0.130    vga/U12/flag
    SLICE_X68Y196        LUT4 (Prop_lut4_I0_O)        0.077    -0.053 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.271     0.218    vga/U12/G[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.923    -1.056    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.510    
                         clock uncertainty            0.201    -0.308    
    SLICE_X68Y196        FDRE (Hold_fdre_C_D)         0.028    -0.280    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.193ns (18.043%)  route 0.877ns (81.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.605    -0.130    vga/U12/flag
    SLICE_X68Y196        LUT4 (Prop_lut4_I0_O)        0.077    -0.053 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.271     0.218    vga/U12/G[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.923    -1.056    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.510    
                         clock uncertainty            0.201    -0.308    
    SLICE_X68Y196        FDRE (Hold_fdre_C_D)         0.027    -0.281    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.193ns (16.171%)  route 1.000ns (83.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.055ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.667    -0.068    vga/U12/flag
    SLICE_X68Y196        LUT5 (Prop_lut5_I1_O)        0.077     0.009 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.333     0.342    vga/U12/B[2]_i_1_n_1
    SLICE_X65Y196        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.924    -1.055    vga/U12/CLK_OUT3
    SLICE_X65Y196        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.509    
                         clock uncertainty            0.201    -0.307    
    SLICE_X65Y196        FDRE (Hold_fdre_C_D)         0.075    -0.232    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.193ns (15.928%)  route 1.019ns (84.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.673    -0.062    vga/U12/flag
    SLICE_X68Y196        LUT4 (Prop_lut4_I1_O)        0.077     0.015 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.345     0.360    vga/U12/B[1]_i_1_n_1
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.923    -1.056    vga/U12/CLK_OUT3
    SLICE_X68Y196        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.510    
                         clock uncertainty            0.201    -0.308    
    SLICE_X68Y196        FDRE (Hold_fdre_C_D)         0.070    -0.238    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.196ns (15.688%)  route 1.053ns (84.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.667    -0.068    vga/U12/flag
    SLICE_X68Y196        LUT5 (Prop_lut5_I0_O)        0.080     0.012 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.386     0.398    vga/U12/G[3]_i_1_n_1
    SLICE_X56Y194        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.925    -1.054    vga/U12/CLK_OUT3
    SLICE_X56Y194        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.508    
                         clock uncertainty            0.201    -0.306    
    SLICE_X56Y194        FDRE (Hold_fdre_C_D)         0.009    -0.297    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.196ns (14.378%)  route 1.167ns (85.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.650    -0.851    vga/CLK_OUT1
    SLICE_X69Y196        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.116    -0.735 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.667    -0.068    vga/U12/flag
    SLICE_X68Y196        LUT5 (Prop_lut5_I0_O)        0.080     0.012 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.500     0.512    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y194        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.925    -1.054    vga/U12/CLK_OUT3
    SLICE_X54Y194        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.508    
                         clock uncertainty            0.201    -0.306    
    SLICE_X54Y194        FDRE (Hold_fdre_C_D)         0.009    -0.297    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.809    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       14.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.349ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.642ns  (logic 0.408ns (8.790%)  route 4.234ns (91.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT4 (Prop_lut4_I3_O)        0.070   102.837 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.488   103.325    DISPLAY/P2S_LED/buff[16]_i_1_n_1
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X61Y129        FDRE (Setup_fdre_C_R)       -0.479   117.674    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                        -103.325    
  -------------------------------------------------------------------
                         slack                                 14.349    

Slack (MET) :             14.349ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.642ns  (logic 0.408ns (8.790%)  route 4.234ns (91.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT4 (Prop_lut4_I3_O)        0.070   102.837 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.488   103.325    DISPLAY/P2S_LED/buff[16]_i_1_n_1
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X61Y129        FDRE (Setup_fdre_C_R)       -0.479   117.674    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                        -103.325    
  -------------------------------------------------------------------
                         slack                                 14.349    

Slack (MET) :             14.349ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.642ns  (logic 0.408ns (8.790%)  route 4.234ns (91.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT4 (Prop_lut4_I3_O)        0.070   102.837 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.488   103.325    DISPLAY/P2S_LED/buff[16]_i_1_n_1
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X61Y129        FDRE (Setup_fdre_C_R)       -0.479   117.674    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                        -103.325    
  -------------------------------------------------------------------
                         slack                                 14.349    

Slack (MET) :             14.349ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.642ns  (logic 0.408ns (8.790%)  route 4.234ns (91.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT4 (Prop_lut4_I3_O)        0.070   102.837 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.488   103.325    DISPLAY/P2S_LED/buff[16]_i_1_n_1
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X61Y129        FDRE (Setup_fdre_C_R)       -0.479   117.674    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                        -103.325    
  -------------------------------------------------------------------
                         slack                                 14.349    

Slack (MET) :             14.349ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.642ns  (logic 0.408ns (8.790%)  route 4.234ns (91.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT4 (Prop_lut4_I3_O)        0.070   102.837 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.488   103.325    DISPLAY/P2S_LED/buff[16]_i_1_n_1
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X61Y129        FDRE (Setup_fdre_C_R)       -0.479   117.674    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                        -103.325    
  -------------------------------------------------------------------
                         slack                                 14.349    

Slack (MET) :             14.349ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.642ns  (logic 0.408ns (8.790%)  route 4.234ns (91.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT4 (Prop_lut4_I3_O)        0.070   102.837 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.488   103.325    DISPLAY/P2S_LED/buff[16]_i_1_n_1
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X61Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X61Y129        FDRE (Setup_fdre_C_R)       -0.479   117.674    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                        -103.325    
  -------------------------------------------------------------------
                         slack                                 14.349    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.757ns  (logic 0.420ns (8.829%)  route 4.337ns (91.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT5 (Prop_lut5_I4_O)        0.082   102.849 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.591   103.440    DISPLAY/P2S_LED/buff_0
    SLICE_X59Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X59Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X59Y129        FDRE (Setup_fdre_C_CE)      -0.360   117.793    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.793    
                         arrival time                        -103.440    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.450ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.541ns  (logic 0.408ns (8.984%)  route 4.133ns (91.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT4 (Prop_lut4_I3_O)        0.070   102.837 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.388   103.225    DISPLAY/P2S_LED/buff[16]_i_1_n_1
    SLICE_X59Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X59Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X59Y129        FDRE (Setup_fdre_C_R)       -0.479   117.674    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                        -103.225    
  -------------------------------------------------------------------
                         slack                                 14.450    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.545ns  (logic 0.420ns (9.241%)  route 4.125ns (90.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT5 (Prop_lut5_I4_O)        0.082   102.849 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.379   103.228    DISPLAY/P2S_LED/buff_0
    SLICE_X60Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X60Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X60Y129        FDRE (Setup_fdre_C_CE)      -0.360   117.793    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.793    
                         arrival time                        -103.228    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.545ns  (logic 0.420ns (9.241%)  route 4.125ns (90.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.317ns = ( 98.683 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    98.683    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    99.021 f  rst_all_reg/Q
                         net (fo=1363, routed)        3.746   102.767    DISPLAY/P2S_LED/rst_all
    SLICE_X59Y129        LUT5 (Prop_lut5_I4_O)        0.082   102.849 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.379   103.228    DISPLAY/P2S_LED/buff_0
    SLICE_X60Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X60Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X60Y129        FDRE (Setup_fdre_C_CE)      -0.360   117.793    DISPLAY/P2S_LED/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.793    
                         arrival time                        -103.228    
  -------------------------------------------------------------------
                         slack                                 14.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.167ns (11.722%)  route 1.258ns (88.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.258     0.650    DISPLAY/P2S_SEG/rst_all
    SLICE_X58Y119        LUT6 (Prop_lut6_I4_O)        0.035     0.685 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.685    DISPLAY/P2S_SEG/buff[6]_i_1_n_1
    SLICE_X58Y119        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X58Y119        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.547    -0.428    
                         clock uncertainty            0.215    -0.213    
    SLICE_X58Y119        FDRE (Hold_fdre_C_D)         0.131    -0.082    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.132ns (9.707%)  route 1.228ns (90.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.228     0.621    DISPLAY/P2S_SEG/rst_all
    SLICE_X56Y118        FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.973    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X56Y118        FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.547    -0.426    
                         clock uncertainty            0.215    -0.211    
    SLICE_X56Y118        FDRE (Hold_fdre_C_R)         0.005    -0.206    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.132ns (9.707%)  route 1.228ns (90.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.228     0.621    DISPLAY/P2S_SEG/rst_all
    SLICE_X56Y118        FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.973    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X56Y118        FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.547    -0.426    
                         clock uncertainty            0.215    -0.211    
    SLICE_X56Y118        FDRE (Hold_fdre_C_R)         0.005    -0.206    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.167ns (9.957%)  route 1.510ns (90.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.510     0.903    DISPLAY/P2S_SEG/rst_all
    SLICE_X56Y121        LUT4 (Prop_lut4_I3_O)        0.035     0.938 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     0.938    DISPLAY/P2S_SEG/s_clk_i_1_n_1
    SLICE_X56Y121        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X56Y121        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.547    -0.429    
                         clock uncertainty            0.215    -0.214    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.131    -0.083    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.132ns (8.218%)  route 1.474ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.474     0.867    DISPLAY/rst_all
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.002    -0.977    DISPLAY/CLK_OUT3
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.547    -0.430    
                         clock uncertainty            0.215    -0.215    
    SLICE_X57Y122        FDRE (Hold_fdre_C_R)        -0.020    -0.235    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.132ns (8.218%)  route 1.474ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.474     0.867    DISPLAY/rst_all
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.002    -0.977    DISPLAY/CLK_OUT3
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.547    -0.430    
                         clock uncertainty            0.215    -0.215    
    SLICE_X57Y122        FDRE (Hold_fdre_C_R)        -0.020    -0.235    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.132ns (8.218%)  route 1.474ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.474     0.867    DISPLAY/rst_all
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.002    -0.977    DISPLAY/CLK_OUT3
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.547    -0.430    
                         clock uncertainty            0.215    -0.215    
    SLICE_X57Y122        FDRE (Hold_fdre_C_R)        -0.020    -0.235    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.132ns (8.218%)  route 1.474ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.474     0.867    DISPLAY/rst_all
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.002    -0.977    DISPLAY/CLK_OUT3
    SLICE_X57Y122        FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.547    -0.430    
                         clock uncertainty            0.215    -0.215    
    SLICE_X57Y122        FDRE (Hold_fdre_C_R)        -0.020    -0.235    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.132ns (7.956%)  route 1.527ns (92.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.527     0.920    DISPLAY/P2S_SEG/rst_all
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.547    -0.429    
                         clock uncertainty            0.215    -0.214    
    SLICE_X54Y121        FDRE (Hold_fdre_C_R)         0.005    -0.209    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.132ns (7.956%)  route 1.527ns (92.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 r  rst_all_reg/Q
                         net (fo=1363, routed)        1.527     0.920    DISPLAY/P2S_SEG/rst_all
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X54Y121        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.547    -0.429    
                         clock uncertainty            0.215    -0.214    
    SLICE_X54Y121        FDRE (Hold_fdre_C_R)         0.005    -0.209    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  1.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.548ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 0.338ns (3.717%)  route 8.754ns (96.283%))
  Logic Levels:           0  
  Clock Path Skew:        2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 50.817 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.754     7.775    core/register/rst_all
    SLICE_X84Y174        FDCE                                         f  core/register/register_reg[26][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.409    50.817    core/register/debug_clk
    SLICE_X84Y174        FDCE                                         r  core/register/register_reg[26][2]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.742    
                         clock uncertainty           -0.095    50.647    
    SLICE_X84Y174        FDCE (Recov_fdce_C_CLR)     -0.324    50.323    core/register/register_reg[26][2]
  -------------------------------------------------------------------
                         required time                         50.323    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 42.548    

Slack (MET) :             42.548ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 0.338ns (3.717%)  route 8.754ns (96.283%))
  Logic Levels:           0  
  Clock Path Skew:        2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 50.817 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.754     7.775    core/register/rst_all
    SLICE_X84Y174        FDCE                                         f  core/register/register_reg[26][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.409    50.817    core/register/debug_clk
    SLICE_X84Y174        FDCE                                         r  core/register/register_reg[26][5]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.742    
                         clock uncertainty           -0.095    50.647    
    SLICE_X84Y174        FDCE (Recov_fdce_C_CLR)     -0.324    50.323    core/register/register_reg[26][5]
  -------------------------------------------------------------------
                         required time                         50.323    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 42.548    

Slack (MET) :             42.654ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.338ns (3.761%)  route 8.649ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.649     7.670    core/register/rst_all
    SLICE_X84Y173        FDCE                                         f  core/register/register_reg[31][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.410    50.818    core/register/debug_clk
    SLICE_X84Y173        FDCE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X84Y173        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[31][12]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 42.654    

Slack (MET) :             42.654ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.338ns (3.761%)  route 8.649ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.649     7.670    core/register/rst_all
    SLICE_X84Y173        FDCE                                         f  core/register/register_reg[31][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.410    50.818    core/register/debug_clk
    SLICE_X84Y173        FDCE                                         r  core/register/register_reg[31][29]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X84Y173        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[31][29]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 42.654    

Slack (MET) :             42.657ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.338ns (3.762%)  route 8.646ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.646     7.667    core/register/rst_all
    SLICE_X85Y173        FDCE                                         f  core/register/register_reg[5][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.410    50.818    core/register/debug_clk
    SLICE_X85Y173        FDCE                                         r  core/register/register_reg[5][14]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X85Y173        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[5][14]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 42.657    

Slack (MET) :             42.657ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.338ns (3.762%)  route 8.646ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.646     7.667    core/register/rst_all
    SLICE_X85Y173        FDCE                                         f  core/register/register_reg[5][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.410    50.818    core/register/debug_clk
    SLICE_X85Y173        FDCE                                         r  core/register/register_reg[5][16]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X85Y173        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[5][16]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 42.657    

Slack (MET) :             42.657ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.338ns (3.762%)  route 8.646ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.646     7.667    core/register/rst_all
    SLICE_X85Y173        FDCE                                         f  core/register/register_reg[5][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.410    50.818    core/register/debug_clk
    SLICE_X85Y173        FDCE                                         r  core/register/register_reg[5][28]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X85Y173        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[5][28]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 42.657    

Slack (MET) :             42.657ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.338ns (3.762%)  route 8.646ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.646     7.667    core/register/rst_all
    SLICE_X85Y173        FDCE                                         f  core/register/register_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.410    50.818    core/register/debug_clk
    SLICE_X85Y173        FDCE                                         r  core/register/register_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X85Y173        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[5][5]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 42.657    

Slack (MET) :             42.773ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 0.338ns (3.811%)  route 8.532ns (96.189%))
  Logic Levels:           0  
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 50.820 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.532     7.553    core/register/rst_all
    SLICE_X85Y172        FDCE                                         f  core/register/register_reg[30][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.412    50.820    core/register/debug_clk
    SLICE_X85Y172        FDCE                                         r  core/register/register_reg[30][12]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.745    
                         clock uncertainty           -0.095    50.650    
    SLICE_X85Y172        FDCE (Recov_fdce_C_CLR)     -0.324    50.326    core/register/register_reg[30][12]
  -------------------------------------------------------------------
                         required time                         50.326    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                 42.773    

Slack (MET) :             42.773ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 0.338ns (3.811%)  route 8.532ns (96.189%))
  Logic Levels:           0  
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 50.820 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.779    -1.317    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.338    -0.979 f  rst_all_reg/Q
                         net (fo=1363, routed)        8.532     7.553    core/register/rst_all
    SLICE_X85Y172        FDCE                                         f  core/register/register_reg[30][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.760    48.739    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.795 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.525    49.320    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.408 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.412    50.820    core/register/debug_clk
    SLICE_X85Y172        FDCE                                         r  core/register/register_reg[30][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.745    
                         clock uncertainty           -0.095    50.650    
    SLICE_X85Y172        FDCE (Recov_fdce_C_CLR)     -0.324    50.326    core/register/register_reg[30][18]
  -------------------------------------------------------------------
                         required time                         50.326    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                 42.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.132ns (6.768%)  route 1.818ns (93.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.818     1.211    core/reg_ID_EX/rst_all
    SLICE_X109Y156       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.947     0.514    core/reg_ID_EX/debug_clk
    SLICE_X109Y156       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[10]/C
                         clock pessimism              0.477     0.992    
    SLICE_X109Y156       FDCE (Remov_fdce_C_CLR)     -0.085     0.907    core/reg_ID_EX/PCurrent_EX_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.132ns (6.542%)  route 1.886ns (93.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.886     1.279    core/reg_ID_EX/rst_all
    SLICE_X109Y158       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.946     0.513    core/reg_ID_EX/debug_clk
    SLICE_X109Y158       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[7]/C
                         clock pessimism              0.477     0.991    
    SLICE_X109Y158       FDCE (Remov_fdce_C_CLR)     -0.085     0.906    core/reg_ID_EX/PCurrent_EX_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.132ns (6.385%)  route 1.935ns (93.615%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.935     1.328    core/reg_ID_EX/rst_all
    SLICE_X108Y157       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.947     0.514    core/reg_ID_EX/debug_clk
    SLICE_X108Y157       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/C
                         clock pessimism              0.477     0.992    
    SLICE_X108Y157       FDCE (Remov_fdce_C_CLR)     -0.065     0.927    core/reg_ID_EX/PCurrent_EX_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.132ns (6.356%)  route 1.945ns (93.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.945     1.338    core/reg_ID_EX/rst_all
    SLICE_X108Y160       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.945     0.512    core/reg_ID_EX/debug_clk
    SLICE_X108Y160       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[25]/C
                         clock pessimism              0.477     0.990    
    SLICE_X108Y160       FDCE (Remov_fdce_C_CLR)     -0.065     0.925    core/reg_ID_EX/PCurrent_EX_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.132ns (6.355%)  route 1.945ns (93.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.945     1.338    core/reg_ID_EX/rst_all
    SLICE_X107Y156       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.945     0.512    core/reg_ID_EX/debug_clk
    SLICE_X107Y156       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/C
                         clock pessimism              0.477     0.990    
    SLICE_X107Y156       FDCE (Remov_fdce_C_CLR)     -0.085     0.905    core/reg_ID_EX/PCurrent_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.132ns (6.355%)  route 1.945ns (93.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.945     1.338    core/reg_ID_EX/rst_all
    SLICE_X107Y156       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.945     0.512    core/reg_ID_EX/debug_clk
    SLICE_X107Y156       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[27]/C
                         clock pessimism              0.477     0.990    
    SLICE_X107Y156       FDCE (Remov_fdce_C_CLR)     -0.085     0.905    core/reg_ID_EX/PCurrent_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.132ns (6.355%)  route 1.945ns (93.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.945     1.338    core/reg_ID_EX/rst_all
    SLICE_X107Y156       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.945     0.512    core/reg_ID_EX/debug_clk
    SLICE_X107Y156       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[4]/C
                         clock pessimism              0.477     0.990    
    SLICE_X107Y156       FDCE (Remov_fdce_C_CLR)     -0.085     0.905    core/reg_ID_EX/PCurrent_EX_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.132ns (6.355%)  route 1.945ns (93.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        1.945     1.338    core/reg_ID_EX/rst_all
    SLICE_X107Y156       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.945     0.512    core/reg_ID_EX/debug_clk
    SLICE_X107Y156       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism              0.477     0.990    
    SLICE_X107Y156       FDCE (Remov_fdce_C_CLR)     -0.085     0.905    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.132ns (6.156%)  route 2.012ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.511ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.012     1.405    core/reg_ID_EX/rst_all
    SLICE_X107Y158       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.944     0.511    core/reg_ID_EX/debug_clk
    SLICE_X107Y158       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[11]/C
                         clock pessimism              0.477     0.989    
    SLICE_X107Y158       FDCE (Remov_fdce_C_CLR)     -0.085     0.904    core/reg_ID_EX/PCurrent_EX_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.132ns (6.156%)  route 2.012ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.511ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.763    -0.739    clk_cpu
    SLICE_X109Y148       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.132    -0.607 f  rst_all_reg/Q
                         net (fo=1363, routed)        2.012     1.405    core/reg_ID_EX/rst_all
    SLICE_X107Y158       FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.120    -0.859    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.815 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.339    -0.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.433 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.944     0.511    core/reg_ID_EX/debug_clk
    SLICE_X107Y158       FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[15]/C
                         clock pessimism              0.477     0.989    
    SLICE_X107Y158       FDCE (Remov_fdce_C_CLR)     -0.085     0.904    core/reg_ID_EX/PCurrent_EX_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.501    





