Running: xsim.dir/verilog_wrapper_behav/xsimk.exe -simmode gui -wdb verilog_wrapper_behav.wdb -simrunnum 0 -socket 57629
Design successfully loaded
Design Loading Memory Usage: 8344 KB (Peak: 8344 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 17388 KB (Peak: 17388 KB)
Simulation CPU Usage: 45718 ms
