<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: memss_proc_2_data_gen</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_memss_proc_2_data_gen'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_memss_proc_2_data_gen')">memss_proc_2_data_gen</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.74</td>
<td class="s7 cl rt"><a href="mod1121.html#Line" > 71.43</a></td>
<td class="s5 cl rt"><a href="mod1121.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1121.html#Toggle" >  4.08</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1121.html#Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_proc_2_stp.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_proc_2_stp.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1121.html#inst_tag_69645"  onclick="showContent('inst_tag_69645')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_data_gen</a></td>
<td class="s4 cl rt"> 42.74</td>
<td class="s7 cl rt"><a href="mod1121.html#Line" > 71.43</a></td>
<td class="s5 cl rt"><a href="mod1121.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1121.html#Toggle" >  4.08</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1121.html#Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_memss_proc_2_data_gen'>
<hr>
<a name="inst_tag_69645"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_69645" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_data_gen</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.74</td>
<td class="s7 cl rt"><a href="mod1121.html#Line" > 71.43</a></td>
<td class="s5 cl rt"><a href="mod1121.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1121.html#Toggle" >  4.08</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1121.html#Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.85</td>
<td class="s6 cl rt"> 60.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1097.html#inst_tag_69179" >vl_sms_memss_proc_2_sms_2_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3534.html#inst_tag_260318" id="tag_urg_inst_260318">U_memss_proc_2_addr_scrambler</a></td>
<td class="s2 cl rt"> 21.48</td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2007.html#inst_tag_133014" id="tag_urg_inst_133014">U_memss_proc_2_pattern_gen_0</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_memss_proc_2_data_gen'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1121.html" >memss_proc_2_data_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3076</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3096</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3102</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
3075                                begin
3076       1/1                          case (str_descr.pattern_type[2:0])
3077       <font color = "red">0/1     ==>                      3'b001: pattern_sel_0 = pattern_list_0[1];   // Checkerboard</font>
3078       <font color = "red">0/1     ==>                      3'b010: pattern_sel_0 = pattern_list_0[2];   // Logical 01</font>
3079       <font color = "red">0/1     ==>                      3'b011: pattern_sel_0 = pattern_list_0[3];   // Bit-Line Checkerboard</font>
3080       1/1                              default: pattern_sel_0 = pattern_list_0[0]; // Solid
3081                                    endcase
3082                                end
3083                    
3084                        assign serin_data_so = serin_data_r[1];
3085                    
3086                        memss_proc_2_addr_scrambler U_memss_proc_2_addr_scrambler ( .* ); 
3087                        memss_proc_2_pattern_gen #(.WR_ADDR_SIZE (14)) U_memss_proc_2_pattern_gen_0 (
3088                            .pattern_descr (pattern_sel_0),
3089                            .t_addr (t_addr_0),
3090                            .row_lsb_inv (row_lsb_inv), 
3091                            .col_lsb_inv (1'b0),
3092                            .pattern_data (pattern_data_0)
3093                        );
3094                    
3095                        always_comb
3096       1/1                  t_data_0_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_0 : pattern_data_0);
3097                            
3098                    
3099                        // :: Serial Access Test Data Register
3100                    
3101                        always_comb begin
3102       1/1                  if (serin_se)
3103       <font color = "red">0/1     ==>              serin_data_nxt = {serin_data_r[0], serin_si};</font>
3104                            else
3105       1/1                      serin_data_nxt = serin_data_r;
3106                        end
3107                    
3108                        always_ff @(posedge tclk_sms or negedge rst_sms) begin
3109       1/1                  if (!rst_sms) begin
3110       1/1              	    t_data_0     &lt;=  2'b00;
3111       1/1                      serin_data_r &lt;=  2'b00;
3112                            end
3113                        	else begin
3114       1/1              	    t_data_0     &lt;=  t_data_0_nxt;
3115       1/1                      serin_data_r &lt;=  serin_data_nxt;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1121.html" >memss_proc_2_data_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3096
 EXPRESSION (serin_upd ? serin_data_r : (pattern_inv ? ((~pattern_data_0)) : pattern_data_0))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3096
 SUB-EXPRESSION (pattern_inv ? ((~pattern_data_0)) : pattern_data_0)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1121.html" >memss_proc_2_data_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">4</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">4</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.num_of_acts[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_dir</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.incr_step</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.pattern_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.port_type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.goto_flag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_bp[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pattern_inv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>row_lsb_inv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_upd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_data_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_data_0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1121.html" >memss_proc_2_data_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">3076</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3096</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3102</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3076                       case (str_descr.pattern_type[2:0])
                           <font color = "red">-1-</font>  
3077                           3'b001: pattern_sel_0 = pattern_list_0[1];   // Checkerboard
           <font color = "red">                    ==></font>
3078                           3'b010: pattern_sel_0 = pattern_list_0[2];   // Logical 01
           <font color = "red">                    ==></font>
3079                           3'b011: pattern_sel_0 = pattern_list_0[3];   // Bit-Line Checkerboard
           <font color = "red">                    ==></font>
3080                           default: pattern_sel_0 = pattern_list_0[0]; // Solid
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3096               t_data_0_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_0 : pattern_data_0);
                                            <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                           <font color = "red">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3102               if (serin_se)
                   <font color = "red">-1-</font>  
3103                   serin_data_nxt = {serin_data_r[0], serin_si};
           <font color = "red">            ==></font>
3104               else
3105                   serin_data_nxt = serin_data_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3109               if (!rst_sms) begin
                   <font color = "green">-1-</font>  
3110           	    t_data_0     <=  2'b00;
           <font color = "green">    	    ==></font>
3111                   serin_data_r <=  2'b00;
3112               end
3113           	else begin
3114           	    t_data_0     <=  t_data_0_nxt;
           <font color = "green">    	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_69645">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_memss_proc_2_data_gen">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
