SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=
DATA_FILES=.\data;{%PROJECT_SEARCH_DATA_FILES};{%DESIGN_KIT_DATA_FILES}
DESIGN_KIT_DATA_FILES=
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS=
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}
DESIGN_KIT_VIA_CONFIG_PATH=
LAST_LIBRARY_SELECTED=test_model_ce3512k2_lib
SCHEM_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:CEL_CE3512K2_modele:schematic
SCHEM_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:cell_1:schematic
SCHEM_FILE_OPEN_HISTORY_3=test_model_ce3512k2_lib:cell_2:schematic
SCHEM_FILE_OPEN_HISTORY_4=test_model_ce3512k2_lib:ce3512k2_spar:schematic
LAYOUT_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:cell_1:layout
LAYOUT_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:CEL_CE3512K2_modele:layout
SUBSTRATE_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:teflon_762um
SUBSTRATE_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:100umGaAs
SYMBOL_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:CEL_CE3512K2_modele:symbol
SYMBOL_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:pad_trasistor:symbol
SUBSTRATE_FILE_OPEN_HISTORY_3=test_model_ce3512k2_lib:substrate1
LAYOUT_FILE_OPEN_HISTORY_3=test_model_ce3512k2_lib:pad_trasistor:layout
LAYOUT_FILE_OPEN_HISTORY_4=test_model_ce3512k2_lib:masque_transistor:layout
