HASH = 1-code-review---synthesis
IMPROVEMENTS = wires cells
WIRES = 16150
CELLS = 19030
PERCENT_WIRES    = 16
PERCENT_CELLS    = 16
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/key_expansion_128aes.sv 
TOPLEVEL        = key_expansion_128aes
MODULE          = test_key_expansion_128aes
PYTHONPATH      = /src
WAVE            = true