// Seed: 2431451202
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    id_2 = id_1;
  end
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_2;
  id_1 :
  assert property (@(negedge 1'h0) 1)
  else id_1 <= id_1;
  uwire id_2;
  assign id_1 = id_2 - 1;
  wire id_3;
  assign id_1 = 1;
endmodule
