$date
	Sun Sep 19 14:54:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module radix4approx18bit_tb $end
$var wire 36 ! p [35:0] $end
$var reg 18 " x [17:0] $end
$var reg 18 # y [17:0] $end
$var integer 32 $ out [31:0] $end
$var integer 32 % seed [31:0] $end
$scope module uut $end
$var wire 36 & p [35:0] $end
$var wire 18 ' x [17:0] $end
$var wire 18 ( y [17:0] $end
$var wire 20 ) x_new [19:0] $end
$var reg 36 * ANS [35:0] $end
$var reg 1 + mux $end
$var integer 32 , i [31:0] $end
$var integer 32 - j [31:0] $end
$var integer 32 . m [31:0] $end
$var integer 32 / t [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011 /
b1000 .
b1001 -
b1010 ,
0+
b1011010000010 *
b10 )
b101101000001 (
b10 '
b1011010000010 &
b111 %
b10 $
b101101000001 #
b10 "
b1011010000010 !
$end
#10
