<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mem_cntl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_mem_cntl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mem_cntl')">mem_cntl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.37</td>
<td class="s7 cl rt"><a href="mod568.html#Line" > 76.34</a></td>
<td class="s7 cl rt"><a href="mod568.html#Cond" > 70.97</a></td>
<td class="s8 cl rt"><a href="mod568.html#Toggle" > 85.45</a></td>
<td class="s5 cl rt"><a href="mod568.html#FSM" > 57.14</a></td>
<td class="s7 cl rt"><a href="mod568.html#Branch" > 71.95</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/scratch/github_runner/gemini_runner/_work/gemini/gemini/design/mem_ss/sram_ss/mem_cntl.v')">/scratch/github_runner/gemini_runner/_work/gemini/gemini/design/mem_ss/sram_ss/mem_cntl.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_160095"  onclick="showContent('inst_tag_160095')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></td>
<td class="s1 cl rt"> 19.21</td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160095_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod568.html#inst_tag_160095_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160095_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160095_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160095_Branch" > 34.15</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_160096"  onclick="showContent('inst_tag_160096')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></td>
<td class="s1 cl rt"> 19.21</td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160096_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod568.html#inst_tag_160096_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160096_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160096_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160096_Branch" > 34.15</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_160097"  onclick="showContent('inst_tag_160097')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></td>
<td class="s1 cl rt"> 19.21</td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160097_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod568.html#inst_tag_160097_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160097_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160097_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160097_Branch" > 34.15</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_160094"  onclick="showContent('inst_tag_160094')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></td>
<td class="s7 cl rt"> 72.37</td>
<td class="s7 cl rt"><a href="mod568.html#inst_tag_160094_Line" > 76.34</a></td>
<td class="s7 cl rt"><a href="mod568.html#inst_tag_160094_Cond" > 70.97</a></td>
<td class="s8 cl rt"><a href="mod568.html#inst_tag_160094_Toggle" > 85.45</a></td>
<td class="s5 cl rt"><a href="mod568.html#inst_tag_160094_FSM" > 57.14</a></td>
<td class="s7 cl rt"><a href="mod568.html#inst_tag_160094_Branch" > 71.95</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_160095'>
<hr>
<a name="inst_tag_160095"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160095" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.21</td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160095_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod568.html#inst_tag_160095_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160095_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160095_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160095_Branch" > 34.15</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.70</td>
<td class="s3 cl rt"> 36.20</td>
<td class="s1 cl rt"> 19.33</td>
<td class="s0 cl rt">  0.73</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.26</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod184.html#inst_tag_28052" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod729.html#inst_tag_199386" id="tag_urg_inst_199386">arbiter</a></td>
<td class="s1 cl rt"> 18.08</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  7.69</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160096'>
<hr>
<a name="inst_tag_160096"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160096" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.21</td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160096_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod568.html#inst_tag_160096_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160096_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160096_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160096_Branch" > 34.15</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.70</td>
<td class="s3 cl rt"> 36.20</td>
<td class="s1 cl rt"> 19.33</td>
<td class="s0 cl rt">  0.73</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.26</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod184.html#inst_tag_28053" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod729.html#inst_tag_199387" id="tag_urg_inst_199387">arbiter</a></td>
<td class="s1 cl rt"> 18.08</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  7.69</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160097'>
<hr>
<a name="inst_tag_160097"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160097" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.21</td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160097_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod568.html#inst_tag_160097_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160097_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod568.html#inst_tag_160097_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod568.html#inst_tag_160097_Branch" > 34.15</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.70</td>
<td class="s3 cl rt"> 36.20</td>
<td class="s1 cl rt"> 19.33</td>
<td class="s0 cl rt">  0.73</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.26</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod184.html#inst_tag_28054" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod729.html#inst_tag_199388" id="tag_urg_inst_199388">arbiter</a></td>
<td class="s1 cl rt"> 18.08</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  7.69</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160094'>
<hr>
<a name="inst_tag_160094"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160094" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.37</td>
<td class="s7 cl rt"><a href="mod568.html#inst_tag_160094_Line" > 76.34</a></td>
<td class="s7 cl rt"><a href="mod568.html#inst_tag_160094_Cond" > 70.97</a></td>
<td class="s8 cl rt"><a href="mod568.html#inst_tag_160094_Toggle" > 85.45</a></td>
<td class="s5 cl rt"><a href="mod568.html#inst_tag_160094_FSM" > 57.14</a></td>
<td class="s7 cl rt"><a href="mod568.html#inst_tag_160094_Branch" > 71.95</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.19</td>
<td class="s7 cl rt"> 77.30</td>
<td class="s6 cl rt"> 63.87</td>
<td class="s8 cl rt"> 85.57</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s7 cl rt"> 72.04</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod184.html#inst_tag_28051" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod729.html#inst_tag_199385" id="tag_urg_inst_199385">arbiter</a></td>
<td class="s7 cl rt"> 71.32</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mem_cntl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod568.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>131</td><td>100</td><td>76.34</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>8</td><td>72.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>41</td><td>62.12</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
124        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        1/1          			access_cnt 	&lt;= 7'h0;
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        1/1          			access_cnt &lt;= access_cnt + 1;	
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        1/1          				if(burst_type != 0) begin
172        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        1/1          						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
231        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
232        1/1          				mem_addr	&lt;= axaddr[15:2];
233        1/1          				if(data_avail) begin
234                     					// Set Memory Interface Out
235        1/1          					mem_ce 		&lt;= 1'b1;
236        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
237                     					// State Transition
238        1/1          					if(!xaction_done) begin
239        1/1          						mem_ns 		&lt;= BURST_ACCESS;
240        1/1          						gen_response 	&lt;= 1'b0;
241                     					end
242        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
243        1/1          						mem_ns 		&lt;= IDLE;
244        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        1/1          					mem_ce	&lt;= 1'b0;
253        1/1          					mem_ns &lt;= FIRST_ACCESS;
254        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
255        1/1          					gen_response 	&lt;= 1'b0;
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        1/1          				mem_addr	&lt;= axaddr[15:2];
261        1/1          				if(data_avail) begin
262                     					// Set Memory Interface Out
263        1/1          					mem_ce &lt;= 1'b1;
264        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
265                     					// State Transition
266        1/1          					if(!xaction_done) begin
267        1/1          						mem_ns &lt;= BURST_ACCESS;
268        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
269        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
270        1/1          						gen_response &lt;= 1'b0;
271                     					end
272        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        1/1          						mem_ns 		&lt;= IDLE;
280        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
281        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
282        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        1/1          				bid	&lt;= axid;
331        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
332        1/1          				bvalid	&lt;= 1'b1;
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod568.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>93</td><td>66</td><td>70.97</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>93</td><td>66</td><td>70.97</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod568.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">31</td>
<td class="rt">57.41 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">804</td>
<td class="rt">687</td>
<td class="rt">85.45 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">402</td>
<td class="rt">346</td>
<td class="rt">86.07 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">402</td>
<td class="rt">341</td>
<td class="rt">84.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">480</td>
<td class="rt">421</td>
<td class="rt">87.71 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">240</td>
<td class="rt">212</td>
<td class="rt">88.33 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">240</td>
<td class="rt">209</td>
<td class="rt">87.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">15</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">324</td>
<td class="rt">266</td>
<td class="rt">82.10 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">162</td>
<td class="rt">134</td>
<td class="rt">82.72 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">162</td>
<td class="rt">132</td>
<td class="rt">81.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[32]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod568.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod568.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">82</td>
<td class="rt">59</td>
<td class="rt">71.95 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">118</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">187</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">128</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">167</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">33</td>
<td class="rt">17</td>
<td class="rt">51.52 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
101        				if(wr_granted)
           				<font color = "green">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
103        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "green">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "green">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
128        		if(!resetn) begin
           		<font color = "green">-1-</font>  
129        			rlast			<= 1'b0;
           <font color = "green">			==></font>
130        			rid			<= 1'b0;
131        		end
132        		else begin
133        			rlast			<= (mem_we) ? 1'b0 : xaction_done;
           			     			            <font color = "green">-2-</font>  
           			     			            <font color = "green">==></font>  
           			     			            <font color = "green">==></font>  
134        			rid			<= (mem_we) ? 4'h0 : axid;
           			   			            <font color = "green">-3-</font>  
           			   			            <font color = "green">==></font>  
           			   			            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141        		if(!resetn) 		
           		<font color = "green">-1-</font>  
142        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
143        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
144        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
145        		else if((mem_cs_is_ERROR || mem_ce) && data_avail) 
           		     <font color = "green">-3-</font>  
146        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
147        		else 	
148        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153        		if(!resetn) begin
           		<font color = "green">-1-</font>  
154        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
155        			rd_serv_cnt <= 4'h0;
156        		end 
157        		else begin	
158        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
159        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
160        			
161        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
162        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
167        		if(~resetn) axaddr_mod <= 14'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
168        		else begin
169        			if(access_cnt == 0) axaddr_mod 	<= axi_cntl_word[15:0];
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
170        			else begin
171        				if(burst_type != 0) begin
           				<font color = "red">-3-</font>  
172        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
173        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
174        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
175        						axaddr_mod <= ( ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1)));
           <font color = "red">						==></font>
176        					else
177        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "green">						==></font>
178        				end
179        				else begin	// Fixed Burst
180        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "red">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        		if(~resetn) begin
           		<font color = "green">-1-</font>  
198        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
199        		end
200        		else begin
201        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208        		case(mem_cs)
           		<font color = "red">-1-</font>  
209        			IDLE : begin
210        				// Set Memory Interface Out
211        				mem_ce 		<= 1'b0;
212        				axi_w_data_rd_req <= 1'b0;
213        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
214        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
215        				gen_response 	<= 1'b0;
216        				mem_addr	<= axaddr[15:2];
217        				// State Transition
218        				if(error) begin
           				<font color = "red">-4-</font>  
219        					mem_ns 	 <= ERROR;
           <font color = "red">					==></font>
220        				end 
221        				else if(xaction_avail_q) begin
           				     <font color = "green">-5-</font>  
222        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
223        				end 
224        				else begin	
225        					mem_ns <= IDLE;
           <font color = "green">					==></font>
226        				end
227        
228        			end
229        			FIRST_ACCESS: begin
230        				axi_aw_cntl_rd_req	<= 1'b0;
231        				axi_ar_cntl_rd_req	<= 1'b0;
232        				mem_addr	<= axaddr[15:2];
233        				if(data_avail) begin
           				<font color = "green">-6-</font>  
234        					// Set Memory Interface Out
235        					mem_ce 		<= 1'b1;
236        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
237        					// State Transition
238        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
239        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
240        						gen_response 	<= 1'b0;
241        					end
242        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
243        						mem_ns 		<= IDLE;
244        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
245        					end 
246        					else begin
247        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
248        						gen_response 	<= 1'b0;
249        					end
250        				end 
251        				else begin
252        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
253        					mem_ns <= FIRST_ACCESS;
254        					axi_w_data_rd_req 	<= 1'b0;
255        					gen_response 	<= 1'b0;
256        				end
257        				
258        			end
259        			BURST_ACCESS: begin
260        				mem_addr	<= axaddr[15:2];
261        				if(data_avail) begin
           				<font color = "red">-11-</font>  
262        					// Set Memory Interface Out
263        					mem_ce <= 1'b1;
264        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-12-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
265        					// State Transition
266        					if(!xaction_done) begin
           					<font color = "green">-13-</font>  
267        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
268        						axi_aw_cntl_rd_req	<= 1'b0;
269        						axi_ar_cntl_rd_req	<= 1'b0;
270        						gen_response <= 1'b0;
271        					end
272        					else if(xaction_done && xaction_avail_q) begin
           					     <font color = "red">-14-</font>  
273        						mem_ns <= FIRST_ACCESS;
274        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-15-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
275        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-16-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
276        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
277        					end
278        					else begin
279        						mem_ns 		<= IDLE;
280        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-18-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
281        						axi_aw_cntl_rd_req	<= 1'b0;
282        						axi_ar_cntl_rd_req	<= 1'b0;
283        					end
284        				end
285        				else begin
286        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
287        					mem_ns <= BURST_ACCESS;
288        					axi_w_data_rd_req 	<= 1'b0;
289        					axi_aw_cntl_rd_req	<= 1'b0;
290        					axi_ar_cntl_rd_req	<= 1'b0;
291        					gen_response <= 1'b0;
292        				end
293        			end
294        			ERROR: begin
295        				mem_ce 			<=1'b0;	// Disable Memory Interface
296        				axi_aw_cntl_rd_req	<= 1'b0;
297        				axi_ar_cntl_rd_req	<= 1'b0;
298        				mem_addr		<= 14'h0;
299        
300        				if(data_avail) begin 	// Flush Data FIFOs
           				<font color = "red">-19-</font>  
301        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-20-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
302        				end else begin
303        					axi_w_data_rd_req 	<= 1'b0;
           <font color = "red">					==></font>
304        				end
305        				
306        				// State Transition	
307        				if(xaction_done) begin
           				<font color = "red">-21-</font>  
308        					mem_ns <= IDLE;
309        					gen_response 	<= mem_we ? 1'b1 : 1'b0;
           					             	          <font color = "red">-22-</font>  
           					             	          <font color = "red">==></font>  
           					             	          <font color = "red">==></font>  
310        					
311        				end
312        				else begin
313        					mem_ns <= ERROR;
           <font color = "red">					==></font>
314        					gen_response 	<= 1'b0;
315        				end
316        			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
322        		if(!resetn) begin
           		<font color = "green">-1-</font>  
323        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
324        			bid	<= 4'h0;
325        			bresp	<= 2'h0;
326        		end
327        		else begin	
328        			// Latch Response Info
329        			if(gen_response) begin
           			<font color = "green">-2-</font>  
330        				bid	<= axid;
331        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
332        				bvalid	<= 1'b1;
333        			end
334        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
335        				bid	<= bid;
           <font color = "red">				==></font>
336        				bresp 	<= bresp;
337        				bvalid	<= bvalid;
338        			end
339        			else begin
340        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160095'>
<a name="inst_tag_160095_Line"></a>
<b>Line Coverage for Instance : <a href="mod568.html#inst_tag_160095" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>131</td><td>51</td><td>38.93</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>10</td><td>15.15</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>9</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        <font color = "red">0/1     ==>  				if(wr_granted)</font>
102        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};</font>
103        <font color = "red">0/1     ==>  				else if(rd_granted)</font>
104        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};</font>
105                     				else
106        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, 30'h0};</font>
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);</font>
                        MISSING_ELSE
124        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;</font>
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        <font color = "red">0/1     ==>  			access_cnt 	&lt;= 7'h0;</font>
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        <font color = "red">0/1     ==>  			access_cnt &lt;= access_cnt + 1;	</font>
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        <font color = "red">1/2     ==>  			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;</font>
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        <font color = "red">1/2     ==>  			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;</font>
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        <font color = "red">0/1     ==>  				if(burst_type != 0) begin</font>
172        <font color = "red">0/1     ==>  					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        <font color = "red">0/1     ==>  					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= FIRST_ACCESS;</font>
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
231        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
232        <font color = "red">0/1     ==>  				mem_addr	&lt;= axaddr[15:2];</font>
233        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
234                     					// Set Memory Interface Out
235        <font color = "red">0/1     ==>  					mem_ce 		&lt;= 1'b1;</font>
236        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
237                     					// State Transition
238        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
239        <font color = "red">0/1     ==>  						mem_ns 		&lt;= BURST_ACCESS;</font>
240        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
241                     					end
242        <font color = "red">0/1     ==>  					else if(xaction_done) begin	// Single burst creates throughput bubble</font>
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        <font color = "red">0/1     ==>  					mem_ce	&lt;= 1'b0;</font>
253        <font color = "red">0/1     ==>  					mem_ns &lt;= FIRST_ACCESS;</font>
254        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
255        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        <font color = "red">0/1     ==>  				mem_addr	&lt;= axaddr[15:2];</font>
261        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
262                     					// Set Memory Interface Out
263        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b1;</font>
264        <font color = "red">0/1     ==>  					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;</font>
265                     					// State Transition
266        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
267        <font color = "red">0/1     ==>  						mem_ns &lt;= BURST_ACCESS;</font>
268        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
269        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
270        <font color = "red">0/1     ==>  						gen_response &lt;= 1'b0;</font>
271                     					end
272        <font color = "red">0/1     ==>  					else if(xaction_done &amp;&amp; xaction_avail_q) begin</font>
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
280        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
281        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        <font color = "red">0/1     ==>  				bid	&lt;= axid;</font>
331        <font color = "red">0/1     ==>  				bresp 	&lt;= error ? 2'h2 : 2'h0;</font>
332        <font color = "red">0/1     ==>  				bvalid	&lt;= 1'b1;</font>
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_160095_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod568.html#inst_tag_160095" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160095_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod568.html#inst_tag_160095" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">1</td>
<td class="rt">1.85  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">804</td>
<td class="rt">3</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">402</td>
<td class="rt">2</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">402</td>
<td class="rt">1</td>
<td class="rt">0.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">480</td>
<td class="rt">3</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">0.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">240</td>
<td class="rt">1</td>
<td class="rt">0.42  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">324</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[32]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>data_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_response</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160095_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod568.html#inst_tag_160095" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_160095_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod568.html#inst_tag_160095" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">82</td>
<td class="rt">28</td>
<td class="rt">34.15 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">187</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">128</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">167</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "red">-1-</font>  
           	                    	                                                           <font color = "red">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "red">-1-</font>  
           	                                                                                   <font color = "red">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "red">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "red">-2-</font>  
101        				if(wr_granted)
           				<font color = "red">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "red">					==></font>
103        				else if(rd_granted)
           				     <font color = "red">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "red">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "red">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "red">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "red">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "red">-1-</font>  
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
128        		if(!resetn) begin
           		<font color = "green">-1-</font>  
129        			rlast			<= 1'b0;
           <font color = "green">			==></font>
130        			rid			<= 1'b0;
131        		end
132        		else begin
133        			rlast			<= (mem_we) ? 1'b0 : xaction_done;
           			     			            <font color = "red">-2-</font>  
           			     			            <font color = "red">==></font>  
           			     			            <font color = "green">==></font>  
134        			rid			<= (mem_we) ? 4'h0 : axid;
           			   			            <font color = "red">-3-</font>  
           			   			            <font color = "red">==></font>  
           			   			            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141        		if(!resetn) 		
           		<font color = "green">-1-</font>  
142        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
143        		else if(xaction_done) 	
           		     <font color = "red">-2-</font>  
144        			access_cnt 	<= 7'h0;
           <font color = "red">			==></font>
145        		else if((mem_cs_is_ERROR || mem_ce) && data_avail) 
           		     <font color = "red">-3-</font>  
146        			access_cnt <= access_cnt + 1;	
           <font color = "red">			==></font>
147        		else 	
148        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153        		if(!resetn) begin
           		<font color = "green">-1-</font>  
154        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
155        			rd_serv_cnt <= 4'h0;
156        		end 
157        		else begin	
158        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "red">-2-</font>  
           <font color = "red">			==></font>
159        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
160        			
161        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "red">-3-</font>  
           <font color = "red">			==></font>
162        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
167        		if(~resetn) axaddr_mod <= 14'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
168        		else begin
169        			if(access_cnt == 0) axaddr_mod 	<= axi_cntl_word[15:0];
           			<font color = "red">-2-</font>  
           <font color = "green">			==></font>
170        			else begin
171        				if(burst_type != 0) begin
           				<font color = "red">-3-</font>  
172        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
173        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
174        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
175        						axaddr_mod <= ( ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1)));
           <font color = "red">						==></font>
176        					else
177        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
178        				end
179        				else begin	// Fixed Burst
180        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "red">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        		if(~resetn) begin
           		<font color = "green">-1-</font>  
198        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
199        		end
200        		else begin
201        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208        		case(mem_cs)
           		<font color = "red">-1-</font>  
209        			IDLE : begin
210        				// Set Memory Interface Out
211        				mem_ce 		<= 1'b0;
212        				axi_w_data_rd_req <= 1'b0;
213        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "red">-2-</font>  
           				                  	              <font color = "red">==></font>  
           				                  	              <font color = "green">==></font>  
214        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "red">-3-</font>  
           				                  	              <font color = "red">==></font>  
           				                  	              <font color = "green">==></font>  
215        				gen_response 	<= 1'b0;
216        				mem_addr	<= axaddr[15:2];
217        				// State Transition
218        				if(error) begin
           				<font color = "red">-4-</font>  
219        					mem_ns 	 <= ERROR;
           <font color = "red">					==></font>
220        				end 
221        				else if(xaction_avail_q) begin
           				     <font color = "red">-5-</font>  
222        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "red">					==></font>
223        				end 
224        				else begin	
225        					mem_ns <= IDLE;
           <font color = "green">					==></font>
226        				end
227        
228        			end
229        			FIRST_ACCESS: begin
230        				axi_aw_cntl_rd_req	<= 1'b0;
231        				axi_ar_cntl_rd_req	<= 1'b0;
232        				mem_addr	<= axaddr[15:2];
233        				if(data_avail) begin
           				<font color = "red">-6-</font>  
234        					// Set Memory Interface Out
235        					mem_ce 		<= 1'b1;
236        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-7-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
237        					// State Transition
238        					if(!xaction_done) begin
           					<font color = "red">-8-</font>  
239        						mem_ns 		<= BURST_ACCESS;
           <font color = "red">						==></font>
240        						gen_response 	<= 1'b0;
241        					end
242        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
243        						mem_ns 		<= IDLE;
244        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-10-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
245        					end 
246        					else begin
247        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
248        						gen_response 	<= 1'b0;
249        					end
250        				end 
251        				else begin
252        					mem_ce	<= 1'b0;
           <font color = "red">					==></font>
253        					mem_ns <= FIRST_ACCESS;
254        					axi_w_data_rd_req 	<= 1'b0;
255        					gen_response 	<= 1'b0;
256        				end
257        				
258        			end
259        			BURST_ACCESS: begin
260        				mem_addr	<= axaddr[15:2];
261        				if(data_avail) begin
           				<font color = "red">-11-</font>  
262        					// Set Memory Interface Out
263        					mem_ce <= 1'b1;
264        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "red">-12-</font>  
           					                            <font color = "red">==></font>  
           					                            <font color = "red">==></font>  
265        					// State Transition
266        					if(!xaction_done) begin
           					<font color = "red">-13-</font>  
267        						mem_ns <= BURST_ACCESS;
           <font color = "red">						==></font>
268        						axi_aw_cntl_rd_req	<= 1'b0;
269        						axi_ar_cntl_rd_req	<= 1'b0;
270        						gen_response <= 1'b0;
271        					end
272        					else if(xaction_done && xaction_avail_q) begin
           					     <font color = "red">-14-</font>  
273        						mem_ns <= FIRST_ACCESS;
274        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-15-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
275        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-16-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
276        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
277        					end
278        					else begin
279        						mem_ns 		<= IDLE;
280        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-18-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
281        						axi_aw_cntl_rd_req	<= 1'b0;
282        						axi_ar_cntl_rd_req	<= 1'b0;
283        					end
284        				end
285        				else begin
286        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
287        					mem_ns <= BURST_ACCESS;
288        					axi_w_data_rd_req 	<= 1'b0;
289        					axi_aw_cntl_rd_req	<= 1'b0;
290        					axi_ar_cntl_rd_req	<= 1'b0;
291        					gen_response <= 1'b0;
292        				end
293        			end
294        			ERROR: begin
295        				mem_ce 			<=1'b0;	// Disable Memory Interface
296        				axi_aw_cntl_rd_req	<= 1'b0;
297        				axi_ar_cntl_rd_req	<= 1'b0;
298        				mem_addr		<= 14'h0;
299        
300        				if(data_avail) begin 	// Flush Data FIFOs
           				<font color = "red">-19-</font>  
301        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-20-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
302        				end else begin
303        					axi_w_data_rd_req 	<= 1'b0;
           <font color = "red">					==></font>
304        				end
305        				
306        				// State Transition	
307        				if(xaction_done) begin
           				<font color = "red">-21-</font>  
308        					mem_ns <= IDLE;
309        					gen_response 	<= mem_we ? 1'b1 : 1'b0;
           					             	          <font color = "red">-22-</font>  
           					             	          <font color = "red">==></font>  
           					             	          <font color = "red">==></font>  
310        					
311        				end
312        				else begin
313        					mem_ns <= ERROR;
           <font color = "red">					==></font>
314        					gen_response 	<= 1'b0;
315        				end
316        			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
322        		if(!resetn) begin
           		<font color = "green">-1-</font>  
323        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
324        			bid	<= 4'h0;
325        			bresp	<= 2'h0;
326        		end
327        		else begin	
328        			// Latch Response Info
329        			if(gen_response) begin
           			<font color = "red">-2-</font>  
330        				bid	<= axid;
331        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "red">==></font>  
332        				bvalid	<= 1'b1;
333        			end
334        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
335        				bid	<= bid;
           <font color = "red">				==></font>
336        				bresp 	<= bresp;
337        				bvalid	<= bvalid;
338        			end
339        			else begin
340        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160096'>
<a name="inst_tag_160096_Line"></a>
<b>Line Coverage for Instance : <a href="mod568.html#inst_tag_160096" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>131</td><td>51</td><td>38.93</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>10</td><td>15.15</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>9</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        <font color = "red">0/1     ==>  				if(wr_granted)</font>
102        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};</font>
103        <font color = "red">0/1     ==>  				else if(rd_granted)</font>
104        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};</font>
105                     				else
106        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, 30'h0};</font>
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);</font>
                        MISSING_ELSE
124        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;</font>
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        <font color = "red">0/1     ==>  			access_cnt 	&lt;= 7'h0;</font>
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        <font color = "red">0/1     ==>  			access_cnt &lt;= access_cnt + 1;	</font>
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        <font color = "red">1/2     ==>  			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;</font>
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        <font color = "red">1/2     ==>  			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;</font>
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        <font color = "red">0/1     ==>  				if(burst_type != 0) begin</font>
172        <font color = "red">0/1     ==>  					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        <font color = "red">0/1     ==>  					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= FIRST_ACCESS;</font>
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
231        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
232        <font color = "red">0/1     ==>  				mem_addr	&lt;= axaddr[15:2];</font>
233        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
234                     					// Set Memory Interface Out
235        <font color = "red">0/1     ==>  					mem_ce 		&lt;= 1'b1;</font>
236        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
237                     					// State Transition
238        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
239        <font color = "red">0/1     ==>  						mem_ns 		&lt;= BURST_ACCESS;</font>
240        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
241                     					end
242        <font color = "red">0/1     ==>  					else if(xaction_done) begin	// Single burst creates throughput bubble</font>
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        <font color = "red">0/1     ==>  					mem_ce	&lt;= 1'b0;</font>
253        <font color = "red">0/1     ==>  					mem_ns &lt;= FIRST_ACCESS;</font>
254        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
255        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        <font color = "red">0/1     ==>  				mem_addr	&lt;= axaddr[15:2];</font>
261        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
262                     					// Set Memory Interface Out
263        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b1;</font>
264        <font color = "red">0/1     ==>  					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;</font>
265                     					// State Transition
266        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
267        <font color = "red">0/1     ==>  						mem_ns &lt;= BURST_ACCESS;</font>
268        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
269        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
270        <font color = "red">0/1     ==>  						gen_response &lt;= 1'b0;</font>
271                     					end
272        <font color = "red">0/1     ==>  					else if(xaction_done &amp;&amp; xaction_avail_q) begin</font>
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
280        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
281        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        <font color = "red">0/1     ==>  				bid	&lt;= axid;</font>
331        <font color = "red">0/1     ==>  				bresp 	&lt;= error ? 2'h2 : 2'h0;</font>
332        <font color = "red">0/1     ==>  				bvalid	&lt;= 1'b1;</font>
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_160096_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod568.html#inst_tag_160096" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160096_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod568.html#inst_tag_160096" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">1</td>
<td class="rt">1.85  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">804</td>
<td class="rt">3</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">402</td>
<td class="rt">2</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">402</td>
<td class="rt">1</td>
<td class="rt">0.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">480</td>
<td class="rt">3</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">0.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">240</td>
<td class="rt">1</td>
<td class="rt">0.42  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">324</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[32]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>data_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_response</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160096_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod568.html#inst_tag_160096" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_160096_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod568.html#inst_tag_160096" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">82</td>
<td class="rt">28</td>
<td class="rt">34.15 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">187</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">128</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">167</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "red">-1-</font>  
           	                    	                                                           <font color = "red">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "red">-1-</font>  
           	                                                                                   <font color = "red">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "red">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "red">-2-</font>  
101        				if(wr_granted)
           				<font color = "red">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "red">					==></font>
103        				else if(rd_granted)
           				     <font color = "red">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "red">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "red">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "red">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "red">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "red">-1-</font>  
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
128        		if(!resetn) begin
           		<font color = "green">-1-</font>  
129        			rlast			<= 1'b0;
           <font color = "green">			==></font>
130        			rid			<= 1'b0;
131        		end
132        		else begin
133        			rlast			<= (mem_we) ? 1'b0 : xaction_done;
           			     			            <font color = "red">-2-</font>  
           			     			            <font color = "red">==></font>  
           			     			            <font color = "green">==></font>  
134        			rid			<= (mem_we) ? 4'h0 : axid;
           			   			            <font color = "red">-3-</font>  
           			   			            <font color = "red">==></font>  
           			   			            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141        		if(!resetn) 		
           		<font color = "green">-1-</font>  
142        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
143        		else if(xaction_done) 	
           		     <font color = "red">-2-</font>  
144        			access_cnt 	<= 7'h0;
           <font color = "red">			==></font>
145        		else if((mem_cs_is_ERROR || mem_ce) && data_avail) 
           		     <font color = "red">-3-</font>  
146        			access_cnt <= access_cnt + 1;	
           <font color = "red">			==></font>
147        		else 	
148        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153        		if(!resetn) begin
           		<font color = "green">-1-</font>  
154        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
155        			rd_serv_cnt <= 4'h0;
156        		end 
157        		else begin	
158        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "red">-2-</font>  
           <font color = "red">			==></font>
159        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
160        			
161        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "red">-3-</font>  
           <font color = "red">			==></font>
162        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
167        		if(~resetn) axaddr_mod <= 14'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
168        		else begin
169        			if(access_cnt == 0) axaddr_mod 	<= axi_cntl_word[15:0];
           			<font color = "red">-2-</font>  
           <font color = "green">			==></font>
170        			else begin
171        				if(burst_type != 0) begin
           				<font color = "red">-3-</font>  
172        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
173        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
174        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
175        						axaddr_mod <= ( ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1)));
           <font color = "red">						==></font>
176        					else
177        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
178        				end
179        				else begin	// Fixed Burst
180        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "red">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        		if(~resetn) begin
           		<font color = "green">-1-</font>  
198        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
199        		end
200        		else begin
201        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208        		case(mem_cs)
           		<font color = "red">-1-</font>  
209        			IDLE : begin
210        				// Set Memory Interface Out
211        				mem_ce 		<= 1'b0;
212        				axi_w_data_rd_req <= 1'b0;
213        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "red">-2-</font>  
           				                  	              <font color = "red">==></font>  
           				                  	              <font color = "green">==></font>  
214        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "red">-3-</font>  
           				                  	              <font color = "red">==></font>  
           				                  	              <font color = "green">==></font>  
215        				gen_response 	<= 1'b0;
216        				mem_addr	<= axaddr[15:2];
217        				// State Transition
218        				if(error) begin
           				<font color = "red">-4-</font>  
219        					mem_ns 	 <= ERROR;
           <font color = "red">					==></font>
220        				end 
221        				else if(xaction_avail_q) begin
           				     <font color = "red">-5-</font>  
222        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "red">					==></font>
223        				end 
224        				else begin	
225        					mem_ns <= IDLE;
           <font color = "green">					==></font>
226        				end
227        
228        			end
229        			FIRST_ACCESS: begin
230        				axi_aw_cntl_rd_req	<= 1'b0;
231        				axi_ar_cntl_rd_req	<= 1'b0;
232        				mem_addr	<= axaddr[15:2];
233        				if(data_avail) begin
           				<font color = "red">-6-</font>  
234        					// Set Memory Interface Out
235        					mem_ce 		<= 1'b1;
236        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-7-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
237        					// State Transition
238        					if(!xaction_done) begin
           					<font color = "red">-8-</font>  
239        						mem_ns 		<= BURST_ACCESS;
           <font color = "red">						==></font>
240        						gen_response 	<= 1'b0;
241        					end
242        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
243        						mem_ns 		<= IDLE;
244        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-10-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
245        					end 
246        					else begin
247        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
248        						gen_response 	<= 1'b0;
249        					end
250        				end 
251        				else begin
252        					mem_ce	<= 1'b0;
           <font color = "red">					==></font>
253        					mem_ns <= FIRST_ACCESS;
254        					axi_w_data_rd_req 	<= 1'b0;
255        					gen_response 	<= 1'b0;
256        				end
257        				
258        			end
259        			BURST_ACCESS: begin
260        				mem_addr	<= axaddr[15:2];
261        				if(data_avail) begin
           				<font color = "red">-11-</font>  
262        					// Set Memory Interface Out
263        					mem_ce <= 1'b1;
264        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "red">-12-</font>  
           					                            <font color = "red">==></font>  
           					                            <font color = "red">==></font>  
265        					// State Transition
266        					if(!xaction_done) begin
           					<font color = "red">-13-</font>  
267        						mem_ns <= BURST_ACCESS;
           <font color = "red">						==></font>
268        						axi_aw_cntl_rd_req	<= 1'b0;
269        						axi_ar_cntl_rd_req	<= 1'b0;
270        						gen_response <= 1'b0;
271        					end
272        					else if(xaction_done && xaction_avail_q) begin
           					     <font color = "red">-14-</font>  
273        						mem_ns <= FIRST_ACCESS;
274        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-15-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
275        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-16-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
276        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
277        					end
278        					else begin
279        						mem_ns 		<= IDLE;
280        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-18-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
281        						axi_aw_cntl_rd_req	<= 1'b0;
282        						axi_ar_cntl_rd_req	<= 1'b0;
283        					end
284        				end
285        				else begin
286        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
287        					mem_ns <= BURST_ACCESS;
288        					axi_w_data_rd_req 	<= 1'b0;
289        					axi_aw_cntl_rd_req	<= 1'b0;
290        					axi_ar_cntl_rd_req	<= 1'b0;
291        					gen_response <= 1'b0;
292        				end
293        			end
294        			ERROR: begin
295        				mem_ce 			<=1'b0;	// Disable Memory Interface
296        				axi_aw_cntl_rd_req	<= 1'b0;
297        				axi_ar_cntl_rd_req	<= 1'b0;
298        				mem_addr		<= 14'h0;
299        
300        				if(data_avail) begin 	// Flush Data FIFOs
           				<font color = "red">-19-</font>  
301        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-20-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
302        				end else begin
303        					axi_w_data_rd_req 	<= 1'b0;
           <font color = "red">					==></font>
304        				end
305        				
306        				// State Transition	
307        				if(xaction_done) begin
           				<font color = "red">-21-</font>  
308        					mem_ns <= IDLE;
309        					gen_response 	<= mem_we ? 1'b1 : 1'b0;
           					             	          <font color = "red">-22-</font>  
           					             	          <font color = "red">==></font>  
           					             	          <font color = "red">==></font>  
310        					
311        				end
312        				else begin
313        					mem_ns <= ERROR;
           <font color = "red">					==></font>
314        					gen_response 	<= 1'b0;
315        				end
316        			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
322        		if(!resetn) begin
           		<font color = "green">-1-</font>  
323        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
324        			bid	<= 4'h0;
325        			bresp	<= 2'h0;
326        		end
327        		else begin	
328        			// Latch Response Info
329        			if(gen_response) begin
           			<font color = "red">-2-</font>  
330        				bid	<= axid;
331        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "red">==></font>  
332        				bvalid	<= 1'b1;
333        			end
334        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
335        				bid	<= bid;
           <font color = "red">				==></font>
336        				bresp 	<= bresp;
337        				bvalid	<= bvalid;
338        			end
339        			else begin
340        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160097'>
<a name="inst_tag_160097_Line"></a>
<b>Line Coverage for Instance : <a href="mod568.html#inst_tag_160097" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>131</td><td>51</td><td>38.93</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>10</td><td>15.15</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>9</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        <font color = "red">0/1     ==>  				if(wr_granted)</font>
102        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};</font>
103        <font color = "red">0/1     ==>  				else if(rd_granted)</font>
104        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};</font>
105                     				else
106        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, 30'h0};</font>
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);</font>
                        MISSING_ELSE
124        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;</font>
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        <font color = "red">0/1     ==>  			access_cnt 	&lt;= 7'h0;</font>
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        <font color = "red">0/1     ==>  			access_cnt &lt;= access_cnt + 1;	</font>
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        <font color = "red">1/2     ==>  			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;</font>
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        <font color = "red">1/2     ==>  			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;</font>
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        <font color = "red">0/1     ==>  				if(burst_type != 0) begin</font>
172        <font color = "red">0/1     ==>  					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        <font color = "red">0/1     ==>  					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= FIRST_ACCESS;</font>
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
231        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
232        <font color = "red">0/1     ==>  				mem_addr	&lt;= axaddr[15:2];</font>
233        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
234                     					// Set Memory Interface Out
235        <font color = "red">0/1     ==>  					mem_ce 		&lt;= 1'b1;</font>
236        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
237                     					// State Transition
238        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
239        <font color = "red">0/1     ==>  						mem_ns 		&lt;= BURST_ACCESS;</font>
240        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
241                     					end
242        <font color = "red">0/1     ==>  					else if(xaction_done) begin	// Single burst creates throughput bubble</font>
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        <font color = "red">0/1     ==>  					mem_ce	&lt;= 1'b0;</font>
253        <font color = "red">0/1     ==>  					mem_ns &lt;= FIRST_ACCESS;</font>
254        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
255        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        <font color = "red">0/1     ==>  				mem_addr	&lt;= axaddr[15:2];</font>
261        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
262                     					// Set Memory Interface Out
263        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b1;</font>
264        <font color = "red">0/1     ==>  					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;</font>
265                     					// State Transition
266        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
267        <font color = "red">0/1     ==>  						mem_ns &lt;= BURST_ACCESS;</font>
268        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
269        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
270        <font color = "red">0/1     ==>  						gen_response &lt;= 1'b0;</font>
271                     					end
272        <font color = "red">0/1     ==>  					else if(xaction_done &amp;&amp; xaction_avail_q) begin</font>
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
280        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
281        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        <font color = "red">0/1     ==>  				bid	&lt;= axid;</font>
331        <font color = "red">0/1     ==>  				bresp 	&lt;= error ? 2'h2 : 2'h0;</font>
332        <font color = "red">0/1     ==>  				bvalid	&lt;= 1'b1;</font>
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_160097_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod568.html#inst_tag_160097" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160097_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod568.html#inst_tag_160097" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">1</td>
<td class="rt">1.85  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">804</td>
<td class="rt">3</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">402</td>
<td class="rt">2</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">402</td>
<td class="rt">1</td>
<td class="rt">0.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">480</td>
<td class="rt">3</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">0.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">240</td>
<td class="rt">1</td>
<td class="rt">0.42  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">324</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[32]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>data_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_response</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160097_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod568.html#inst_tag_160097" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_160097_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod568.html#inst_tag_160097" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">82</td>
<td class="rt">28</td>
<td class="rt">34.15 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">187</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">128</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">167</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "red">-1-</font>  
           	                    	                                                           <font color = "red">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "red">-1-</font>  
           	                                                                                   <font color = "red">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "red">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "red">-2-</font>  
101        				if(wr_granted)
           				<font color = "red">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "red">					==></font>
103        				else if(rd_granted)
           				     <font color = "red">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "red">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "red">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "red">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "red">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "red">-1-</font>  
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
128        		if(!resetn) begin
           		<font color = "green">-1-</font>  
129        			rlast			<= 1'b0;
           <font color = "green">			==></font>
130        			rid			<= 1'b0;
131        		end
132        		else begin
133        			rlast			<= (mem_we) ? 1'b0 : xaction_done;
           			     			            <font color = "red">-2-</font>  
           			     			            <font color = "red">==></font>  
           			     			            <font color = "green">==></font>  
134        			rid			<= (mem_we) ? 4'h0 : axid;
           			   			            <font color = "red">-3-</font>  
           			   			            <font color = "red">==></font>  
           			   			            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141        		if(!resetn) 		
           		<font color = "green">-1-</font>  
142        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
143        		else if(xaction_done) 	
           		     <font color = "red">-2-</font>  
144        			access_cnt 	<= 7'h0;
           <font color = "red">			==></font>
145        		else if((mem_cs_is_ERROR || mem_ce) && data_avail) 
           		     <font color = "red">-3-</font>  
146        			access_cnt <= access_cnt + 1;	
           <font color = "red">			==></font>
147        		else 	
148        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153        		if(!resetn) begin
           		<font color = "green">-1-</font>  
154        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
155        			rd_serv_cnt <= 4'h0;
156        		end 
157        		else begin	
158        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "red">-2-</font>  
           <font color = "red">			==></font>
159        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
160        			
161        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "red">-3-</font>  
           <font color = "red">			==></font>
162        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
167        		if(~resetn) axaddr_mod <= 14'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
168        		else begin
169        			if(access_cnt == 0) axaddr_mod 	<= axi_cntl_word[15:0];
           			<font color = "red">-2-</font>  
           <font color = "green">			==></font>
170        			else begin
171        				if(burst_type != 0) begin
           				<font color = "red">-3-</font>  
172        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
173        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
174        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
175        						axaddr_mod <= ( ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1)));
           <font color = "red">						==></font>
176        					else
177        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
178        				end
179        				else begin	// Fixed Burst
180        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "red">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        		if(~resetn) begin
           		<font color = "green">-1-</font>  
198        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
199        		end
200        		else begin
201        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208        		case(mem_cs)
           		<font color = "red">-1-</font>  
209        			IDLE : begin
210        				// Set Memory Interface Out
211        				mem_ce 		<= 1'b0;
212        				axi_w_data_rd_req <= 1'b0;
213        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "red">-2-</font>  
           				                  	              <font color = "red">==></font>  
           				                  	              <font color = "green">==></font>  
214        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "red">-3-</font>  
           				                  	              <font color = "red">==></font>  
           				                  	              <font color = "green">==></font>  
215        				gen_response 	<= 1'b0;
216        				mem_addr	<= axaddr[15:2];
217        				// State Transition
218        				if(error) begin
           				<font color = "red">-4-</font>  
219        					mem_ns 	 <= ERROR;
           <font color = "red">					==></font>
220        				end 
221        				else if(xaction_avail_q) begin
           				     <font color = "red">-5-</font>  
222        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "red">					==></font>
223        				end 
224        				else begin	
225        					mem_ns <= IDLE;
           <font color = "green">					==></font>
226        				end
227        
228        			end
229        			FIRST_ACCESS: begin
230        				axi_aw_cntl_rd_req	<= 1'b0;
231        				axi_ar_cntl_rd_req	<= 1'b0;
232        				mem_addr	<= axaddr[15:2];
233        				if(data_avail) begin
           				<font color = "red">-6-</font>  
234        					// Set Memory Interface Out
235        					mem_ce 		<= 1'b1;
236        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-7-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
237        					// State Transition
238        					if(!xaction_done) begin
           					<font color = "red">-8-</font>  
239        						mem_ns 		<= BURST_ACCESS;
           <font color = "red">						==></font>
240        						gen_response 	<= 1'b0;
241        					end
242        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
243        						mem_ns 		<= IDLE;
244        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-10-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
245        					end 
246        					else begin
247        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
248        						gen_response 	<= 1'b0;
249        					end
250        				end 
251        				else begin
252        					mem_ce	<= 1'b0;
           <font color = "red">					==></font>
253        					mem_ns <= FIRST_ACCESS;
254        					axi_w_data_rd_req 	<= 1'b0;
255        					gen_response 	<= 1'b0;
256        				end
257        				
258        			end
259        			BURST_ACCESS: begin
260        				mem_addr	<= axaddr[15:2];
261        				if(data_avail) begin
           				<font color = "red">-11-</font>  
262        					// Set Memory Interface Out
263        					mem_ce <= 1'b1;
264        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "red">-12-</font>  
           					                            <font color = "red">==></font>  
           					                            <font color = "red">==></font>  
265        					// State Transition
266        					if(!xaction_done) begin
           					<font color = "red">-13-</font>  
267        						mem_ns <= BURST_ACCESS;
           <font color = "red">						==></font>
268        						axi_aw_cntl_rd_req	<= 1'b0;
269        						axi_ar_cntl_rd_req	<= 1'b0;
270        						gen_response <= 1'b0;
271        					end
272        					else if(xaction_done && xaction_avail_q) begin
           					     <font color = "red">-14-</font>  
273        						mem_ns <= FIRST_ACCESS;
274        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-15-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
275        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-16-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
276        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
277        					end
278        					else begin
279        						mem_ns 		<= IDLE;
280        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-18-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
281        						axi_aw_cntl_rd_req	<= 1'b0;
282        						axi_ar_cntl_rd_req	<= 1'b0;
283        					end
284        				end
285        				else begin
286        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
287        					mem_ns <= BURST_ACCESS;
288        					axi_w_data_rd_req 	<= 1'b0;
289        					axi_aw_cntl_rd_req	<= 1'b0;
290        					axi_ar_cntl_rd_req	<= 1'b0;
291        					gen_response <= 1'b0;
292        				end
293        			end
294        			ERROR: begin
295        				mem_ce 			<=1'b0;	// Disable Memory Interface
296        				axi_aw_cntl_rd_req	<= 1'b0;
297        				axi_ar_cntl_rd_req	<= 1'b0;
298        				mem_addr		<= 14'h0;
299        
300        				if(data_avail) begin 	// Flush Data FIFOs
           				<font color = "red">-19-</font>  
301        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-20-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
302        				end else begin
303        					axi_w_data_rd_req 	<= 1'b0;
           <font color = "red">					==></font>
304        				end
305        				
306        				// State Transition	
307        				if(xaction_done) begin
           				<font color = "red">-21-</font>  
308        					mem_ns <= IDLE;
309        					gen_response 	<= mem_we ? 1'b1 : 1'b0;
           					             	          <font color = "red">-22-</font>  
           					             	          <font color = "red">==></font>  
           					             	          <font color = "red">==></font>  
310        					
311        				end
312        				else begin
313        					mem_ns <= ERROR;
           <font color = "red">					==></font>
314        					gen_response 	<= 1'b0;
315        				end
316        			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
322        		if(!resetn) begin
           		<font color = "green">-1-</font>  
323        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
324        			bid	<= 4'h0;
325        			bresp	<= 2'h0;
326        		end
327        		else begin	
328        			// Latch Response Info
329        			if(gen_response) begin
           			<font color = "red">-2-</font>  
330        				bid	<= axid;
331        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "red">==></font>  
332        				bvalid	<= 1'b1;
333        			end
334        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
335        				bid	<= bid;
           <font color = "red">				==></font>
336        				bresp 	<= bresp;
337        				bvalid	<= bvalid;
338        			end
339        			else begin
340        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160094'>
<a name="inst_tag_160094_Line"></a>
<b>Line Coverage for Instance : <a href="mod568.html#inst_tag_160094" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>131</td><td>100</td><td>76.34</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>8</td><td>72.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>41</td><td>62.12</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
124        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        1/1          			access_cnt 	&lt;= 7'h0;
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        1/1          			access_cnt &lt;= access_cnt + 1;	
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        1/1          				if(burst_type != 0) begin
172        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        1/1          						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
231        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
232        1/1          				mem_addr	&lt;= axaddr[15:2];
233        1/1          				if(data_avail) begin
234                     					// Set Memory Interface Out
235        1/1          					mem_ce 		&lt;= 1'b1;
236        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
237                     					// State Transition
238        1/1          					if(!xaction_done) begin
239        1/1          						mem_ns 		&lt;= BURST_ACCESS;
240        1/1          						gen_response 	&lt;= 1'b0;
241                     					end
242        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
243        1/1          						mem_ns 		&lt;= IDLE;
244        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        1/1          					mem_ce	&lt;= 1'b0;
253        1/1          					mem_ns &lt;= FIRST_ACCESS;
254        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
255        1/1          					gen_response 	&lt;= 1'b0;
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        1/1          				mem_addr	&lt;= axaddr[15:2];
261        1/1          				if(data_avail) begin
262                     					// Set Memory Interface Out
263        1/1          					mem_ce &lt;= 1'b1;
264        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
265                     					// State Transition
266        1/1          					if(!xaction_done) begin
267        1/1          						mem_ns &lt;= BURST_ACCESS;
268        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
269        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
270        1/1          						gen_response &lt;= 1'b0;
271                     					end
272        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        1/1          						mem_ns 		&lt;= IDLE;
280        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
281        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
282        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        1/1          				bid	&lt;= axid;
331        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
332        1/1          				bvalid	&lt;= 1'b1;
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_160094_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod568.html#inst_tag_160094" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>93</td><td>66</td><td>70.97</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>93</td><td>66</td><td>70.97</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160094_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod568.html#inst_tag_160094" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">31</td>
<td class="rt">57.41 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">804</td>
<td class="rt">687</td>
<td class="rt">85.45 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">402</td>
<td class="rt">346</td>
<td class="rt">86.07 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">402</td>
<td class="rt">341</td>
<td class="rt">84.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">480</td>
<td class="rt">421</td>
<td class="rt">87.71 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">240</td>
<td class="rt">212</td>
<td class="rt">88.33 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">240</td>
<td class="rt">209</td>
<td class="rt">87.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">15</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">324</td>
<td class="rt">266</td>
<td class="rt">82.10 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">162</td>
<td class="rt">134</td>
<td class="rt">82.72 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">162</td>
<td class="rt">132</td>
<td class="rt">81.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[32]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160094_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod568.html#inst_tag_160094" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_160094_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod568.html#inst_tag_160094" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">82</td>
<td class="rt">59</td>
<td class="rt">71.95 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">118</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">187</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">128</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">167</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">33</td>
<td class="rt">17</td>
<td class="rt">51.52 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112        	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
101        				if(wr_granted)
           				<font color = "green">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
103        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "green">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "green">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
128        		if(!resetn) begin
           		<font color = "green">-1-</font>  
129        			rlast			<= 1'b0;
           <font color = "green">			==></font>
130        			rid			<= 1'b0;
131        		end
132        		else begin
133        			rlast			<= (mem_we) ? 1'b0 : xaction_done;
           			     			            <font color = "green">-2-</font>  
           			     			            <font color = "green">==></font>  
           			     			            <font color = "green">==></font>  
134        			rid			<= (mem_we) ? 4'h0 : axid;
           			   			            <font color = "green">-3-</font>  
           			   			            <font color = "green">==></font>  
           			   			            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141        		if(!resetn) 		
           		<font color = "green">-1-</font>  
142        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
143        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
144        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
145        		else if((mem_cs_is_ERROR || mem_ce) && data_avail) 
           		     <font color = "green">-3-</font>  
146        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
147        		else 	
148        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153        		if(!resetn) begin
           		<font color = "green">-1-</font>  
154        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
155        			rd_serv_cnt <= 4'h0;
156        		end 
157        		else begin	
158        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
159        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
160        			
161        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
162        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
167        		if(~resetn) axaddr_mod <= 14'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
168        		else begin
169        			if(access_cnt == 0) axaddr_mod 	<= axi_cntl_word[15:0];
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
170        			else begin
171        				if(burst_type != 0) begin
           				<font color = "red">-3-</font>  
172        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
173        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "red">						==></font>
174        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
175        						axaddr_mod <= ( ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1)));
           <font color = "red">						==></font>
176        					else
177        						axaddr_mod <= ( (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))));
           <font color = "green">						==></font>
178        				end
179        				else begin	// Fixed Burst
180        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "red">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197        		if(~resetn) begin
           		<font color = "green">-1-</font>  
198        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
199        		end
200        		else begin
201        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208        		case(mem_cs)
           		<font color = "red">-1-</font>  
209        			IDLE : begin
210        				// Set Memory Interface Out
211        				mem_ce 		<= 1'b0;
212        				axi_w_data_rd_req <= 1'b0;
213        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
214        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
215        				gen_response 	<= 1'b0;
216        				mem_addr	<= axaddr[15:2];
217        				// State Transition
218        				if(error) begin
           				<font color = "red">-4-</font>  
219        					mem_ns 	 <= ERROR;
           <font color = "red">					==></font>
220        				end 
221        				else if(xaction_avail_q) begin
           				     <font color = "green">-5-</font>  
222        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
223        				end 
224        				else begin	
225        					mem_ns <= IDLE;
           <font color = "green">					==></font>
226        				end
227        
228        			end
229        			FIRST_ACCESS: begin
230        				axi_aw_cntl_rd_req	<= 1'b0;
231        				axi_ar_cntl_rd_req	<= 1'b0;
232        				mem_addr	<= axaddr[15:2];
233        				if(data_avail) begin
           				<font color = "green">-6-</font>  
234        					// Set Memory Interface Out
235        					mem_ce 		<= 1'b1;
236        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
237        					// State Transition
238        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
239        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
240        						gen_response 	<= 1'b0;
241        					end
242        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
243        						mem_ns 		<= IDLE;
244        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
245        					end 
246        					else begin
247        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
248        						gen_response 	<= 1'b0;
249        					end
250        				end 
251        				else begin
252        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
253        					mem_ns <= FIRST_ACCESS;
254        					axi_w_data_rd_req 	<= 1'b0;
255        					gen_response 	<= 1'b0;
256        				end
257        				
258        			end
259        			BURST_ACCESS: begin
260        				mem_addr	<= axaddr[15:2];
261        				if(data_avail) begin
           				<font color = "red">-11-</font>  
262        					// Set Memory Interface Out
263        					mem_ce <= 1'b1;
264        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-12-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
265        					// State Transition
266        					if(!xaction_done) begin
           					<font color = "green">-13-</font>  
267        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
268        						axi_aw_cntl_rd_req	<= 1'b0;
269        						axi_ar_cntl_rd_req	<= 1'b0;
270        						gen_response <= 1'b0;
271        					end
272        					else if(xaction_done && xaction_avail_q) begin
           					     <font color = "red">-14-</font>  
273        						mem_ns <= FIRST_ACCESS;
274        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-15-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
275        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-16-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
276        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
277        					end
278        					else begin
279        						mem_ns 		<= IDLE;
280        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-18-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
281        						axi_aw_cntl_rd_req	<= 1'b0;
282        						axi_ar_cntl_rd_req	<= 1'b0;
283        					end
284        				end
285        				else begin
286        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
287        					mem_ns <= BURST_ACCESS;
288        					axi_w_data_rd_req 	<= 1'b0;
289        					axi_aw_cntl_rd_req	<= 1'b0;
290        					axi_ar_cntl_rd_req	<= 1'b0;
291        					gen_response <= 1'b0;
292        				end
293        			end
294        			ERROR: begin
295        				mem_ce 			<=1'b0;	// Disable Memory Interface
296        				axi_aw_cntl_rd_req	<= 1'b0;
297        				axi_ar_cntl_rd_req	<= 1'b0;
298        				mem_addr		<= 14'h0;
299        
300        				if(data_avail) begin 	// Flush Data FIFOs
           				<font color = "red">-19-</font>  
301        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "red">-20-</font>  
           					                  	          <font color = "red">==></font>  
           					                  	          <font color = "red">==></font>  
302        				end else begin
303        					axi_w_data_rd_req 	<= 1'b0;
           <font color = "red">					==></font>
304        				end
305        				
306        				// State Transition	
307        				if(xaction_done) begin
           				<font color = "red">-21-</font>  
308        					mem_ns <= IDLE;
309        					gen_response 	<= mem_we ? 1'b1 : 1'b0;
           					             	          <font color = "red">-22-</font>  
           					             	          <font color = "red">==></font>  
           					             	          <font color = "red">==></font>  
310        					
311        				end
312        				else begin
313        					mem_ns <= ERROR;
           <font color = "red">					==></font>
314        					gen_response 	<= 1'b0;
315        				end
316        			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
322        		if(!resetn) begin
           		<font color = "green">-1-</font>  
323        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
324        			bid	<= 4'h0;
325        			bresp	<= 2'h0;
326        		end
327        		else begin	
328        			// Latch Response Info
329        			if(gen_response) begin
           			<font color = "green">-2-</font>  
330        				bid	<= axid;
331        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
332        				bvalid	<= 1'b1;
333        			end
334        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
335        				bid	<= bid;
           <font color = "red">				==></font>
336        				bresp 	<= bresp;
337        				bvalid	<= bvalid;
338        			end
339        			else begin
340        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_160094">
    <li>
      <a href="#inst_tag_160094_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160094_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160094_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160094_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_160094_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160095">
    <li>
      <a href="#inst_tag_160095_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160095_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160095_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160095_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_160095_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160096">
    <li>
      <a href="#inst_tag_160096_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160096_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160096_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160096_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_160096_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160097">
    <li>
      <a href="#inst_tag_160097_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160097_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160097_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160097_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_160097_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_mem_cntl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
