INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sources_1/new/d_cjm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_cjm
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sources_1/new/d_cjm.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sources_1/new/four_beats_cjm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_beats_cjm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sim_1/new/four_beats.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_beats
