<stg><name>compute_rmsnorm_Pipeline_compute_sum</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum_local = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_local"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %store_ln43 = store i10 0, i10 %i_12

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln29 = store i32 0, i32 %sum_local

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc21.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc21.i:0 %i = load i10 %i_12

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc21.i:1 %add_ln43 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc21.i:2 %icmp_ln43 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc21.i:3 %br_ln43 = br i1 %icmp_ln43, void %for.inc21.split.i, void %for.end23.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="10">
<![CDATA[
for.inc21.split.i:0 %trunc_ln43 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc21.split.i:4 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
for.inc21.split.i:5 %zext_ln29 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split.i:6 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split.i:7 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split.i:8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split.i:9 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:10 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:11 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:12 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:13 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:14 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:15 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:16 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:17 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc21.split.i:19 %icmp_ln46 = icmp_eq  i10 %add_ln43, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc21.split.i:21 %store_ln43 = store i10 %add_ln43, i10 %i_12

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:11 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:13 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:15 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc21.split.i:17 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc21.split.i:18 %tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load, i2 1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load, i2 2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load, i2 3, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load, i32 <undef>, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="2" lat="2">
<core>FMac_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc21.split.i:20 %sum_local_1 = fmacc i32 @_ssdm_op_FMACC, i32 %tmp_i, i32 %tmp_i, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="sum_local_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end23.i.exitStub:0 %sum_local_load = load i32 %sum_local

]]></Node>
<StgValue><ssdm name="sum_local_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end23.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_local_out, i32 %sum_local_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.end23.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc21.split.i:1 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc21.split.i:2 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc21.split.i:3 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>FMac_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc21.split.i:20 %sum_local_1 = fmacc i32 @_ssdm_op_FMACC, i32 %tmp_i, i32 %tmp_i, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="sum_local_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc21.split.i:22 %store_ln29 = store i32 %sum_local_1, i32 %sum_local

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc21.split.i:23 %br_ln43 = br void %for.inc21.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="sum_local_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_local_out"/></StgValue>
</port>
<port id="62" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="sum_local" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_66" to="i_12" fromId="66" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln43" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="i_12" to="store_ln43" fromId="8" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln29" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="sum_local" to="store_ln29" fromId="7" toId="10">
</dataflow>
<dataflow id="75" from="i_12" to="i" fromId="8" toId="12">
</dataflow>
<dataflow id="76" from="i" to="add_ln43" fromId="12" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_77" to="add_ln43" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="i" to="icmp_ln43" fromId="12" toId="14">
</dataflow>
<dataflow id="81" from="StgValue_80" to="icmp_ln43" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="icmp_ln43" to="br_ln43" fromId="14" toId="15">
</dataflow>
<dataflow id="83" from="i" to="trunc_ln43" fromId="12" toId="16">
</dataflow>
<dataflow id="85" from="_ssdm_op_PartSelect.i8.i10.i32.i32" to="lshr_ln" fromId="84" toId="17">
</dataflow>
<dataflow id="86" from="i" to="lshr_ln" fromId="12" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_87" to="lshr_ln" fromId="87" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_89" to="lshr_ln" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="lshr_ln" to="zext_ln29" fromId="17" toId="18">
</dataflow>
<dataflow id="92" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" fromId="62" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="zext_ln29" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="96" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" fromId="63" toId="20">
</dataflow>
<dataflow id="97" from="StgValue_93" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" fromId="93" toId="20">
</dataflow>
<dataflow id="98" from="zext_ln29" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="99" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" fromId="64" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_93" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" fromId="93" toId="21">
</dataflow>
<dataflow id="101" from="zext_ln29" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="102" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" fromId="65" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_93" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" fromId="93" toId="22">
</dataflow>
<dataflow id="104" from="zext_ln29" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" fromId="18" toId="22">
</dataflow>
<dataflow id="105" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" fromId="19" toId="23">
</dataflow>
<dataflow id="106" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" fromId="19" toId="24">
</dataflow>
<dataflow id="107" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" fromId="20" toId="25">
</dataflow>
<dataflow id="108" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" fromId="20" toId="26">
</dataflow>
<dataflow id="109" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" fromId="21" toId="27">
</dataflow>
<dataflow id="110" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" fromId="21" toId="28">
</dataflow>
<dataflow id="111" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" fromId="22" toId="29">
</dataflow>
<dataflow id="112" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" fromId="22" toId="30">
</dataflow>
<dataflow id="113" from="add_ln43" to="icmp_ln46" fromId="13" toId="31">
</dataflow>
<dataflow id="114" from="StgValue_80" to="icmp_ln46" fromId="80" toId="31">
</dataflow>
<dataflow id="115" from="add_ln43" to="store_ln43" fromId="13" toId="32">
</dataflow>
<dataflow id="116" from="i_12" to="store_ln43" fromId="8" toId="32">
</dataflow>
<dataflow id="117" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" fromId="19" toId="33">
</dataflow>
<dataflow id="118" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" fromId="20" toId="34">
</dataflow>
<dataflow id="119" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" fromId="21" toId="35">
</dataflow>
<dataflow id="120" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" fromId="22" toId="36">
</dataflow>
<dataflow id="122" from="_ssdm_op_SparseMux.ap_auto.4float.float.i2" to="tmp_i" fromId="121" toId="37">
</dataflow>
<dataflow id="124" from="StgValue_123" to="tmp_i" fromId="123" toId="37">
</dataflow>
<dataflow id="125" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" to="tmp_i" fromId="33" toId="37">
</dataflow>
<dataflow id="127" from="StgValue_126" to="tmp_i" fromId="126" toId="37">
</dataflow>
<dataflow id="128" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" to="tmp_i" fromId="34" toId="37">
</dataflow>
<dataflow id="130" from="StgValue_129" to="tmp_i" fromId="129" toId="37">
</dataflow>
<dataflow id="131" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" to="tmp_i" fromId="35" toId="37">
</dataflow>
<dataflow id="133" from="StgValue_132" to="tmp_i" fromId="132" toId="37">
</dataflow>
<dataflow id="134" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" to="tmp_i" fromId="36" toId="37">
</dataflow>
<dataflow id="136" from="StgValue_135" to="tmp_i" fromId="135" toId="37">
</dataflow>
<dataflow id="137" from="trunc_ln43" to="tmp_i" fromId="16" toId="37">
</dataflow>
<dataflow id="139" from="_ssdm_op_FMACC" to="sum_local_1" fromId="138" toId="38">
</dataflow>
<dataflow id="140" from="tmp_i" to="sum_local_1" fromId="37" toId="38">
</dataflow>
<dataflow id="141" from="tmp_i" to="sum_local_1" fromId="37" toId="38">
</dataflow>
<dataflow id="142" from="icmp_ln46" to="sum_local_1" fromId="31" toId="38">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="143" toId="39">
</dataflow>
<dataflow id="145" from="StgValue_66" to="specpipeline_ln44" fromId="66" toId="39">
</dataflow>
<dataflow id="147" from="StgValue_146" to="specpipeline_ln44" fromId="146" toId="39">
</dataflow>
<dataflow id="148" from="StgValue_146" to="specpipeline_ln44" fromId="146" toId="39">
</dataflow>
<dataflow id="149" from="StgValue_146" to="specpipeline_ln44" fromId="146" toId="39">
</dataflow>
<dataflow id="151" from="empty_48" to="specpipeline_ln44" fromId="150" toId="39">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln45" fromId="152" toId="40">
</dataflow>
<dataflow id="155" from="StgValue_154" to="speclooptripcount_ln45" fromId="154" toId="40">
</dataflow>
<dataflow id="156" from="StgValue_154" to="speclooptripcount_ln45" fromId="154" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_154" to="speclooptripcount_ln45" fromId="154" toId="40">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="158" toId="41">
</dataflow>
<dataflow id="161" from="empty_63" to="specloopname_ln43" fromId="160" toId="41">
</dataflow>
<dataflow id="162" from="_ssdm_op_FMACC" to="sum_local_1" fromId="138" toId="42">
</dataflow>
<dataflow id="163" from="tmp_i" to="sum_local_1" fromId="37" toId="42">
</dataflow>
<dataflow id="164" from="tmp_i" to="sum_local_1" fromId="37" toId="42">
</dataflow>
<dataflow id="165" from="icmp_ln46" to="sum_local_1" fromId="31" toId="42">
</dataflow>
<dataflow id="166" from="sum_local_1" to="store_ln29" fromId="42" toId="43">
</dataflow>
<dataflow id="167" from="sum_local" to="store_ln29" fromId="7" toId="43">
</dataflow>
<dataflow id="168" from="sum_local" to="sum_local_load" fromId="7" toId="45">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="169" toId="46">
</dataflow>
<dataflow id="171" from="sum_local_out" to="write_ln0" fromId="61" toId="46">
</dataflow>
<dataflow id="172" from="sum_local_load" to="write_ln0" fromId="45" toId="46">
</dataflow>
<dataflow id="173" from="icmp_ln43" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="174" from="icmp_ln43" to="StgValue_4" fromId="14" toId="4">
</dataflow>
</dataflows>


</stg>
