

================================================================
== Vivado HLS Report for 'cc20_algo'
================================================================
* Date:           Wed Jul  5 03:31:54 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ChaCha20
* Solution:       cc20
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.649|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3774|  3774|  3774|  3774|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_chacha20_block_fu_622  |chacha20_block  |  247|  247|  247|  247|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    32|    32|         1|          -|          -|    32|    no    |
        |- Loop 2     |     4|     4|         1|          -|          -|     4|    no    |
        |- Loop 3     |    12|    12|         1|          -|          -|    12|    no    |
        |- Loop 4     |   375|   375|         1|          -|          -|   375|    no    |
        |- Loop 5     |    24|    24|         3|          -|          -|     8|    no    |
        |- Loop 6     |     9|     9|         3|          -|          -|     3|    no    |
        |- Loop 7     |  1495|  1495|       299|          -|          -|     5|    no    |
        | + Loop 7.1  |    48|    48|         3|          -|          -|    16|    no    |
        |- Loop 8     |    64|    64|         4|          -|          -|    16|    no    |
        |- Loop 9     |   750|   750|         2|          -|          -|   375|    no    |
        |- Loop 10    |   750|   750|         2|          -|          -|   375|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    437|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    2140|   2826|    -|
|Memory           |        7|      -|      32|      6|    0|
|Multiplexer      |        -|      -|       -|    659|    -|
|Register         |        -|      -|     280|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        7|      0|    2452|   3928|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+------+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------+----------------+---------+-------+------+------+-----+
    |grp_chacha20_block_fu_622  |chacha20_block  |        0|      0|  2140|  2826|    0|
    +---------------------------+----------------+---------+-------+------+------+-----+
    |Total                      |                |        0|      0|  2140|  2826|    0|
    +---------------------------+----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |key_U        |cc20_algo_key        |        0|  16|   4|    0|    32|    8|     1|          256|
    |keystream_U  |cc20_algo_keystream  |        1|   0|   0|    0|   375|    8|     1|         3000|
    |matrix_U     |cc20_algo_matrix     |        2|   0|   0|    0|    16|   32|     1|          512|
    |block_U      |cc20_algo_matrix     |        2|   0|   0|    0|    16|   32|     1|          512|
    |nonce_U      |cc20_algo_nonce      |        0|  16|   2|    0|    12|    8|     1|           96|
    |plaintext_U  |cc20_algo_plaintext  |        1|   0|   0|    0|   375|    8|     1|         3000|
    |cipher_U     |cc20_algo_plaintext  |        1|   0|   0|    0|   375|    8|     1|         3000|
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                     |        7|  32|   6|    0|  1201|  104|     7|        10376|
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln102_fu_1032_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln62_fu_854_p2         |     +    |      0|  0|  13|           3|           4|
    |add_ln66_fu_936_p2         |     +    |      0|  0|  12|           3|           3|
    |i_11_fu_755_p2             |     +    |      0|  0|  13|           4|           1|
    |i_12_fu_772_p2             |     +    |      0|  0|  15|           9|           1|
    |i_13_fu_789_p2             |     +    |      0|  0|  13|           4|           1|
    |i_14_fu_875_p2             |     +    |      0|  0|  10|           2|           1|
    |i_15_fu_956_p2             |     +    |      0|  0|  12|           3|           1|
    |i_16_fu_1147_p2            |     +    |      0|  0|  15|           9|           1|
    |i_17_fu_1172_p2            |     +    |      0|  0|  15|           9|           1|
    |i_4_fu_695_p2              |     +    |      0|  0|  12|           3|           1|
    |i_fu_678_p2                |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_968_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_1045_p2               |     +    |      0|  0|  15|           5|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op102  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op297  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln115_fu_1039_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln123_fu_1141_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln137_fu_1166_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln33_fu_672_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln38_fu_689_p2        |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln44_fu_749_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln49_fu_766_p2        |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln61_fu_783_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln65_fu_869_p2        |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln86_fu_950_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln96_fu_962_p2        |   icmp   |      0|  0|  11|           5|           6|
    |tmp_last_V_fu_1183_p2      |   icmp   |      0|  0|  13|           9|           9|
    |or_ln116_fu_1067_p2        |    or    |      0|  0|   6|           6|           2|
    |or_ln117_fu_1086_p2        |    or    |      0|  0|   6|           6|           2|
    |or_ln118_fu_1109_p2        |    or    |      0|  0|   6|           6|           1|
    |or_ln62_1_fu_818_p2        |    or    |      0|  0|   5|           5|           2|
    |or_ln62_2_fu_829_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln62_fu_807_p2          |    or    |      0|  0|   5|           5|           2|
    |or_ln66_1_fu_900_p2        |    or    |      0|  0|   4|           4|           2|
    |or_ln66_2_fu_911_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln66_fu_889_p2          |    or    |      0|  0|   4|           4|           2|
    |or_ln97_fu_992_p2          |    or    |      0|  0|   9|           2|           9|
    |or_ln98_fu_1003_p2         |    or    |      0|  0|   9|           2|           9|
    |or_ln99_fu_1018_p2         |    or    |      0|  0|   9|           1|           9|
    |cipher_d0                  |    xor   |      0|  0|   8|           8|           8|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 437|         229|         148|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  129|         28|    1|         28|
    |block_address0         |   21|          4|    4|         16|
    |block_ce0              |   15|          3|    1|          3|
    |block_ce1              |    9|          2|    1|          2|
    |block_we0              |    9|          2|    1|          2|
    |block_we1              |    9|          2|    1|          2|
    |cipher_address0        |   15|          3|    9|         27|
    |i1_0_reg_510           |    9|          2|    3|          6|
    |i2_0_reg_521           |    9|          2|    4|          8|
    |i3_0_reg_532           |    9|          2|    9|         18|
    |i4_0_reg_543           |    9|          2|    4|          8|
    |i5_0_reg_555           |    9|          2|    2|          4|
    |i6_0_reg_566           |    9|          2|    3|          6|
    |i8_0_reg_600           |    9|          2|    9|         18|
    |i9_0_reg_611           |    9|          2|    9|         18|
    |i_0_reg_499            |    9|          2|    6|         12|
    |input_V_data_blk_n     |    9|          2|    1|          2|
    |input_V_last_V_blk_n   |    9|          2|    1|          2|
    |j7_0_reg_589           |    9|          2|    5|         10|
    |j_0_reg_578            |    9|          2|    5|         10|
    |key_address0           |   21|          4|    5|         20|
    |key_address1           |   15|          3|    5|         15|
    |keystream_address0     |   33|          6|    9|         54|
    |keystream_address1     |   27|          5|    9|         45|
    |keystream_d0           |   15|          3|    8|         24|
    |keystream_d1           |   21|          4|    8|         32|
    |matrix_address0        |   38|          7|    4|         28|
    |matrix_address1        |   27|          5|    4|         20|
    |matrix_ce0             |   15|          3|    1|          3|
    |matrix_d0              |   33|          6|   32|        192|
    |matrix_d1              |   21|          4|   32|        128|
    |nonce_address0         |   21|          4|    4|         16|
    |nonce_address1         |   15|          3|    4|         12|
    |output_V_data_blk_n    |    9|          2|    1|          2|
    |output_V_last_V_blk_n  |    9|          2|    1|          2|
    |plaintext_address0     |   15|          3|    9|         27|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  659|        134|  215|        822|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln_reg_1378                         |   7|   0|    9|          2|
    |ap_CS_fsm                               |  27|   0|   27|          0|
    |counter_reg_1232                        |  32|   0|   32|          0|
    |grp_chacha20_block_fu_622_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_510                            |   3|   0|    3|          0|
    |i2_0_reg_521                            |   4|   0|    4|          0|
    |i3_0_reg_532                            |   9|   0|    9|          0|
    |i4_0_reg_543                            |   4|   0|    4|          0|
    |i5_0_reg_555                            |   2|   0|    2|          0|
    |i6_0_reg_566                            |   3|   0|    3|          0|
    |i8_0_reg_600                            |   9|   0|    9|          0|
    |i9_0_reg_611                            |   9|   0|    9|          0|
    |i_0_reg_499                             |   6|   0|    6|          0|
    |i_13_reg_1256                           |   4|   0|    4|          0|
    |i_14_reg_1311                           |   2|   0|    2|          0|
    |i_15_reg_1355                           |   3|   0|    3|          0|
    |i_16_reg_1421                           |   9|   0|    9|          0|
    |i_17_reg_1444                           |   9|   0|    9|          0|
    |j7_0_reg_589                            |   5|   0|    5|          0|
    |j_0_reg_578                             |   5|   0|    5|          0|
    |j_1_reg_1363                            |   5|   0|    5|          0|
    |j_reg_1392                              |   5|   0|    5|          0|
    |key_load_1_reg_1288                     |   8|   0|    8|          0|
    |key_load_reg_1283                       |   8|   0|    8|          0|
    |nonce_load_1_reg_1337                   |   8|   0|    8|          0|
    |nonce_load_reg_1332                     |   8|   0|    8|          0|
    |reg_667                                 |   8|   0|    8|          0|
    |shl_ln1_reg_1316                        |   2|   0|    4|          2|
    |shl_ln2_reg_1408                        |   4|   0|    6|          2|
    |shl_ln_reg_1261                         |   3|   0|    5|          2|
    |tmp_data_1_fu_184                       |   8|   0|    8|          0|
    |tmp_data_2_fu_188                       |   8|   0|    8|          0|
    |tmp_data_3_fu_192                       |   8|   0|    8|          0|
    |tmp_data_fu_180                         |   8|   0|    8|          0|
    |tmp_last_V_reg_1454                     |   1|   0|    1|          0|
    |trunc_ln100_reg_1384                    |   8|   0|    8|          0|
    |trunc_ln116_reg_1402                    |   4|   0|    4|          0|
    |trunc_ln119_reg_1413                    |   8|   0|    8|          0|
    |trunc_ln97_reg_1373                     |   4|   0|    4|          0|
    |zext_ln124_reg_1426                     |   9|   0|   64|         55|
    |zext_ln65_reg_1303                      |   2|   0|    3|          1|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 280|   0|  344|         64|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    cc20_algo    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    cc20_algo    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    cc20_algo    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    cc20_algo    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    cc20_algo    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    cc20_algo    | return value |
|input_V_data_dout       |  in |    8|   ap_fifo  |   input_V_data  |    pointer   |
|input_V_data_empty_n    |  in |    1|   ap_fifo  |   input_V_data  |    pointer   |
|input_V_data_read       | out |    1|   ap_fifo  |   input_V_data  |    pointer   |
|input_V_last_V_dout     |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|output_V_data_din       | out |    8|   ap_fifo  |  output_V_data  |    pointer   |
|output_V_data_full_n    |  in |    1|   ap_fifo  |  output_V_data  |    pointer   |
|output_V_data_write     | out |    1|   ap_fifo  |  output_V_data  |    pointer   |
|output_V_last_V_din     | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

