0.7
2020.2
Nov  8 2024
22:36:57
E:/Github/RISC-V/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1743041427,verilog,,,,glbl,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sim_1/new/sim.v,1757464139,verilog,,,,sim,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ALU.v,1757460414,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ALUControl.v,,ALU,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ALUControl.v,1757463564,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/BranchCompare.v,,ALUControl,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/BranchCompare.v,1757457734,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/InstructionDecode.v,,BranchCompare,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/InstructionDecode.v,1757463449,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,,InstructionDecode,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,1757470232,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ProgramMemory.v,,ProgramCounter,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ProgramMemory.v,1757465814,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/RISCV.v,,ProgramMemory,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/RISCV.v,1757471106,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/RegisterFileRead.v,,RISCV,,,,,,,,
E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/RegisterFileRead.v,1757472390,verilog,,E:/Github/RISC-V/project_1/project_1.srcs/sim_1/new/sim.v,,RegisterFileRead,,,,,,,,
