Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: hdmi2usb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hdmi2usb.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hdmi2usb"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : hdmi2usb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : False
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 96. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 97. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 98. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 99. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 164. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 165. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 166. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 167. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 168. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 170. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 200. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\encode.v" into library work
Parsing module <encode>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\hdmirom.v" into library work
Parsing module <hdmirom>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidrom.v" into library work
Parsing module <edidrom>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v" into library work
Parsing module <edidslave>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidmaster.v" into library work
Parsing module <edidmaster>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" into library work
Parsing module <dvi_demo>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\gen_start.v" into library work
Parsing module <gen_start>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edid_master_slave_hack.v" into library work
Parsing module <edid_master_slave_hack>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\calc_res.v" into library work
Parsing module <calc_res>.
Analyzing Verilog file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v" into library work
Parsing module <hdmi2usb>.
Parsing VHDL file "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" into library work
Parsing entity <dpimref>.
Parsing architecture <Behavioral> of entity <dpimref>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <hdmi2usb>.

Elaborating module <edid_master_slave_hack>.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edid_master_slave_hack.v" Line 95: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edid_master_slave_hack.v" Line 110: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edid_master_slave_hack.v" Line 119: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <edidmaster>.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidmaster.v" Line 95: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidmaster.v" Line 135: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidmaster.v" Line 163: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidmaster.v" Line 205: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidmaster.v" Line 233: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <edidslave>.

Elaborating module <edidrom>.

Elaborating module <hdmirom>.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v" Line 150: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v" Line 174: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v" Line 204: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v" Line 221: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v" Line 229: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v" Line 100: Assignment to sdadata ignored, since the identifier is never used

Elaborating module <dvi_demo>.

Elaborating module <dvi_decoder>.

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\serdes_1_to_5_diff_data.v" Line 278: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\serdes_1_to_5_diff_data.v" Line 280: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\serdes_1_to_5_diff_data.v" Line 281: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 205: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v" Line 252: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" Line 243: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" Line 265: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 152: Assignment to rx0_pclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 153: Assignment to rx0_pclkx2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 154: Assignment to rx0_pclkx10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 157: Assignment to rx0_pllclk2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 158: Assignment to rx0_plllckd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 159: Assignment to rx0_tmdsclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 160: Assignment to rx0_serdesstrobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 165: Assignment to rx0_blue_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 166: Assignment to rx0_green_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 167: Assignment to rx0_red_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 172: Assignment to rx0_psalgnerr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 174: Assignment to rx0_sdata ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" Line 184: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="SOURCE_SYNCHRONOUS")>.

Elaborating module <BUFGMUX>.

Elaborating module <dvi_encoder_top>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.

Elaborating module <encode>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <FDC>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <FDP>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.

Elaborating module <calc_res>.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\calc_res.v" Line 80: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\calc_res.v" Line 85: Result of 17-bit expression is truncated to fit in 16-bit target.
Going to vhdl side to elaborate module dpimref

Elaborating entity <dpimref> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" Line 363: Assignment to regdata0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" Line 372: Assignment to regdata1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" Line 381: Assignment to regdata2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" Line 390: Assignment to regdata3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" Line 399: Assignment to regdata4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" Line 408: Assignment to regdata5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd" Line 417: Assignment to regdata6 ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <gen_start>.
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\gen_start.v" Line 50: Assignment to pclk_risingedge ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\gen_start.v" Line 51: Assignment to hsync_risingedge ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\gen_start.v" Line 52: Assignment to vsync_risingedge ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\gen_start.v" Line 53: Assignment to de_risingedge ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v" Line 140: Assignment to rgb_start ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v" Line 119: Input port rgSwt[7] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hdmi2usb>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v".
WARNING:Xst:2898 - Port 'rgSwt', unconnected in block instance 'dpimref', is tied to GND.
WARNING:Xst:2898 - Port 'rgBtn', unconnected in block instance 'dpimref', is tied to GND.
WARNING:Xst:2898 - Port 'btn', unconnected in block instance 'dpimref', is tied to GND.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v" line 119: Output port <rgLed> of the instance <dpimref> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v" line 119: Output port <ldg> of the instance <dpimref> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v" line 119: Output port <led> of the instance <dpimref> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\hdmi2usb.v" line 131: Output port <start> of the instance <gen_start> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <hdmi2usb> synthesized.

Synthesizing Unit <edid_master_slave_hack>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edid_master_slave_hack.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <dvi_only>.
    Found 7-bit register for signal <segments>.
    Found 7-bit register for signal <segment_count>.
    Found 1-bit register for signal <hpd_pc>.
    Found 1-bit register for signal <hpda_stable>.
    Found 1-bit register for signal <hpda_stable_q>.
    Found 8-bit register for signal <debounce_hpd>.
    Found 7-bit register for signal <counter>.
    Found 7-bit adder for signal <counter[6]_GND_2_o_add_5_OUT> created at line 95.
    Found 7-bit adder for signal <segment_count[6]_GND_2_o_add_17_OUT> created at line 119.
    Found 7-bit comparator equal for signal <segment_count[6]_segments[6]_equal_17_o> created at line 115
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <edid_master_slave_hack> synthesized.

Synthesizing Unit <edidmaster>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidmaster.v".
        INI = 0
        WAIT_FOR_START = 1
        GEN_START = 2
        WRITE_BYTE_ADD_W = 3
        FREE_SDA_ADD_W = 4
        WAIT_WRITE_BYTE_ACK_ADD = 5
        WRITE_BYTE_REG = 6
        FREE_SDA_REG = 7
        WAIT_WRITE_BYTE_ACK_REG = 8
        WRITE_BYTE_ADD_R = 9
        FREE_SDA_ADD_R = 10
        WAIT_WRITE_BYTE_ACK_ADD_R = 11
        READ_DATA = 12
        SEND_READ_ACK = 13
        RELESASE_ACK = 14
        GEN_START2 = 15
        SKIP1 = 16
    Found 1-bit register for signal <scl>.
    Found 1-bit register for signal <middle_scl>.
    Found 1-bit register for signal <scl_q>.
    Found 5-bit register for signal <state>.
    Found 3-bit register for signal <bitcount>.
    Found 8-bit register for signal <sdadata>.
    Found 1-bit register for signal <sdaout>.
    Found 1-bit register for signal <out_en>.
    Found 9-bit register for signal <scl_counter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 54                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_7_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <scl_counter[8]_GND_3_o_add_2_OUT> created at line 95.
    Found 3-bit subtractor for signal <GND_3_o_GND_3_o_sub_40_OUT<2:0>> created at line 233.
    Found 8x2-bit Read Only RAM for signal <_n0365>
    Found 1-bit tristate buffer for signal <sda> created at line 51
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <edidmaster> synthesized.

Synthesizing Unit <edidslave>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidslave.v".
        INI = 0
        WAIT_FOR_START = 1
        READ_ADDRESS = 2
        SEND_ADDRESS_ACK = 3
        READ_REGISTER_ADDRESS = 4
        SEND_REGISTER_ADDRESS_ACK = 5
        WAIT_FOR_START_AGAIN = 6
        READ_ADDRESS_AGAIN = 7
        SEND_ADDRESS_ACK_AGAIN = 8
        WRITE_BYTE = 9
        FREE_SDA = 10
        WAIT_WRITE_BYTE_ACK = 11
        RELEASE_SEND_REGISTER_ADDRESS_ACK = 12
        RELESASE_ADDRESS_ACK = 13
        RELEASE_SEND_ADDRESS_ACK_AGAIN = 14
    Found 1-bit register for signal <sdain_q>.
    Found 4-bit register for signal <state>.
    Found 3-bit register for signal <bitcount>.
    Found 1-bit register for signal <sdaout>.
    Found 8-bit register for signal <adr>.
    Found 1-bit register for signal <scl_stable>.
    Found 16-bit register for signal <scl_debounce>.
    Found 1-bit register for signal <scl_q>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 52                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_22_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <adr[7]_GND_5_o_add_37_OUT> created at line 229.
    Found 3-bit subtractor for signal <GND_5_o_GND_5_o_sub_34_OUT<2:0>> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <bitcount[2]_data[7]_Mux_34_o> created at line 223.
    Found 1-bit 8-to-1 multiplexer for signal <bitcount[2]_data_hdmi[7]_Mux_35_o> created at line 225.
    Found 1-bit tristate buffer for signal <sda> created at line 56
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <edidslave> synthesized.

Synthesizing Unit <edidrom>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\edidrom.v".
    Found 8-bit register for signal <data>.
    Found 128x8-bit Read Only RAM for signal <_n0391>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <edidrom> synthesized.

Synthesizing Unit <hdmirom>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\edid\hdmirom.v".
    Found 8-bit register for signal <data>.
    Found 256x8-bit Read Only RAM for signal <adr[7]_PWR_8_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <hdmirom> synthesized.

Synthesizing Unit <dvi_demo>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <sdout> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <pclk> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <pclkx2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <pclkx10> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <pllclk2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <pll_lckd> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <serdesstrobe> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <tmdsclk> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <blue_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <green_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <red_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_demo.v" line 138: Output port <psalgnerr> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
    Found 18-bit adder for signal <n0042> created at line 184.
    Found 18-bit adder for signal <n0027> created at line 184.
    Found 7x8-bit multiplier for signal <PWR_9_o_rx0_blue[7]_MuLt_1_OUT> created at line 184.
    Found 9x8-bit multiplier for signal <PWR_9_o_rx0_red[7]_MuLt_2_OUT> created at line 184.
    Found 10x8-bit multiplier for signal <n0043> created at line 184.
    Summary:
	inferred   3 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <dvi_demo> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v".
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" line 225: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" line 225: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" line 225: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" line 247: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" line 247: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_decoder.v" line 247: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_17_o_add_2_OUT> created at line 152.
    Found 5-bit adder for signal <pdcounter[4]_GND_17_o_add_54_OUT> created at line 254.
    Found 5-bit adder for signal <pdcounter[4]_PWR_17_o_add_57_OUT> created at line 257.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_3> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_25_o_add_6_OUT> created at line 129.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_25_o_add_12_OUT> created at line 153.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_25_o_add_32_OUT> created at line 276.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_24_o_add_33_OUT<0>> created at line 286.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\chnlbond.v" line 116: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_27_o_add_2_OUT> created at line 109.
    Found 4-bit adder for signal <ra[3]_GND_27_o_add_17_OUT> created at line 197.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN_1>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN_1> synthesized.

Synthesizing Unit <dvi_encoder_top>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\dvi_encoder_top.v".
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <tmdsclkint>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dvi_encoder_top> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

Synthesizing Unit <encode>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_35_o_BUS_0017_sub_29_OUT> created at line 142.
    Found 5-bit subtractor for signal <n0233> created at line 201.
    Found 5-bit subtractor for signal <n0235> created at line 207.
    Found 5-bit subtractor for signal <n0236> created at line 207.
    Found 2-bit adder for signal <n0183[1:0]> created at line 98.
    Found 3-bit adder for signal <n0186[2:0]> created at line 98.
    Found 2-bit adder for signal <n0204[1:0]> created at line 141.
    Found 3-bit adder for signal <n0207[2:0]> created at line 141.
    Found 5-bit adder for signal <n0232> created at line 201.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_add_47_OUT> created at line 201.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_add_50_OUT> created at line 207.
    Found 4-bit adder for signal <_n0248> created at line 98.
    Found 4-bit adder for signal <_n0249> created at line 98.
    Found 4-bit adder for signal <_n0250> created at line 98.
    Found 4-bit adder for signal <_n0251> created at line 98.
    Found 4-bit adder for signal <BUS_0003_GND_40_o_add_7_OUT> created at line 98.
    Found 4-bit adder for signal <_n0253> created at line 141.
    Found 4-bit adder for signal <_n0254> created at line 141.
    Found 4-bit adder for signal <_n0255> created at line 141.
    Found 4-bit adder for signal <_n0256> created at line 141.
    Found 4-bit adder for signal <BUS_0010_GND_40_o_add_20_OUT> created at line 141.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_sub_43_OUT> created at line 194.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_sub_41_OUT> created at line 194.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_35_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_40_o_n1d[3]_LessThan_11_o> created at line 109
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 153
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 157
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 157
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\convert_30to15_fifo.v" line 94: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN_2>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\tmds\DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN_2> synthesized.

Synthesizing Unit <calc_res>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\calc_res.v".
    Found 16-bit register for signal <resY>.
    Found 16-bit register for signal <resY_q>.
    Found 16-bit register for signal <resX_q>.
    Found 1-bit register for signal <pclk_q>.
    Found 1-bit register for signal <vsync_q>.
    Found 1-bit register for signal <hsync_q>.
    Found 1-bit register for signal <de_q>.
    Found 16-bit register for signal <resX>.
    Found 16-bit adder for signal <resX_q[15]_GND_49_o_add_5_OUT> created at line 80.
    Found 16-bit adder for signal <resY_q[15]_GND_49_o_add_7_OUT> created at line 85.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <calc_res> synthesized.

Synthesizing Unit <dpimref>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\dpimref.vhd".
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regData7>.
    Found 8-bit register for signal <regLed>.
    Found 8-bit register for signal <stEppCur>.
    Found finite state machine <FSM_4> for signal <stEppCur>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | mclk (rising_edge)                             |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 8-to-1 multiplexer for signal <_n0115> created at line 172.
    Found 1-bit tristate buffer for signal <pdb<7>> created at line 216
    Found 1-bit tristate buffer for signal <pdb<6>> created at line 216
    Found 1-bit tristate buffer for signal <pdb<5>> created at line 216
    Found 1-bit tristate buffer for signal <pdb<4>> created at line 216
    Found 1-bit tristate buffer for signal <pdb<3>> created at line 216
    Found 1-bit tristate buffer for signal <pdb<2>> created at line 216
    Found 1-bit tristate buffer for signal <pdb<1>> created at line 216
    Found 1-bit tristate buffer for signal <pdb<0>> created at line 216
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <dpimref> synthesized.

Synthesizing Unit <gen_start>.
    Related source file is "C:\Users\Jahanzeb\Documents\GitHub\HDMI2USB\development\phase1\hdl\gen_start.v".
WARNING:Xst:647 - Input <hsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <vsync_detected>.
    Found 24-bit register for signal <rgb0>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <gen_start> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 128x8-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 2
 256x8-bit single-port Read Only RAM                   : 1
 4x10-bit single-port Read Only RAM                    : 3
 8x2-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 10x8-bit multiplier                                   : 1
 8x7-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 103
 1-bit adder                                           : 3
 12-bit adder                                          : 3
 16-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 6
 3-bit adder                                           : 9
 3-bit subtractor                                      : 2
 4-bit adder                                           : 36
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 9-bit adder                                           : 4
# Registers                                            : 225
 1-bit register                                        : 144
 10-bit register                                       : 12
 12-bit register                                       : 3
 16-bit register                                       : 5
 2-bit register                                        : 3
 24-bit register                                       : 1
 3-bit register                                        : 5
 4-bit register                                        : 16
 5-bit register                                        : 10
 7-bit register                                        : 6
 8-bit register                                        : 13
 9-bit register                                        : 7
# Comparators                                          : 13
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 7-bit comparator equal                                : 1
# Multiplexers                                         : 216
 1-bit 2-to-1 multiplexer                              : 153
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 9
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 10
 1-bit tristate buffer                                 : 10
# FSMs                                                 : 9
# Xors                                                 : 95
 1-bit xor2                                            : 95

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_tx0> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
INFO:Xst:2261 - The FF/Latch <stop> in Unit <edid_master_slave_hack> is equivalent to the following FF/Latch, which will be removed : <hpd_pc> 
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <calc_res>.
The following registers are absorbed into counter <resX_q>: 1 register on signal <resX_q>.
Unit <calc_res> synthesized (advanced).

Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <dvi_demo>.
	Multiplier <Mmult_n0043> in block <dvi_demo> and adder/subtractor <Madd_n0027> in block <dvi_demo> are combined into a MAC<Maddsub_n0043>.
	Multiplier <Mmult_PWR_9_o_rx0_blue[7]_MuLt_1_OUT> in block <dvi_demo> and adder/subtractor <Madd_n0042> in block <dvi_demo> are combined into a MAC<Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT>.
Unit <dvi_demo> synthesized (advanced).

Synthesizing (advanced) Unit <edid_master_slave_hack>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <edid_master_slave_hack> synthesized (advanced).

Synthesizing (advanced) Unit <edidmaster>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0365> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bitcount>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <edidmaster> synthesized (advanced).

Synthesizing (advanced) Unit <edidrom>.
INFO:Xst:3226 - The RAM <Mram__n0391> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adr<6:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    |     dorstA         | connected to signal <adr>           | high     |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <edidrom> synthesized (advanced).

Synthesizing (advanced) Unit <edidslave>.
The following registers are absorbed into counter <adr>: 1 register on signal <adr>.
Unit <edidslave> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_40_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_40_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_40_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_40_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_35_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_35_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

Synthesizing (advanced) Unit <hdmirom>.
INFO:Xst:3226 - The RAM <Mram_adr[7]_PWR_8_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <hdmirom> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 128x8-bit single-port block Read Only RAM             : 1
 16x4-bit single-port distributed Read Only RAM        : 2
 256x8-bit single-port block Read Only RAM             : 1
 4x10-bit single-port distributed Read Only RAM        : 3
 8x2-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 2
 10x8-to-18-bit MAC                                    : 1
 8x7-to-18-bit MAC                                     : 1
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 41
 1-bit adder                                           : 3
 16-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 2
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 7-bit adder                                           : 1
 9-bit adder                                           : 1
# Adder Trees                                          : 6
 4-bit / 6-inputs adder tree                           : 6
# Counters                                             : 18
 12-bit up counter                                     : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 6
 7-bit up counter                                      : 4
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 650
 Flip-Flops                                            : 650
# Comparators                                          : 13
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 7-bit comparator equal                                : 1
# Multiplexers                                         : 209
 1-bit 2-to-1 multiplexer                              : 151
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 9
# Xors                                                 : 95
 1-bit xor2                                            : 95

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_encoder_top> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
INFO:Xst:2261 - The FF/Latch <hpd_pc> in Unit <edid_master_slave_hack> is equivalent to the following FF/Latch, which will be removed : <stop> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_demo0/dvi_rx0/dec_b/des_0/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <dvi_demo0/dvi_rx0/dec_g/des_0/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <dvi_demo0/dvi_rx0/dec_r/des_0/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_demo0/dvi_rx0/dec_b/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <dvi_demo0/dvi_rx0/dec_g/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <dvi_demo0/dvi_rx0/dec_r/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <edid_master_slave_hack/edidmaster/FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 10000 | 10000
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01001 | 01001
 01111 | 01111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <edid_master_slave_hack/edidslave/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1101  | 1101
 0101  | 0101
 1100  | 1100
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 0110  | 0110
 0100  | 0100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dpimref/FSM_4> on signal <stEppCur[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 00000000 | 000000001
 00010100 | 000000010
 00100001 | 000000100
 00110010 | 000001000
 01000011 | 000010000
 01011000 | 000100000
 01100001 | 001000000
 01110010 | 010000000
 10000011 | 100000000
-----------------------
INFO:Xst:1901 - Instance PLL_OSERDES_0 in unit PLL_OSERDES_0 of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.

Optimizing unit <hdmi2usb> ...

Optimizing unit <DRAM16XN_1> ...

Optimizing unit <DRAM16XN_2> ...

Optimizing unit <serdes_n_to_1> ...

Optimizing unit <edidrom> ...

Optimizing unit <hdmirom> ...

Optimizing unit <dvi_demo> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <dvi_encoder_top> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...

Optimizing unit <edid_master_slave_hack> ...

Optimizing unit <edidmaster> ...

Optimizing unit <edidslave> ...

Optimizing unit <calc_res> ...

Optimizing unit <gen_start> ...

Optimizing unit <dpimref> ...
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <c0> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <c1> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <de> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_0> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_1> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_2> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_3> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_4> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_5> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_6> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_7> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_8> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <sdout_9> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <c0> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <c1> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <de> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_0> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_1> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_2> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_3> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_4> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_5> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_6> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_7> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_8> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_9> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <sdout_0> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_1> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_2> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_3> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_4> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_5> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_6> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_7> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_8> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <sdout_9> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <start> of sequential type is unconnected in block <gen_start>.
WARNING:Xst:2677 - Node <regLed_0> of sequential type is unconnected in block <dpimref>.
WARNING:Xst:2677 - Node <regLed_1> of sequential type is unconnected in block <dpimref>.
WARNING:Xst:2677 - Node <regLed_2> of sequential type is unconnected in block <dpimref>.
WARNING:Xst:2677 - Node <regLed_3> of sequential type is unconnected in block <dpimref>.
WARNING:Xst:2677 - Node <regLed_4> of sequential type is unconnected in block <dpimref>.
WARNING:Xst:2677 - Node <regLed_5> of sequential type is unconnected in block <dpimref>.
WARNING:Xst:2677 - Node <regLed_6> of sequential type is unconnected in block <dpimref>.
WARNING:Xst:2677 - Node <regLed_7> of sequential type is unconnected in block <dpimref>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hdmi2usb, actual ratio is 1.

Final Macro Processing ...

Processing Unit <encb> :
	Found 2-bit shift register for signal <de_reg>.
	Found 2-bit shift register for signal <c0_reg>.
	Found 2-bit shift register for signal <c1_reg>.
Unit <encb> processed.

Processing Unit <encg> :
	Found 2-bit shift register for signal <de_reg>.
Unit <encg> processed.

Processing Unit <encr> :
	Found 2-bit shift register for signal <de_reg>.
Unit <encr> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 757
 Flip-Flops                                            : 757
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : hdmi2usb.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1331
#      GND                         : 19
#      INV                         : 38
#      LUT1                        : 48
#      LUT2                        : 86
#      LUT3                        : 178
#      LUT4                        : 137
#      LUT5                        : 190
#      LUT6                        : 365
#      MUXCY                       : 109
#      MUXF7                       : 23
#      VCC                         : 19
#      XORCY                       : 119
# FlipFlops/Latches                : 762
#      FD                          : 204
#      FDC                         : 137
#      FDCE                        : 12
#      FDE                         : 97
#      FDP                         : 10
#      FDPE                        : 3
#      FDR                         : 127
#      FDRE                        : 164
#      FDS                         : 2
#      FDSE                        : 6
# RAMS                             : 62
#      RAM16X1D                    : 60
#      RAMB8BWER                   : 2
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGMUX                     : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      BUFIO2                      : 1
#      IBUF                        : 7
#      IBUFDS                      : 4
#      IOBUF                       : 10
#      OBUF                        : 40
#      OBUFDS                      : 4
# DSPs                             : 2
#      DSP48A1                     : 2
# Others                           : 24
#      BUFPLL                      : 2
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      OSERDES2                    : 8
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             762  out of  54576     1%  
 Number of Slice LUTs:                 1167  out of  27288     4%  
    Number used as Logic:              1042  out of  27288     3%  
    Number used as Memory:              125  out of   6408     1%  
       Number used as RAM:              120
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1471
   Number with an unused Flip Flop:     709  out of   1471    48%  
   Number with an unused LUT:           304  out of   1471    20%  
   Number of fully used LUT-FF pairs:   458  out of   1471    31%  
   Number of unique control sets:        87

IO Utilization: 
 Number of IOs:                          76
 Number of bonded IOBs:                  66  out of    218    30%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      2  out of     58     3%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2| BUFG                   | 141   |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1| BUFGMUX                | 419   |
dvi_demo0/PLL_OSERDES_0/CLKOUT2      | BUFG                   | 55    |
clk                                  | BUFGP                  | 146   |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0| NONE(calc_res/pclk_q)  | 68    |
-------------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.071ns (Maximum Frequency: 76.507MHz)
   Minimum input arrival time before clock: 5.320ns
   Maximum output required time after clock: 6.367ns
   Maximum combinational path delay: 5.804ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2'
  Clock period: 5.321ns (frequency: 187.943MHz)
  Total number of paths / destination ports: 1470 / 141
-------------------------------------------------------------------------
Delay:               5.321ns (Levels of Logic = 3)
  Source:            dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4 (FF)
  Destination:       dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_0 (FF)
  Source Clock:      dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4 to dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.447   1.342  state_FSM_FFd4 (state_FSM_FFd4)
     LUT3:I0->O            2   0.205   0.961  pdcounter[4]_PWR_17_o_mux_63_OUT<4>2 (pdcounter[4]_PWR_17_o_mux_63_OUT<4>2)
     LUT6:I1->O            1   0.203   0.924  _n0276_inv18 (_n0276_inv17)
     LUT6:I1->O            5   0.203   0.714  _n0276_inv19 (_n0276_inv)
     FDCE:CE                   0.322          pdcounter_0
    ----------------------------------------
    Total                      5.321ns (1.380ns logic, 3.941ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1'
  Clock period: 13.071ns (frequency: 76.507MHz)
  Total number of paths / destination ports: 14346556 / 929
-------------------------------------------------------------------------
Delay:               13.071ns (Levels of Logic = 15)
  Source:            dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:       dvi_demo0/dvi_tx0/encr/n1d_2 (FF)
  Source Clock:      dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.447   1.278  dout_3 (dout_3)
     end scope: 'dvi_demo0/dvi_rx0/dec_r:dout<3>'
     end scope: 'dvi_demo0/dvi_rx0:red<3>'
     LUT3:I0->O            2   0.205   0.864  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>21 (Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0)
     LUT6:I2->O            1   0.203   0.580  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211 (Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121)
     LUT6:I5->O            1   0.205   0.000  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_lut<12> (Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_lut<12>)
     MUXCY:S->O            1   0.172   0.000  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12> (Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<13> (Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<14> (Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<15> (Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<15>)
     XORCY:CI->O           1   0.180   0.579  Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16> (PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>)
     DSP48A1:C16->PCOUT47    1   2.689   0.000  Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT (Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_47)
     DSP48A1:PCIN47->P14    3   2.264   0.651  Maddsub_n0043 (n0027<14>)
     LUT3:I2->O            9   0.205   1.174  Mmux_tx0_blue51 (rgb<4>)
     begin scope: 'dvi_demo0/dvi_tx0:blue_din<4>'
     begin scope: 'dvi_demo0/dvi_tx0/encb:din<4>'
     LUT6:I1->O            1   0.203   0.808  ADDERTREE_INTERNAL_Madd4_xor<0>31_SW5 (N22)
     LUT5:I2->O            1   0.205   0.000  ADDERTREE_INTERNAL_Madd4_xor<0>31 (ADDERTREE_INTERNAL_Madd_24)
     FD:D                      0.102          n1d_2
    ----------------------------------------
    Total                     13.071ns (7.137ns logic, 5.934ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_demo0/PLL_OSERDES_0/CLKOUT2'
  Clock period: 2.881ns (frequency: 347.120MHz)
  Total number of paths / destination ports: 219 / 93
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 1)
  Source:            dvi_demo0/dvi_tx0/pixel2x/sync_gen (FF)
  Destination:       dvi_demo0/dvi_tx0/pixel2x/sync_gen (FF)
  Source Clock:      dvi_demo0/PLL_OSERDES_0/CLKOUT2 rising
  Destination Clock: dvi_demo0/PLL_OSERDES_0/CLKOUT2 rising

  Data Path: dvi_demo0/dvi_tx0/pixel2x/sync_gen to dvi_demo0/dvi_tx0/pixel2x/sync_gen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  sync_gen (sync)
     INV:I->O              1   0.206   0.579  sync_INV_67_o1_INV_0 (sync_INV_67_o)
     FDR:D                     0.102          sync_gen
    ----------------------------------------
    Total                      2.881ns (0.755ns logic, 2.126ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.642ns (frequency: 177.250MHz)
  Total number of paths / destination ports: 2090 / 213
-------------------------------------------------------------------------
Delay:               5.642ns (Levels of Logic = 4)
  Source:            edid_master_slave_hack/segment_count_5 (FF)
  Destination:       edid_master_slave_hack/segments_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: edid_master_slave_hack/segment_count_5 to edid_master_slave_hack/segments_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.788  segment_count_5 (segment_count_5)
     LUT2:I0->O            1   0.203   0.580  GND_2_o_GND_2_o_equal_7_o<6>_SW0 (N4)
     LUT6:I5->O           16   0.205   1.233  GND_2_o_GND_2_o_equal_7_o<6> (GND_2_o_GND_2_o_equal_7_o)
     LUT3:I0->O            1   0.205   0.684  _n0187_inv_SW0 (N6)
     LUT6:I4->O            7   0.203   0.773  _n0187_inv (_n0187_inv)
     FDRE:CE                   0.322          segments_0
    ----------------------------------------
    Total                      5.642ns (1.585ns logic, 4.057ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0'
  Clock period: 3.256ns (frequency: 307.149MHz)
  Total number of paths / destination ports: 568 / 128
-------------------------------------------------------------------------
Delay:               3.256ns (Levels of Logic = 1)
  Source:            calc_res/pclk_q (FF)
  Destination:       calc_res/resX_q_0 (FF)
  Source Clock:      dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0 rising
  Destination Clock: dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0 rising

  Data Path: calc_res/pclk_q to calc_res/resX_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.447   1.278  pclk_q (pclk_q)
     LUT5:I2->O           16   0.205   1.004  _n0069_inv11 (_n0069_inv)
     FDRE:CE                   0.322          resX_q_0
    ----------------------------------------
    Total                      3.256ns (0.974ns logic, 2.282ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 132 / 126
-------------------------------------------------------------------------
Offset:              4.965ns (Levels of Logic = 5)
  Source:            dvi_demo0/dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       dvi_demo0/dvi_rx0/dec_g/des_0/inc_data_int (FF)
  Destination Clock: dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_demo0/dvi_rx0/ioclk_buf:LOCK to dvi_demo0/dvi_rx0/dec_g/des_0/inc_data_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  ioclk_buf (bufpll_lock)
     INV:I->O            132   0.206   2.306  reset1_INV_0 (reset)
     begin scope: 'dvi_demo0/dvi_rx0/dec_g:reset'
     begin scope: 'dvi_demo0/dvi_rx0/dec_g/des_0:reset'
     LUT6:I1->O            1   0.203   0.580  _n02601_SW0 (N4)
     LUT6:I5->O            1   0.205   0.580  _n02601 (_n0260)
     LUT6:I5->O            1   0.205   0.000  inc_data_int_rstpot (inc_data_int_rstpot)
     FD:D                      0.102          inc_data_int
    ----------------------------------------
    Total                      4.965ns (0.921ns logic, 4.044ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 280 / 127
-------------------------------------------------------------------------
Offset:              5.320ns (Levels of Logic = 6)
  Source:            SW<1> (PAD)
  Destination:       dvi_demo0/dvi_tx0/encr/n1d_2 (FF)
  Destination Clock: dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: SW<1> to dvi_demo0/dvi_tx0/encr/n1d_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.222   1.401  SW_1_IBUF (SW_1_IBUF)
     begin scope: 'dvi_demo0:SW'
     LUT3:I0->O            9   0.205   1.174  Mmux_tx0_blue51 (rgb<4>)
     begin scope: 'dvi_demo0/dvi_tx0:blue_din<4>'
     begin scope: 'dvi_demo0/dvi_tx0/encb:din<4>'
     LUT6:I1->O            1   0.203   0.808  ADDERTREE_INTERNAL_Madd4_xor<0>31_SW5 (N22)
     LUT5:I2->O            1   0.205   0.000  ADDERTREE_INTERNAL_Madd4_xor<0>31 (ADDERTREE_INTERNAL_Madd_24)
     FD:D                      0.102          n1d_2
    ----------------------------------------
    Total                      5.320ns (1.937ns logic, 3.383ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_demo0/PLL_OSERDES_0/CLKOUT2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.808ns (Levels of Logic = 2)
  Source:            dvi_demo0/tx0_ioclk_buf:LOCK (PAD)
  Destination:       dvi_demo0/dvi_tx0/toggle (FF)
  Destination Clock: dvi_demo0/PLL_OSERDES_0/CLKOUT2 rising

  Data Path: dvi_demo0/tx0_ioclk_buf:LOCK to dvi_demo0/dvi_tx0/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  tx0_ioclk_buf (tx0_bufpll_lock)
     INV:I->O             57   0.206   1.593  tx0_reset1_INV_0 (tx0_reset)
     begin scope: 'dvi_demo0/dvi_tx0:rstin'
     FDC:CLR                   0.430          toggle
    ----------------------------------------
    Total                      2.808ns (0.636ns logic, 2.172ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 166 / 158
-------------------------------------------------------------------------
Offset:              4.976ns (Levels of Logic = 5)
  Source:            rst_n (PAD)
  Destination:       edid_master_slave_hack/edidmaster/middle_scl (FF)
  Destination Clock: clk rising

  Data Path: rst_n to edid_master_slave_hack/edidmaster/middle_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.222   1.517  rst_n_IBUF (rst_n_IBUF)
     begin scope: 'edid_master_slave_hack:rst_n'
     begin scope: 'edid_master_slave_hack/edidmaster:rst_n'
     LUT5:I0->O            1   0.203   0.944  GND_3_o_GND_3_o_equal_6_o_SW0 (N01)
     LUT6:I0->O            1   0.203   0.580  GND_3_o_GND_3_o_equal_6_o (GND_3_o_GND_3_o_equal_6_o_0)
     LUT2:I1->O            1   0.205   0.000  middle_scl_rstpot (middle_scl_rstpot)
     FD:D                      0.102          middle_scl
    ----------------------------------------
    Total                      4.976ns (1.935ns logic, 3.041ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              4.676ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       calc_res/pclk_q (FF)
  Destination Clock: dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0 rising

  Data Path: rst_n to calc_res/pclk_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.222   1.172  rst_n_IBUF (rst_n_IBUF)
     begin scope: 'calc_res:rst_n'
     INV:I->O             65   0.206   1.646  rst_n_inv1_INV_0 (rst_n_inv)
     FDR:R                     0.430          pclk_q
    ----------------------------------------
    Total                      4.676ns (1.858ns logic, 2.818ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 3)
  Source:            dvi_demo0/dvi_rx0/dec_r/cbnd/iamrdy (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_demo0/dvi_rx0/dec_r/cbnd/iamrdy to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   0.802  iamrdy (iamrdy)
     end scope: 'dvi_demo0/dvi_rx0/dec_r/cbnd:iamrdy'
     end scope: 'dvi_demo0/dvi_rx0/dec_r:iamrdy'
     end scope: 'dvi_demo0/dvi_rx0:red_rdy'
     end scope: 'dvi_demo0:LED<4>'
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 123 / 13
-------------------------------------------------------------------------
Offset:              6.367ns (Levels of Logic = 5)
  Source:            dpimref/regEppAdr_1 (FF)
  Destination:       pdb<7> (PAD)
  Source Clock:      clk rising

  Data Path: dpimref/regEppAdr_1 to pdb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.447   1.414  regEppAdr_1 (regEppAdr_1)
     LUT6:I0->O            1   0.203   0.000  Mmux__n0115_3 (Mmux__n0115_3)
     MUXF7:I1->O           1   0.140   0.808  Mmux__n0115_2_f7 (_n0115<10>)
     LUT4:I1->O            1   0.205   0.579  Mmux_busEppOut31 (busEppOut<2>)
     IOBUF:I->IO               2.571          pdb_2_IOBUF (pdb<2>)
     end scope: 'dpimref:pdb<2>'
    ----------------------------------------
    Total                      6.367ns (3.566ns logic, 2.801ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0'
  Total number of paths / destination ports: 64 / 40
-------------------------------------------------------------------------
Offset:              5.808ns (Levels of Logic = 6)
  Source:            calc_res/resY_15 (FF)
  Destination:       pdb<7> (PAD)
  Source Clock:      dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0 rising

  Data Path: calc_res/resY_15 to pdb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  resY_15 (resY_15)
     end scope: 'calc_res:resY<15>'
     begin scope: 'dpimref:resY<15>'
     LUT6:I2->O            1   0.203   0.000  Mmux__n0115_45 (Mmux__n0115_45)
     MUXF7:I0->O           1   0.131   0.808  Mmux__n0115_2_f7_4 (_n0115<15>)
     LUT3:I0->O            1   0.205   0.579  Mmux_busEppOut81 (busEppOut<7>)
     IOBUF:I->IO               2.571          pdb_7_IOBUF (pdb<7>)
     end scope: 'dpimref:pdb<7>'
    ----------------------------------------
    Total                      5.808ns (3.557ns logic, 2.251ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.097ns (Levels of Logic = 0)
  Source:            dvi_demo0/dvi_rx0/dec_r/des_0/inc_data_int (FF)
  Destination:       dvi_demo0/dvi_rx0/dec_r/des_0/iodelay_m:INC (PAD)
  Source Clock:      dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_demo0/dvi_rx0/dec_r/des_0/inc_data_int to dvi_demo0/dvi_rx0/dec_r/des_0/iodelay_m:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  inc_data_int (inc_data_int)
    IODELAY2:INC               0.000          iodelay_m
    ----------------------------------------
    Total                      1.097ns (0.447ns logic, 0.650ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_demo0/PLL_OSERDES_0/CLKOUT2'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 1)
  Source:            dvi_demo0/dvi_tx0/tmdsclkint_0 (FF)
  Destination:       dvi_demo0/dvi_tx0/clkout/oserdes_m:D1 (PAD)
  Source Clock:      dvi_demo0/PLL_OSERDES_0/CLKOUT2 rising

  Data Path: dvi_demo0/dvi_tx0/tmdsclkint_0 to dvi_demo0/dvi_tx0/clkout/oserdes_m:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.714  tmdsclkint_0 (tmdsclkint_0)
     begin scope: 'dvi_demo0/dvi_tx0/clkout:datain<4>'
    OSERDES2:D1                0.000          oserdes_m
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 114 / 99
-------------------------------------------------------------------------
Delay:               5.804ns (Levels of Logic = 4)
  Source:            astb (PAD)
  Destination:       pdb<2> (PAD)

  Data Path: astb to pdb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.229  astb_IBUF (astb_IBUF)
     begin scope: 'dpimref:astb'
     LUT4:I0->O            1   0.203   0.579  Mmux_busEppOut31 (busEppOut<2>)
     IOBUF:I->IO               2.571          pdb_2_IOBUF (pdb<2>)
     end scope: 'dpimref:pdb<2>'
    ----------------------------------------
    Total                      5.804ns (3.996ns logic, 1.808ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk                                  |    5.642|         |         |         |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1|   10.681|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_demo0/PLL_OSERDES_0/CLKOUT2
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
dvi_demo0/PLL_OSERDES_0/CLKOUT2      |    2.881|         |         |         |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1|    1.671|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT0|    3.256|         |         |         |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1|    3.740|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
dvi_demo0/PLL_OSERDES_0/CLKOUT2      |    1.767|         |         |         |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1|   13.071|         |         |         |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2|    2.634|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT1|    1.507|         |         |         |
dvi_demo0/dvi_rx0/PLL_ISERDES/CLKOUT2|    5.321|         |         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.43 secs
 
--> 

Total memory usage is 220856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  120 (   0 filtered)
Number of infos    :   40 (   0 filtered)

