Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Jun 21 13:49:06 2019
| Host             : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
| Design           : top_level_wrapper
| Device           : xczu29dr-ffvf1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.435        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.324        |
| Device Static (W)        | 1.111        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |       49 |       --- |             --- |
| CLB Logic                |     0.008 |    10813 |       --- |             --- |
|   LUT as Logic           |     0.004 |     3595 |    425280 |            0.85 |
|   LUT as Distributed RAM |     0.002 |       96 |    213600 |            0.04 |
|   LUT as Shift Register  |    <0.001 |      161 |    213600 |            0.08 |
|   Register               |    <0.001 |     4921 |    850560 |            0.58 |
|   CARRY8                 |    <0.001 |       73 |     53160 |            0.14 |
|   Others                 |     0.000 |      789 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       39 |    425280 |           <0.01 |
| Signals                  |     0.010 |     7903 |       --- |             --- |
| Block RAM                |     0.013 |     32.5 |      1080 |            3.01 |
| RFAMS                    |     0.161 |        8 |       --- |             --- |
|   RFDAC                  |     0.161 |        4 |         4 |          100.00 |
|   RFADC                  |     0.000 |        4 |         4 |          100.00 |
| MMCM                     |     0.099 |        0 |       --- |             --- |
| I/O                      |     0.005 |       11 |       408 |            2.70 |
| Static Power             |     1.111 |          |           |                 |
| Total                    |     1.435 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.346 |       0.070 |      0.277 |
| Vccint_io       |       0.850 |     0.071 |       0.001 |      0.070 |
| Vccbram         |       0.850 |     0.031 |       0.000 |      0.031 |
| Vccaux          |       1.800 |     0.336 |       0.055 |      0.281 |
| Vccaux_io       |       1.800 |     0.060 |       0.002 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     0.014 |       0.000 |      0.014 |
| DACAVCC         |       0.925 |     0.041 |       0.026 |      0.015 |
| DACAVCCAUX      |       1.800 |     0.042 |       0.042 |      0.001 |
| DACAVTT         |       2.500 |     0.036 |       0.025 |      0.011 |
| ADCAVCC         |       0.925 |     0.010 |       0.000 |      0.010 |
| ADCAVCCAUX      |       1.800 |     0.050 |       0.000 |      0.050 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+
| RFDAC0_CLK                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/clk_dac0_i |            32.0 |
| clk_out1_top_level_clk_wiz_0                                                                        | top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0                                                |            10.0 |
| clk_out2_top_level_clk_wiz_0                                                                        | top_level_i/clk_wiz/inst/clk_out2_top_level_clk_wiz_0                                                |             3.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                    |            50.0 |
| diff_clock_rtl_clk_p                                                                                | diff_clock_rtl_clk_p                                                                                 |             3.3 |
| top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     | top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/DRCK                                       |            33.3 |
| top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   | top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                            |            66.7 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top_level_wrapper           |     0.324 |
|   dbg_hub                   |     0.006 |
|     inst                    |     0.006 |
|       BSCANID.u_xsdbm_id    |     0.006 |
|   top_level_i               |     0.316 |
|     RFSoC_Controller_0      |     0.004 |
|       inst                  |     0.004 |
|     clk_wiz                 |     0.101 |
|       inst                  |     0.101 |
|     ila_0                   |     0.019 |
|       inst                  |     0.019 |
|     microblaze_mcs_0        |     0.025 |
|       inst                  |     0.025 |
|     usp_rf_data_converter_0 |     0.166 |
|       inst                  |     0.166 |
+-----------------------------+-----------+


