# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../pkgAndComponents/arrayPackage.vhd" \
"../../../../../sourceMem_32x256BRAM.vhd" \
"../../../../../testbench/sourceMem_32x256BRAM_TB.vhd" \

# Do not sort compile order
nosort
