{
  "module_name": "nhi.h",
  "hash_id": "965dc22217af9b99565278e6d531c3bbd36a476b0ddb0f88f399435aec496fee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/thunderbolt/nhi.h",
  "human_readable_source": " \n \n\n#ifndef DSL3510_H_\n#define DSL3510_H_\n\n#include <linux/thunderbolt.h>\n\nenum nhi_fw_mode {\n\tNHI_FW_SAFE_MODE,\n\tNHI_FW_AUTH_MODE,\n\tNHI_FW_EP_MODE,\n\tNHI_FW_CM_MODE,\n};\n\nenum nhi_mailbox_cmd {\n\tNHI_MAILBOX_SAVE_DEVS = 0x05,\n\tNHI_MAILBOX_DISCONNECT_PCIE_PATHS = 0x06,\n\tNHI_MAILBOX_DRV_UNLOADS = 0x07,\n\tNHI_MAILBOX_DISCONNECT_PA = 0x10,\n\tNHI_MAILBOX_DISCONNECT_PB = 0x11,\n\tNHI_MAILBOX_ALLOW_ALL_DEVS = 0x23,\n};\n\nint nhi_mailbox_cmd(struct tb_nhi *nhi, enum nhi_mailbox_cmd cmd, u32 data);\nenum nhi_fw_mode nhi_mailbox_mode(struct tb_nhi *nhi);\n\n \nstruct tb_nhi_ops {\n\tint (*init)(struct tb_nhi *nhi);\n\tint (*suspend_noirq)(struct tb_nhi *nhi, bool wakeup);\n\tint (*resume_noirq)(struct tb_nhi *nhi);\n\tint (*runtime_suspend)(struct tb_nhi *nhi);\n\tint (*runtime_resume)(struct tb_nhi *nhi);\n\tvoid (*shutdown)(struct tb_nhi *nhi);\n};\n\nextern const struct tb_nhi_ops icl_nhi_ops;\n\n \n#define PCI_DEVICE_ID_INTEL_MAPLE_RIDGE_2C_NHI\t\t0x1134\n#define PCI_DEVICE_ID_INTEL_MAPLE_RIDGE_4C_NHI\t\t0x1137\n#define PCI_DEVICE_ID_INTEL_WIN_RIDGE_2C_NHI            0x157d\n#define PCI_DEVICE_ID_INTEL_WIN_RIDGE_2C_BRIDGE         0x157e\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_LP_NHI\t\t0x15bf\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_LP_BRIDGE\t0x15c0\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_4C_NHI\t0x15d2\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_4C_BRIDGE\t0x15d3\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_2C_NHI\t0x15d9\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_2C_BRIDGE\t0x15da\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_LP_USBONLY_NHI\t0x15dc\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_USBONLY_NHI\t0x15dd\n#define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_USBONLY_NHI\t0x15de\n#define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_2C_BRIDGE\t0x15e7\n#define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_2C_NHI\t\t0x15e8\n#define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_4C_BRIDGE\t0x15ea\n#define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_4C_NHI\t\t0x15eb\n#define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_DD_BRIDGE\t0x15ef\n#define PCI_DEVICE_ID_INTEL_ADL_NHI0\t\t\t0x463e\n#define PCI_DEVICE_ID_INTEL_ADL_NHI1\t\t\t0x466d\n#define PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HOST_80G_NHI\t0x5781\n#define PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HOST_40G_NHI\t0x5784\n#define PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HUB_80G_BRIDGE 0x5786\n#define PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HUB_40G_BRIDGE 0x57a4\n#define PCI_DEVICE_ID_INTEL_MTL_M_NHI0\t\t\t0x7eb2\n#define PCI_DEVICE_ID_INTEL_MTL_P_NHI0\t\t\t0x7ec2\n#define PCI_DEVICE_ID_INTEL_MTL_P_NHI1\t\t\t0x7ec3\n#define PCI_DEVICE_ID_INTEL_ICL_NHI1\t\t\t0x8a0d\n#define PCI_DEVICE_ID_INTEL_ICL_NHI0\t\t\t0x8a17\n#define PCI_DEVICE_ID_INTEL_TGL_NHI0\t\t\t0x9a1b\n#define PCI_DEVICE_ID_INTEL_TGL_NHI1\t\t\t0x9a1d\n#define PCI_DEVICE_ID_INTEL_TGL_H_NHI0\t\t\t0x9a1f\n#define PCI_DEVICE_ID_INTEL_TGL_H_NHI1\t\t\t0x9a21\n#define PCI_DEVICE_ID_INTEL_RPL_NHI0\t\t\t0xa73e\n#define PCI_DEVICE_ID_INTEL_RPL_NHI1\t\t\t0xa76d\n\n#define PCI_CLASS_SERIAL_USB_USB4\t\t\t0x0c0340\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}