<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vga_conf_top.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="../../vga_config/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="../../vga_config/__xps/ise/vga_config.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="../../vga_config/__xps/ise/vga_config.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="../../vga_config/__xps/ise/vga_config.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="../../vga_config/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="../../vga_config/data/vga_config.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="../../vga_config/vga_config.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../vga_in/src/chipscope/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="vga_config.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="vga_config_clock_generator_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_clock_generator_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_dlmb_cntlr_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="vga_config_dlmb_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_dlmb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_ilmb_cntlr_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="vga_config_ilmb_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_ilmb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_lmb_bram_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_mb_plb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_mdm_0_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="vga_config_microblaze_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_microblaze_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_proc_sys_reset_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_rs232_uart_1_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_config_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_config_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_config_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_config_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_config_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_config_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_config_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_config_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_config_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_config_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_config_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_config_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_config_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_config_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_config_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_config_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_config_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_config_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_config_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_config_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_config_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_config_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_config_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_config_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_config_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_config_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_config_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_config_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_config_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_config_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_config_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_config_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_config_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_config_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_config_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_config_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_config_top_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_xps_iic_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_config_xps_intc_0_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1365893668" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1365893668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365893668" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1034295105686022250" xil_pn:start_ts="1365893668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365893918" xil_pn:in_ck="-1751357161780703037" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4317901796811255759" xil_pn:start_ts="1365893918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../vga_in/src/chipscope/chipscope_icon.ngc"/>
      <outfile xil_pn:name="../../vga_in/src/chipscope/chipscope_icon.v"/>
      <outfile xil_pn:name="../../vga_in/src/chipscope/chipscope_ila.ngc"/>
      <outfile xil_pn:name="../../vga_in/src/chipscope/chipscope_ila.v"/>
    </transform>
    <transform xil_pn:end_ts="1365893668" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1365893668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365893668" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1332735817537794876" xil_pn:start_ts="1365893668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365893918" xil_pn:in_ck="216514331981008321" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1365893918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365896158" xil_pn:in_ck="5385809971898645063" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4906301446401367547" xil_pn:start_ts="1365894557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="vga_config.ngc"/>
      <outfile xil_pn:name="vga_config_clock_generator_0_wrapper.ncf"/>
      <outfile xil_pn:name="vga_config_clock_generator_0_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_dlmb_cntlr_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_dlmb_wrapper.ncf"/>
      <outfile xil_pn:name="vga_config_dlmb_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_ilmb_cntlr_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_ilmb_wrapper.ncf"/>
      <outfile xil_pn:name="vga_config_ilmb_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_lmb_bram_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_mb_plb_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_mdm_0_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_microblaze_0_wrapper.ncf"/>
      <outfile xil_pn:name="vga_config_microblaze_0_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_proc_sys_reset_0_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_rs232_uart_1_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_xps_iic_0_wrapper.ngc"/>
      <outfile xil_pn:name="vga_config_xps_intc_0_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1365899741" xil_pn:in_ck="148896202496278972" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="1586925717294511" xil_pn:start_ts="1365899737">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_config_top.lso"/>
      <outfile xil_pn:name="vga_config_top.ngc"/>
      <outfile xil_pn:name="vga_config_top.ngr"/>
      <outfile xil_pn:name="vga_config_top.prj"/>
      <outfile xil_pn:name="vga_config_top.xst"/>
      <outfile xil_pn:name="vga_config_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1365896297" xil_pn:in_ck="994218845483443969" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5414738751895641625" xil_pn:start_ts="1365896297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365896370" xil_pn:in_ck="-7748097890713684142" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7248281415871284230" xil_pn:start_ts="1365896297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_config.ncf"/>
      <outfile xil_pn:name="vga_config_top.bld"/>
      <outfile xil_pn:name="vga_config_top.ngd"/>
      <outfile xil_pn:name="vga_config_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1365896714" xil_pn:in_ck="-2837629878882025043" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1365896370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_config_top.pcf"/>
      <outfile xil_pn:name="vga_config_top_map.map"/>
      <outfile xil_pn:name="vga_config_top_map.mrp"/>
      <outfile xil_pn:name="vga_config_top_map.ncd"/>
      <outfile xil_pn:name="vga_config_top_map.ngm"/>
      <outfile xil_pn:name="vga_config_top_map.xrpt"/>
      <outfile xil_pn:name="vga_config_top_summary.xml"/>
      <outfile xil_pn:name="vga_config_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1365896990" xil_pn:in_ck="-2235712877145383098" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1365896714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_config_top.ncd"/>
      <outfile xil_pn:name="vga_config_top.pad"/>
      <outfile xil_pn:name="vga_config_top.par"/>
      <outfile xil_pn:name="vga_config_top.ptwx"/>
      <outfile xil_pn:name="vga_config_top.unroutes"/>
      <outfile xil_pn:name="vga_config_top.xpi"/>
      <outfile xil_pn:name="vga_config_top_pad.csv"/>
      <outfile xil_pn:name="vga_config_top_pad.txt"/>
      <outfile xil_pn:name="vga_config_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1365897123" xil_pn:in_ck="-5653132460054318104" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="-4008143788065839743" xil_pn:start_ts="1365896990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_config_top.bgn"/>
      <outfile xil_pn:name="vga_config_top.bit"/>
      <outfile xil_pn:name="vga_config_top.drc"/>
      <outfile xil_pn:name="vga_config_top.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1365898433" xil_pn:in_ck="-5653132460054330958" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-2379753801292018389" xil_pn:start_ts="1365898432">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
    </transform>
    <transform xil_pn:end_ts="1365899800" xil_pn:in_ck="-5653132460054330958" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7814804799388247210" xil_pn:start_ts="1365899794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1365896990" xil_pn:in_ck="-2837629878882025175" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1365896948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_config_top.twr"/>
      <outfile xil_pn:name="vga_config_top.twx"/>
    </transform>
  </transforms>

</generated_project>
