<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:37.377-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:37.351-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:37.337-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:37.324-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:37.311-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:37.299-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:36.963-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:36.950-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:36.015-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:35.979-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:34.973-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:34.892-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:34.879-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:34.353-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:33.645-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:33.283-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:33.270-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:32.075-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:32.040-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:31.057-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:30.990-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:30.978-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:29.222-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:26.652-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:26.379-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:26.360-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:25.480-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:25.211-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:25.196-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:24.187-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:24.171-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:22.284-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:22.023-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:22.009-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:20.903-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:20.660-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:20.644-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:19.680-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:19.665-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:18.579-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:18.560-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:18.308-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:18.293-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:18.044-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:18.025-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.784-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.768-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel&lt;1>' to 'lpcore_kernel_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.391-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;1>' to 'cancellation_unit_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.255-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.247-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.239-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_processor_top&lt;1>' to 'event_processor_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.233-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;1>' to 'state_buffer_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.228-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.220-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.214-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;1>' to 'event_queue_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.208-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.202-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.195-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top&lt;1>' to 'lpcore_control_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.189-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.183-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.176-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel&lt;0>' to 'lpcore_kernel_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.169-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>' to 'cancellation_unit_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.164-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.157-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.152-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_processor_top&lt;0>' to 'event_processor_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.144-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>' to 'state_buffer_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.138-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.132-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.126-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>' to 'event_queue_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.120-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.114-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.108-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top&lt;0>' to 'lpcore_control_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:17.103-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top&lt;1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:16.756-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top&lt;1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T17:58:16.743-0400" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 5244.004 ; gain = 1499.477 ; free physical = 269213 ; free virtual = 445966" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T18:05:42.675-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3789.223 ; gain = 381.375 ; free physical = 269460 ; free virtual = 446021&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 4194.148 ; gain = 786.301 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 4194.148 ; gain = 786.301 ; free physical = 268735 ; free virtual = 445295&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 4213.180 ; gain = 805.332 ; free physical = 268734 ; free virtual = 445294&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.121 ; gain = 811.273 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.121 ; gain = 811.273 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.121 ; gain = 811.273 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.121 ; gain = 811.273 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.121 ; gain = 811.273 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.121 ; gain = 811.273 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.121 ; gain = 811.273 ; free physical = 268736 ; free virtual = 445296&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 4219.121 ; gain = 722.484 ; free physical = 268777 ; free virtual = 445338&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4219.125 ; gain = 811.273 ; free physical = 268777 ; free virtual = 445338" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T18:04:38.693-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]&#xA;---------------------------------------------------------------------------------&#xA;Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.648 ; gain = 212.801 ; free physical = 268382 ; free virtual = 444937&#xA;---------------------------------------------------------------------------------" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T18:04:08.672-0400" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Thu Aug 15 18:01:18 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Thu Aug 15 18:01:18 2024] Launched synth_1...&#xA;Run output will be captured here: /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Thu Aug 15 18:01:18 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T18:03:53.663-0400" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3390.293 ; gain = 72.027 ; free physical = 270442 ; free virtual = 447613&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-08-15 18:01:18 EDT&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T18:01:18.416-0400" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xA;#   }&#xA;# }&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xA;# assign_bd_address&#xA;Wrote  : &lt;/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-15T18:01:14.585-0400" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
