
*** Running vivado
    with args -log tl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tl.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tl.tcl -notrace
Command: synth_design -top tl -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11474 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1717.176 ; gain = 152.715 ; free physical = 132 ; free virtual = 1660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tl' [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/tl.v:14]
INFO: [Synth 8-6157] synthesizing module 'mul_ieee754_verilog' [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:40]
	Parameter SIZE_OF_MANTISSA bound to: 23 - type: integer 
	Parameter SIZE_OF_EXPONENT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_ieee754_verilog' (1#1) [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:40]
INFO: [Synth 8-638] synthesizing module 'mul_ieee754_vhdl' [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_vhdl.vhdl:80]
	Parameter generic_vector_val bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_ieee754_vhdl' (2#1) [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_vhdl.vhdl:80]
INFO: [Synth 8-6155] done synthesizing module 'tl' (3#1) [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/tl.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1770.926 ; gain = 206.465 ; free physical = 209 ; free virtual = 1684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.863 ; gain = 212.402 ; free physical = 200 ; free virtual = 1678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.863 ; gain = 212.402 ; free physical = 200 ; free virtual = 1678
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/constrs_1/new/clock_xdc_constraints.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/constrs_1/new/clock_xdc_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.527 ; gain = 0.000 ; free physical = 111 ; free virtual = 1580
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1906.527 ; gain = 0.000 ; free physical = 110 ; free virtual = 1580
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1906.527 ; gain = 342.066 ; free physical = 187 ; free virtual = 1659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1906.527 ; gain = 342.066 ; free physical = 187 ; free virtual = 1659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1906.527 ; gain = 342.066 ; free physical = 190 ; free virtual = 1661
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:313]
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "tmpm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmpexp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "exp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resrdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:348]
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "tmpm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmpexp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "exp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resrdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_vhdl.vhdl:246]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_vhdl.vhdl:273]
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmpm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "res" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resrdy" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1906.527 ; gain = 342.066 ; free physical = 177 ; free virtual = 1649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	  22 Input     48 Bit        Muxes := 3     
	  23 Input     48 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	  22 Input     24 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 1     
	  22 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 2     
	  22 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  22 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module mul_ieee754_verilog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	  22 Input     48 Bit        Muxes := 2     
	  22 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	  22 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	  22 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  22 Input      1 Bit        Muxes := 6     
Module mul_ieee754_vhdl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  23 Input     48 Bit        Muxes := 1     
	  22 Input     48 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	  22 Input     24 Bit        Muxes := 3     
	  22 Input     23 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP tmpm0, operation Mode is: A*B.
DSP Report: operator tmpm0 is absorbed into DSP tmpm0.
DSP Report: operator tmpm0 is absorbed into DSP tmpm0.
DSP Report: Generating DSP tmpm0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmpm0 is absorbed into DSP tmpm0.
DSP Report: operator tmpm0 is absorbed into DSP tmpm0.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
INFO: [Synth 8-3886] merging instance 'multiplier_vhdl/m1_reg[23]' (FDE) to 'multiplier_vhdl/m2_reg[23]'
INFO: [Synth 8-3886] merging instance 'multiplier_verilog/m1_reg[23]' (FDCE) to 'multiplier_verilog/m2_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplier_verilog/state_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1906.527 ; gain = 342.066 ; free physical = 181 ; free virtual = 1632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|mul_ieee754_vhdl    | tmpexp     | 32x1          | LUT            | 
|mul_ieee754_vhdl    | exp        | 32x1          | LUT            | 
|mul_ieee754_verilog | tmpm       | 32x48         | LUT            | 
|mul_ieee754_vhdl    | tmpexp     | 32x1          | LUT            | 
|mul_ieee754_vhdl    | exp        | 32x1          | LUT            | 
+--------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_ieee754_verilog | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_ieee754_verilog | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_ieee754_vhdl    | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_ieee754_vhdl    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:299]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:299]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1906.527 ; gain = 342.066 ; free physical = 126 ; free virtual = 1471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1962.809 ; gain = 398.348 ; free physical = 143 ; free virtual = 1437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:299]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/mul_ieee754_verilog.v:299]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 141 ; free virtual = 1435
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 140 ; free virtual = 1436
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 140 ; free virtual = 1436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 140 ; free virtual = 1436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 140 ; free virtual = 1436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 140 ; free virtual = 1436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 140 ; free virtual = 1436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    24|
|3     |DSP48E1   |     3|
|4     |DSP48E1_1 |     1|
|5     |LUT1      |    10|
|6     |LUT2      |   171|
|7     |LUT3      |    67|
|8     |LUT4      |    53|
|9     |LUT5      |    28|
|10    |LUT6      |   213|
|11    |MUXF7     |     1|
|12    |FDCE      |   245|
|13    |FDRE      |   150|
|14    |IBUF      |    68|
|15    |OBUF      |    34|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+--------------------+------+
|      |Instance             |Module              |Cells |
+------+---------------------+--------------------+------+
|1     |top                  |                    |  1069|
|2     |  multiplier_verilog |mul_ieee754_verilog |   464|
|3     |  multiplier_vhdl    |mul_ieee754_vhdl    |   433|
+------+---------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.816 ; gain = 406.355 ; free physical = 140 ; free virtual = 1436
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1970.816 ; gain = 276.691 ; free physical = 207 ; free virtual = 1507
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1970.824 ; gain = 406.355 ; free physical = 205 ; free virtual = 1507
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.824 ; gain = 0.000 ; free physical = 147 ; free virtual = 1455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1970.824 ; gain = 569.844 ; free physical = 269 ; free virtual = 1576
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.824 ; gain = 0.000 ; free physical = 269 ; free virtual = 1576
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.runs/synth_1/tl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tl_utilization_synth.rpt -pb tl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 14:36:55 2020...
