#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Sep 18 11:56:21 2019
# Process ID: 9806
# Log file: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/planAhead.log
# Journal file: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
create_project lab1 /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1 -part xc7z020clg484-1
set_property board zc702 [current_project]
set_property target_language VHDL [current_project]
set_property ng.output_hdl_format VHDL [get_filesets sim_1]
create_xps system_lab1
INFO: [Edk 24-176] Creating XPS sub-design source for 'system_lab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
system_lab1/__xps/pa/_system_lab1_create.tcl
Created pcores directory
Copied
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.
ut to etc directory
Copied file
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/fast_runtime
_zynq.opt to etc directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.
ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/fast_runtime
_zynq.opt to etc directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
INFO: [Edk 24-189] XPS sub-design source created

INFO: [Edk 24-185] Launching XPS GUI for configuring XPS sub-design source 'system_lab1'. The GUI will be up in a moment...
INFO: [Edk 24-173]  After configuring the source design, please select 'File->Exit' from the XPS GUI to exit from XPS. The source will be added to the current project automatically.

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
ZynqConfig: Terminated for gui mode
Writing filter settings....
Done writing filter settings to:
	/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk
/system_lab1/etc/system_lab1.filters
Done writing Tab View settings to:
	/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk
/system_lab1/etc/system_lab1.gui
INFO: [Edk 24-127] XPS completed
create_xps: Time (s): cpu = 00:00:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2742.973 ; gain = 0.000
set_property top system_lab1 [current_fileset]
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
make_wrapper -files [get_files /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/system_lab1/system_lab1.xmp] -top -fileset [get_filesets sources_1] -import
INFO: [Edk 24-182] Generating top-level vhdl wrapper for the XPS sub-design source 'system_lab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
system_lab1/__xps/pa/_system_lab1_top.tcl

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -stubgen
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
system_lab1/system_lab1.mhs 

Parse
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
system_lab1/system_lab1.mhs ...

Create merged mhs ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 2.00 seconds

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
INFO: [Edk 24-126] Wrapper generated:/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/system_lab1/system_lab1_stub.vhd
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2742.973 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
launch_runs synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL source was found at the top level.
Please set an RTL source as top. For Embbeded/DSP sub-designs, the "Create Top HDL" command or
"make_wrapper" Tcl command can be used to create a default RTL wrapper which can be used as top.
file delete -force /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/system_lab1/system_lab1_stub.vhd
remove_files /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/system_lab1/system_lab1_stub.vhd
update_compile_order -fileset sim_1
file delete -force /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/system_lab1
remove_files /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/system_lab1/system_lab1.xmp
set_property source_mgmt_mode DisplayOnly [current_project]
create_xps systemlab1
INFO: [Edk 24-176] Creating XPS sub-design source for 'systemlab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/__xps/pa/_systemlab1_create.tcl
Created pcores directory
Copied
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.
ut to etc directory
Copied file
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/fast_runtime
_zynq.opt to etc directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.
ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file
/nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/xflow/fast_runtime
_zynq.opt to etc directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
INFO: [Edk 24-189] XPS sub-design source created

INFO: [Edk 24-185] Launching XPS GUI for configuring XPS sub-design source 'systemlab1'. The GUI will be up in a moment...
INFO: [Edk 24-173]  After configuring the source design, please select 'File->Exit' from the XPS GUI to exit from XPS. The source will be added to the current project automatically.

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
ZynqConfig: Terminated for gui mode
Writing filter settings....
Done writing filter settings to:
	/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk
/systemlab1/etc/systemlab1.filters
Done writing Tab View settings to:
	/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk
/systemlab1/etc/systemlab1.gui
INFO: [Edk 24-127] XPS completed
create_xps: Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 2745.977 ; gain = 0.000
make_wrapper -files [get_files /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp] -top -fileset [get_filesets sources_1] -import
INFO: [Edk 24-182] Generating top-level vhdl wrapper for the XPS sub-design source 'systemlab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/__xps/pa/_systemlab1_top.tcl

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -stubgen
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/systemlab1.mhs 

Parse
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/systemlab1.mhs ...

Create merged mhs ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 2.00 seconds

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
INFO: [Edk 24-126] Wrapper generated:/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1_stub.vhd
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2745.977 ; gain = 0.000
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'systemlab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/__xps/pa/_systemlab1_synth.tcl

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa   -toplevel no -ti systemlab1_i -msg __xps/ise/xmsgprops.lst systemlab1.mhs

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -toplevel no
-ti systemlab1_i -msg __xps/ise/xmsgprops.lst systemlab1.mhs 

Parse
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/systemlab1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_CLK0, CONNECTOR: processing_system7_0_FCLK_CLK0 -
   floating connection -
   /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/e
   dk/systemlab1/systemlab1.mhs line 117 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK0_BUF value to FALSE -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   350 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/systemlab1.mhs line 37 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file
</nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/systemlab1.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn systemlab1_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file
</nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
INFO: [Edk 24-85] Copied 'systemlab1.ucf' to '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1.ncf'
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp'
[Wed Sep 18 12:30:17 2019] Launched synth_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.977 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'systemlab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/__xps/pa/_systemlab1_synth.tcl

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
gmake: Nothing to be done for `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp'
[Wed Sep 18 12:31:02 2019] Launched synth_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2749.977 ; gain = 0.000
set_property top systemlab1 [current_fileset]
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'systemlab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/__xps/pa/_systemlab1_synth.tcl

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
gmake: Nothing to be done for `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp'
[Wed Sep 18 12:34:00 2019] Launched synth_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2749.977 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design systemlab1.ngc ...
WARNING:NetListWriters:298 - No output is written to systemlab1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file systemlab1.edif ...
ngc2edif: Total memory usage is 106220 kilobytes

Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_ngc_4f512f83.edif]
Finished Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_ngc_4f512f83.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design systemlab1_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   systemlab1_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file systemlab1_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 108756 kilobytes

Reading core file '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ngc' for (cell view 'systemlab1_processing_system7_0_wrapper', library 'systemlab1_lib', file 'systemlab1.ngc')
Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_processing_system7_0_wrapper_ngc_d7da6e40.edif]
Finished Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_processing_system7_0_wrapper_ngc_d7da6e40.edif]
Loading clock regions from /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/zynq/drc.xml
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp'
Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_IBUF' at site B5, Site location is not valid [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_IBUF' at site C9, Site location is not valid [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_IBUF' at site F7, Site location is not valid [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
Finished Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf]
Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/data/systemlab1.ncf]
Finished Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/data/systemlab1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Wed Sep 18 12:34:25 2019] Launched impl_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2996.523 ; gain = 246.547
launch_runs impl_1 -to_step Bitgen
[Wed Sep 18 12:36:02 2019] Launched impl_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/impl_1/systemlab1.bit
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'systemlab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/__xps/pa/_systemlab1_synth.tcl

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
gmake: Nothing to be done for `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp'
[Wed Sep 18 12:41:43 2019] Launched synth_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2996.523 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design systemlab1.ngc ...
WARNING:NetListWriters:298 - No output is written to systemlab1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file systemlab1.edif ...
ngc2edif: Total memory usage is 106256 kilobytes

Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_ngc_4f512f83.edif]
Finished Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_ngc_4f512f83.edif]
Reading core file '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ngc' for (cell view 'systemlab1_processing_system7_0_wrapper', library 'systemlab1_lib', file 'systemlab1.ngc')
Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_processing_system7_0_wrapper_ngc_d7da6e40.edif]
Finished Parsing EDIF File [./lab1/lab1.data/cache/systemlab1_processing_system7_0_wrapper_ngc_d7da6e40.edif]
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp'
Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_IBUF' at site B5, Site location is not valid [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:154]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_IBUF' at site C9, Site location is not valid [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:155]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_IBUF' at site F7, Site location is not valid [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf:156]
Finished Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/implementation/systemlab1_processing_system7_0_wrapper.ncf]
Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/data/systemlab1.ncf]
Finished Parsing UCF File [/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/data/systemlab1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Wed Sep 18 12:42:17 2019] Launched impl_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step Bitgen
[Wed Sep 18 12:43:37 2019] Launched impl_1...
Run output will be captured here: /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.runs/impl_1/systemlab1.bit
export_hardware [get_files /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/systemlab1/systemlab1.xmp]
INFO: [Edk 24-140] Exporting hardware platform for 'systemlab1'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/__xps/pa/_systemlab1_export2sdk.tcl

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
pscgen -mhs systemlab1.mhs -expdir /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp systemlab1.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export/hw/systemlab1.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown
   PORT subproperty IIC Serial Data
WARNING:EDK -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown
   PORT subproperty IIC Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/data/coremodel/axi/d
   ata/tools_axi_v1_01_a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x3fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0008000-0xe0008fff) ps7_can_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8005000-0xf8005fff) ps7_wdt_0	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x3fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0008000-0xe0008fff) ps7_can_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8005000-0xf8005fff) ps7_wdt_0	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown
   PORT subproperty IIC Serial Data
WARNING:EDK -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/ISE/data/zynqconfig/ps7_
   internals/pcores/ps7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown
   PORT subproperty IIC Serial Clock
Conversion to XML complete.
xdsgen -inp systemlab1.xmp -report /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export/hw/systemlab1.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing systemlab1_blkd.jpg.....
Report generated.
Report generation completed.

WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export/hw directory (if any) will be deleted.

INFO: [Edk 24-142] Hardware platform data exported to '/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 3012.555 ; gain = 0.000
launch_sdk -workspace /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export -hwspec /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export/hw/systemlab1.xml
INFO: [PlanAhead 12-393] Launching SDK...
INFO: [PlanAhead 12-417] Running xsdk -workspace /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export -hwspec /nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.sdk/SDK/SDK_Export/hw/systemlab1.xml
INFO: [PlanAhead 12-418] SDK launched successfully
close_project
exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Sep 18 13:02:15 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
