<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOD::ODR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d.html">GPIOD</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html">ODR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOD::ODR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aa25e09f81e3f0946cd3be20898deaf64"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#aa25e09f81e3f0946cd3be20898deaf64">ODR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 15, 1 &gt;</td></tr>
<tr class="memdesc:aa25e09f81e3f0946cd3be20898deaf64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#aa25e09f81e3f0946cd3be20898deaf64">More...</a><br /></td></tr>
<tr class="separator:aa25e09f81e3f0946cd3be20898deaf64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e19990eb88457a08edecf68a077a37"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#ac0e19990eb88457a08edecf68a077a37">ODR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 14, 1 &gt;</td></tr>
<tr class="memdesc:ac0e19990eb88457a08edecf68a077a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#ac0e19990eb88457a08edecf68a077a37">More...</a><br /></td></tr>
<tr class="separator:ac0e19990eb88457a08edecf68a077a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4252c707d8fcf618de7bd8b7ff7831b6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a4252c707d8fcf618de7bd8b7ff7831b6">ODR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 13, 1 &gt;</td></tr>
<tr class="memdesc:a4252c707d8fcf618de7bd8b7ff7831b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a4252c707d8fcf618de7bd8b7ff7831b6">More...</a><br /></td></tr>
<tr class="separator:a4252c707d8fcf618de7bd8b7ff7831b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1540ad594b30eeefa644abce1fb0bd3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#ab1540ad594b30eeefa644abce1fb0bd3">ODR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 12, 1 &gt;</td></tr>
<tr class="memdesc:ab1540ad594b30eeefa644abce1fb0bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#ab1540ad594b30eeefa644abce1fb0bd3">More...</a><br /></td></tr>
<tr class="separator:ab1540ad594b30eeefa644abce1fb0bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704708a57257d626be31b167709cb3a7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a704708a57257d626be31b167709cb3a7">ODR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 11, 1 &gt;</td></tr>
<tr class="memdesc:a704708a57257d626be31b167709cb3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a704708a57257d626be31b167709cb3a7">More...</a><br /></td></tr>
<tr class="separator:a704708a57257d626be31b167709cb3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c349970fcd685b5fc1d83ba1a51339b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a2c349970fcd685b5fc1d83ba1a51339b">ODR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 10, 1 &gt;</td></tr>
<tr class="memdesc:a2c349970fcd685b5fc1d83ba1a51339b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a2c349970fcd685b5fc1d83ba1a51339b">More...</a><br /></td></tr>
<tr class="separator:a2c349970fcd685b5fc1d83ba1a51339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90baaa596f876986e84a281a533c76eb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a90baaa596f876986e84a281a533c76eb">ODR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 9, 1 &gt;</td></tr>
<tr class="memdesc:a90baaa596f876986e84a281a533c76eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a90baaa596f876986e84a281a533c76eb">More...</a><br /></td></tr>
<tr class="separator:a90baaa596f876986e84a281a533c76eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e332f8212e8e7a7c9d06046dd19101"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a56e332f8212e8e7a7c9d06046dd19101">ODR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 8, 1 &gt;</td></tr>
<tr class="memdesc:a56e332f8212e8e7a7c9d06046dd19101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a56e332f8212e8e7a7c9d06046dd19101">More...</a><br /></td></tr>
<tr class="separator:a56e332f8212e8e7a7c9d06046dd19101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f13c2ae4bbfb36a2c34f0a083fa7b27"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a8f13c2ae4bbfb36a2c34f0a083fa7b27">ODR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 7, 1 &gt;</td></tr>
<tr class="memdesc:a8f13c2ae4bbfb36a2c34f0a083fa7b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a8f13c2ae4bbfb36a2c34f0a083fa7b27">More...</a><br /></td></tr>
<tr class="separator:a8f13c2ae4bbfb36a2c34f0a083fa7b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91348bfc701ec50bbc9f87b589193016"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a91348bfc701ec50bbc9f87b589193016">ODR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 6, 1 &gt;</td></tr>
<tr class="memdesc:a91348bfc701ec50bbc9f87b589193016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a91348bfc701ec50bbc9f87b589193016">More...</a><br /></td></tr>
<tr class="separator:a91348bfc701ec50bbc9f87b589193016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff47a0e5443ea4cbac2c7793b11062b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a3ff47a0e5443ea4cbac2c7793b11062b">ODR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 5, 1 &gt;</td></tr>
<tr class="memdesc:a3ff47a0e5443ea4cbac2c7793b11062b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a3ff47a0e5443ea4cbac2c7793b11062b">More...</a><br /></td></tr>
<tr class="separator:a3ff47a0e5443ea4cbac2c7793b11062b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efb1f77a422a6e4f716565a541a308"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a27efb1f77a422a6e4f716565a541a308">ODR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 4, 1 &gt;</td></tr>
<tr class="memdesc:a27efb1f77a422a6e4f716565a541a308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a27efb1f77a422a6e4f716565a541a308">More...</a><br /></td></tr>
<tr class="separator:a27efb1f77a422a6e4f716565a541a308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15903939fd27af149e4ca681fce1ba"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#aed15903939fd27af149e4ca681fce1ba">ODR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 3, 1 &gt;</td></tr>
<tr class="memdesc:aed15903939fd27af149e4ca681fce1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#aed15903939fd27af149e4ca681fce1ba">More...</a><br /></td></tr>
<tr class="separator:aed15903939fd27af149e4ca681fce1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ee270763eac583d7afc6c8c5174f82"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a36ee270763eac583d7afc6c8c5174f82">ODR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 2, 1 &gt;</td></tr>
<tr class="memdesc:a36ee270763eac583d7afc6c8c5174f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a36ee270763eac583d7afc6c8c5174f82">More...</a><br /></td></tr>
<tr class="separator:a36ee270763eac583d7afc6c8c5174f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffa765a404141804b53d677b72af515"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a8ffa765a404141804b53d677b72af515">ODR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 1, 1 &gt;</td></tr>
<tr class="memdesc:a8ffa765a404141804b53d677b72af515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a8ffa765a404141804b53d677b72af515">More...</a><br /></td></tr>
<tr class="separator:a8ffa765a404141804b53d677b72af515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1b6320e961668e827f57a8726c05b4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#afe1b6320e961668e827f57a8726c05b4">ODR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 0, 1 &gt;</td></tr>
<tr class="memdesc:afe1b6320e961668e827f57a8726c05b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#afe1b6320e961668e827f57a8726c05b4">More...</a><br /></td></tr>
<tr class="separator:afe1b6320e961668e827f57a8726c05b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="aa25e09f81e3f0946cd3be20898deaf64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#aa25e09f81e3f0946cd3be20898deaf64">STM32LIB::reg::GPIOD::ODR::ODR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac0e19990eb88457a08edecf68a077a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#ac0e19990eb88457a08edecf68a077a37">STM32LIB::reg::GPIOD::ODR::ODR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a4252c707d8fcf618de7bd8b7ff7831b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a4252c707d8fcf618de7bd8b7ff7831b6">STM32LIB::reg::GPIOD::ODR::ODR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ab1540ad594b30eeefa644abce1fb0bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#ab1540ad594b30eeefa644abce1fb0bd3">STM32LIB::reg::GPIOD::ODR::ODR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a704708a57257d626be31b167709cb3a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a704708a57257d626be31b167709cb3a7">STM32LIB::reg::GPIOD::ODR::ODR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a2c349970fcd685b5fc1d83ba1a51339b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a2c349970fcd685b5fc1d83ba1a51339b">STM32LIB::reg::GPIOD::ODR::ODR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a90baaa596f876986e84a281a533c76eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a90baaa596f876986e84a281a533c76eb">STM32LIB::reg::GPIOD::ODR::ODR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a56e332f8212e8e7a7c9d06046dd19101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a56e332f8212e8e7a7c9d06046dd19101">STM32LIB::reg::GPIOD::ODR::ODR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a8f13c2ae4bbfb36a2c34f0a083fa7b27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a8f13c2ae4bbfb36a2c34f0a083fa7b27">STM32LIB::reg::GPIOD::ODR::ODR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a91348bfc701ec50bbc9f87b589193016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a91348bfc701ec50bbc9f87b589193016">STM32LIB::reg::GPIOD::ODR::ODR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a3ff47a0e5443ea4cbac2c7793b11062b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a3ff47a0e5443ea4cbac2c7793b11062b">STM32LIB::reg::GPIOD::ODR::ODR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a27efb1f77a422a6e4f716565a541a308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a27efb1f77a422a6e4f716565a541a308">STM32LIB::reg::GPIOD::ODR::ODR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aed15903939fd27af149e4ca681fce1ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#aed15903939fd27af149e4ca681fce1ba">STM32LIB::reg::GPIOD::ODR::ODR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a36ee270763eac583d7afc6c8c5174f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a36ee270763eac583d7afc6c8c5174f82">STM32LIB::reg::GPIOD::ODR::ODR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a8ffa765a404141804b53d677b72af515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a8ffa765a404141804b53d677b72af515">STM32LIB::reg::GPIOD::ODR::ODR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="afe1b6320e961668e827f57a8726c05b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#afe1b6320e961668e827f57a8726c05b4">STM32LIB::reg::GPIOD::ODR::ODR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C14, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
