[Inputs]
CLK
=SW[7:0]=
=BTN[4:0]=
[Outputs]
PWM_MC1
PWM_MC2
CLAW
JOINTHIGH
JOINTLOW
=SSEG_CA[7:0]=
=SSEG_AN[3:0]=
=LED[3:0]=
[BiDir]
US_FRONT
US_BACK
US_SIDE_FRONT
US_SIDE_BACK
[ATTRIBUTES]
VeriModel System

