{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.710019",
   "Default View_TopLeft":"1632,744",
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port ddr2_sdram -pg 1 -lvl 8 -x 3160 -y 80 -defaultsOSRD
preplace port usb_uart -pg 1 -lvl 8 -x 3160 -y 400 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 8 -x 3160 -y 630 -defaultsOSRD
preplace port eth_rmii -pg 1 -lvl 8 -x 3160 -y 880 -defaultsOSRD
preplace port eth_mdio_mdc -pg 1 -lvl 8 -x 3160 -y 850 -defaultsOSRD
preplace port led_16bits -pg 1 -lvl 8 -x 3160 -y -100 -defaultsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 8 -x 3160 -y -80 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x -190 -y 530 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -190 -y 510 -defaultsOSRD
preplace port eth_refclk -pg 1 -lvl 8 -x 3160 -y 820 -defaultsOSRD
preplace port eth_intn -pg 1 -lvl 0 -x -190 -y 330 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -x 1620 -y 200 -defaultsOSRD
preplace inst negate_reset -pg 1 -lvl 1 -x 300 -y 870 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 1 -x 300 -y 710 -defaultsOSRD
preplace inst mii_to_rmii_0 -pg 1 -lvl 7 -x 2970 -y 880 -defaultsOSRD
preplace inst negate_eth_int -pg 1 -lvl 1 -x 300 -y 330 -defaultsOSRD
preplace inst intr_concat_0 -pg 1 -lvl 2 -x 670 -y 550 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 1 -x 300 -y 1100 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 2060 -y 310 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 6 -x 2060 -y 880 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2970 -y -90 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 7 -x 2970 -y 1140 -defaultsOSRD
preplace inst soc_interconnect -pg 1 -lvl 4 -x 1240 -y 500 -defaultsOSRD -resize 256 600
preplace inst mig_interconnect -pg 1 -lvl 6 -x 2060 -y 100 -defaultsOSRD
preplace inst spi_flash_controller -pg 1 -lvl 7 -x 2970 -y 700 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 7 -x 2970 -y 480 -defaultsOSRD
preplace inst bootrom -pg 1 -lvl 7 -x 2970 -y 330 -defaultsOSRD
preplace inst basic_clocking -pg 1 -lvl 1 -x 300 -y 520 -defaultsOSRD
preplace inst ground_0 -pg 1 -lvl 1 -x 300 -y 990 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 2970 -y 130 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 6 -x 2060 -y 1300 -defaultsOSRD
preplace inst test_ram -pg 1 -lvl 7 -x 2970 -y 1300 -defaultsOSRD
preplace inst MangoMIPS32_up -pg 1 -lvl 3 -x 890 -y 530 -defaultsOSRD
preplace netloc clk_wiz_0_clk_cpu 1 1 3 530 440 770 410 1030
preplace netloc negate_reset_Res 1 1 3 550 740 780 420 1090
preplace netloc clk_wiz_0_clk_periph 1 1 6 520J 430 NJ 430 1060 110 N 110 1810 -20 2270
preplace netloc reset_1 1 0 1 -170 510n
preplace netloc M02_ACLK_1 1 5 3 1870 390 2240J 270 3120
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 4 1470J 440 1820J 400 2290J 390 3130
preplace netloc proc_sys_reset_0_mb_reset 1 0 2 -130 410 470
preplace netloc clk_wiz_0_clk_slowest 1 0 2 -160 400 480
preplace netloc constant_0_dout 1 1 6 540 260 NJ 260 1030 140 NJ 140 1840J 510 NJ
preplace netloc clk_wiz_0_locked 1 0 7 -140 390 500 250 NJ 250 1000 130 1400J 460 1860J 410 2230J
preplace netloc mig_7series_0_init_calib_complete 1 0 8 -150 270 N 270 NJ 270 1040 150 1430J 130 1850J 230 2290J 240 3110
preplace netloc sys_clock_1 1 0 1 NJ 530
preplace netloc ARESETN_1 1 1 5 550 400 NJ 400 1020 90 N 90 1870
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 N 750 NJ 750 1080 180 1450 300 1780 420 2280
preplace netloc util_vector_logic_0_Res 1 5 1 1780J 160n
preplace netloc clocking_unit_clk_ethref 1 1 7 510J 390 NJ 390 1070 170 1410J 570 NJ 570 2250J 580 3110
preplace netloc clocking_unit_clk_mig 1 1 6 490J 240 NJ 240 990 120 NJ 120 1860J 220 2220
preplace netloc eth_intn_1 1 0 1 N 330
preplace netloc negate_reset1_Res 1 1 6 NJ 330 NJ 330 1050 160 1460J 260 1830J 430 2220
preplace netloc axi_uart16550_0_ip2intc_irpt 1 1 7 560 100 NJ 100 N 100 NJ 100 1770J 560 2260J 570 3110
preplace netloc axi_intc_0_irq 1 1 7 560 960 NJ 960 N 960 NJ 960 NJ 960 NJ 960 3110
preplace netloc vio_0_probe_out0 1 0 2 -120 810 470
preplace netloc intr_concat_0_intr 1 2 1 N 550
preplace netloc mig_7series_0_DDR2 1 7 1 N 80
preplace netloc mii_to_rmii_0_RMII_PHY_M 1 7 1 N 880
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 N 100
preplace netloc axi_ethernetlite_0_MII 1 6 1 N 860
preplace netloc axi_gpio_0_GPIO 1 7 1 N -100
preplace netloc MangoMIPS32_0_m_axi 1 3 1 1010 240n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 2290J 310n
preplace netloc axi_ethernetlite_0_MDIO 1 6 2 2210J 950 3120
preplace netloc soc_interconnect_M06_AXI 1 4 3 1440 -110 NJ -110 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 6 1 N 1300
preplace netloc soc_interconnect_M03_AXI 1 4 2 1460 290 N
preplace netloc soc_interconnect_M05_AXI 1 4 3 NJ 550 NJ 550 2240
preplace netloc soc_interconnect_M01_AXI 1 4 3 1390 450 NJ 450 N
preplace netloc axi_gpio_0_GPIO2 1 7 1 N -80
preplace netloc soc_interconnect_M00_AXI 1 4 3 1430 430 1800J 580 2230
preplace netloc soc_interconnect_M04_AXI 1 4 2 1390 540 1790
preplace netloc soc_interconnect_M02_AXI 1 4 2 1420 40 N
preplace netloc axi_uart16550_1_UART 1 7 1 3120 400n
preplace netloc spi_flash_controller_SPI_0 1 7 1 3120 630n
preplace netloc soc_interconnect_M07_AXI 1 4 2 NJ 630 1770
levelinfo -pg 1 -190 300 670 890 1240 1620 2060 2970 3160
pagesize -pg 1 -db -bbox -sgen -310 -490 3340 1840
"
}
0
