{"Source Block": ["oh/spi/hdl/spi_slave.v@13:23@HdlIdDef", "   );\n\n   //parameters\n   parameter  REGS  = 16;                // total regs   \n   parameter  AW    = 32;                // addresss width\n   localparam PW    = (2*AW+40);         // packet width\n \n   //clk,reset, cfg\n   input \t        nreset;          // async active low reset\n   input [7:0] \t\tchipid;          // chip id\n   output [REGS*8-1:0]  spi_regs;        // all registers for control\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[18, "   input \t\tclk;             // core clock\n"]]}}