#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-full64' '-debug_pp' '-timescale=1ns/1ns' '-LDFLAGS' '-Wl,--no-as-needed' '+acc' '+vpi' '+define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR' '+incdir+/home/users/eda_tools/synopsys_instl_dir/vcs-mx/O-2018.09-SP1/etc/uvm-1.2/src' '/home/users/eda_tools/synopsys_instl_dir/vcs-mx/O-2018.09-SP1/etc/uvm-1.2/src/uvm.sv' '-cm' 'line+cond+fsm+branch+tgl' '-cm_dir' './coverage.vdb' '/home/users/eda_tools/synopsys_instl_dir/vcs-mx/O-2018.09-SP1/etc/uvm-1.2/src/dpi/uvm_dpi.cc' '-CFLAGS' '-DVCS' '+incdir+../../i2c_core/rtl/timescale.v' '+incdir' '../../i2c_core/rtl/i2c_master_defines.v' '+incdir' '../../i2c_core/rtl/i2c_master_bit_ctrl.v' '+incdir' '../../i2c_core/rtl/i2c_master_byte_ctrl.v' '+incdir' '../../i2c_core/rtl/i2c_master_top.v' '+incdir' '../../axlite2wb/rtl/axlite2wbsp.sv' '+incdir' '../../axlite2wb/rtl/axilwr2wbsp.sv' '+incdir' '../../axlite2wb/rtl/axilrd2wbsp.sv' '+incdir' '../../axlite2wb/rtl/wbarbiter.sv' '+incdir' '///home/users/hamza.hassan/projects/axi_apb_bridge/RTL/axi_lite_pkg.sv' '+incdir' '///home/users/hamza.hassan/projects/axi_apb_bridge/RTL/axi_lite_if.sv' '+incdir' '../rtl/axi_i2c_bridge.v' '+incdir' 'i2c_slave_model.v' '+incdir+.' 'tst_bench_top.sv'  -static_dbgen_only -daidir=$1 2>&1
