;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 216, 10
	SUB #72, @76
	DJN -1, @-20
	DJN -1, @-20
	SPL <27, 106
	SLT -61, <-820
	SUB <0, @12
	JMP <80, -92
	MOV @-121, 103
	SUB <270, 16
	SLT -61, <-820
	SUB @127, 106
	SUB #300, <285
	CMP <12, @10
	ADD #300, <285
	ADD #300, <285
	JMZ @0, #82
	SUB @-127, 100
	SPL 0, <402
	ADD #300, <285
	CMP -7, <-20
	SUB 300, 96
	JMZ <127, 106
	SUB @121, 101
	DJN -1, @-126
	SPL <27, 106
	SUB @121, 103
	ADD 30, 9
	ADD 30, 9
	DAT #127, #100
	MOV @-121, 103
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	MOV -7, <-20
	SUB @127, 106
	SUB 300, 96
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV #0, -0
	SUB @127, 106
	SLT -61, <-820
	SPL 0, <402
	ADD #300, <285
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 216, 10
