// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        lsc_out_4200_dout,
        lsc_out_4200_empty_n,
        lsc_out_4200_read,
        aecin_4202_din,
        aecin_4202_full_n,
        aecin_4202_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_read;
input  [11:0] p_read1;
input  [95:0] lsc_out_4200_dout;
input   lsc_out_4200_empty_n;
output   lsc_out_4200_read;
output  [47:0] aecin_4202_din;
input   aecin_4202_full_n;
output   aecin_4202_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg lsc_out_4200_read;
reg aecin_4202_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [11:0] trunc_ln_fu_116_p4;
reg   [11:0] trunc_ln_reg_148;
wire   [11:0] add_ln165_fu_127_p2;
reg   [11:0] add_ln165_reg_154;
wire  signed [23:0] grp_fu_141_p2;
reg   [23:0] mul_ln165_reg_169;
wire    ap_CS_fsm_state4;
reg   [10:0] offset_buffer_V_0_0_address0;
reg    offset_buffer_V_0_0_ce0;
reg    offset_buffer_V_0_0_we0;
reg   [14:0] offset_buffer_V_0_0_d0;
reg    offset_buffer_V_0_0_ce1;
wire   [14:0] offset_buffer_V_0_0_q1;
reg   [10:0] offset_buffer_V_0_1_address0;
reg    offset_buffer_V_0_1_ce0;
reg    offset_buffer_V_0_1_we0;
reg   [12:0] offset_buffer_V_0_1_d0;
reg    offset_buffer_V_0_1_ce1;
wire   [12:0] offset_buffer_V_0_1_q1;
reg   [10:0] offset_buffer_V_1_0_address0;
reg    offset_buffer_V_1_0_ce0;
reg    offset_buffer_V_1_0_we0;
reg   [14:0] offset_buffer_V_1_0_d0;
reg    offset_buffer_V_1_0_ce1;
wire   [14:0] offset_buffer_V_1_0_q1;
reg   [10:0] offset_buffer_V_1_1_address0;
reg    offset_buffer_V_1_1_ce0;
reg    offset_buffer_V_1_1_we0;
reg   [12:0] offset_buffer_V_1_1_d0;
reg    offset_buffer_V_1_1_ce1;
wire   [12:0] offset_buffer_V_1_1_q1;
reg   [10:0] offset_buffer_V_2_0_address0;
reg    offset_buffer_V_2_0_ce0;
reg    offset_buffer_V_2_0_we0;
reg   [14:0] offset_buffer_V_2_0_d0;
reg    offset_buffer_V_2_0_ce1;
wire   [14:0] offset_buffer_V_2_0_q1;
reg   [10:0] offset_buffer_V_2_1_address0;
reg    offset_buffer_V_2_1_ce0;
reg    offset_buffer_V_2_1_we0;
reg   [12:0] offset_buffer_V_2_1_d0;
reg    offset_buffer_V_2_1_ce1;
wire   [12:0] offset_buffer_V_2_1_q1;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_idle;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_ready;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_we0;
wire   [14:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_we0;
wire   [14:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_we0;
wire   [14:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_we0;
wire   [12:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_we0;
wire   [12:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_we0;
wire   [12:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_d0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_idle;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_ready;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_lsc_out_4200_read;
wire   [47:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_din;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_write;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_we0;
wire   [12:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address1;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce1;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_we0;
wire   [12:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address1;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce1;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_we0;
wire   [12:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address1;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce1;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_we0;
wire   [14:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address1;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce1;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_we0;
wire   [14:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address1;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce1;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce0;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_we0;
wire   [14:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_d0;
wire   [10:0] grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address1;
wire    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce1;
reg    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg;
reg    ap_block_state1_ignore_call13;
wire    ap_CS_fsm_state2;
reg    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    ap_block_state1;
wire   [12:0] zext_ln99_fu_106_p1;
wire   [12:0] add_ln99_fu_110_p2;
wire   [11:0] grp_fu_141_p0;
wire   [11:0] grp_fu_141_p1;
reg    grp_fu_141_ce;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire   [23:0] grp_fu_141_p00;
wire   [23:0] grp_fu_141_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg = 1'b0;
#0 grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg = 1'b0;
end

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_0 #(
    .DataWidth( 15 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
offset_buffer_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_V_0_0_address0),
    .ce0(offset_buffer_V_0_0_ce0),
    .we0(offset_buffer_V_0_0_we0),
    .d0(offset_buffer_V_0_0_d0),
    .address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address1),
    .ce1(offset_buffer_V_0_0_ce1),
    .q1(offset_buffer_V_0_0_q1)
);

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_1 #(
    .DataWidth( 13 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
offset_buffer_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_V_0_1_address0),
    .ce0(offset_buffer_V_0_1_ce0),
    .we0(offset_buffer_V_0_1_we0),
    .d0(offset_buffer_V_0_1_d0),
    .address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address1),
    .ce1(offset_buffer_V_0_1_ce1),
    .q1(offset_buffer_V_0_1_q1)
);

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_0 #(
    .DataWidth( 15 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
offset_buffer_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_V_1_0_address0),
    .ce0(offset_buffer_V_1_0_ce0),
    .we0(offset_buffer_V_1_0_we0),
    .d0(offset_buffer_V_1_0_d0),
    .address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address1),
    .ce1(offset_buffer_V_1_0_ce1),
    .q1(offset_buffer_V_1_0_q1)
);

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_1 #(
    .DataWidth( 13 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
offset_buffer_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_V_1_1_address0),
    .ce0(offset_buffer_V_1_1_ce0),
    .we0(offset_buffer_V_1_1_we0),
    .d0(offset_buffer_V_1_1_d0),
    .address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address1),
    .ce1(offset_buffer_V_1_1_ce1),
    .q1(offset_buffer_V_1_1_q1)
);

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_0 #(
    .DataWidth( 15 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
offset_buffer_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_V_2_0_address0),
    .ce0(offset_buffer_V_2_0_ce0),
    .we0(offset_buffer_V_2_0_we0),
    .d0(offset_buffer_V_2_0_d0),
    .address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address1),
    .ce1(offset_buffer_V_2_0_ce1),
    .q1(offset_buffer_V_2_0_q1)
);

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_1 #(
    .DataWidth( 13 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
offset_buffer_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_V_2_1_address0),
    .ce0(offset_buffer_V_2_1_ce0),
    .we0(offset_buffer_V_2_1_we0),
    .d0(offset_buffer_V_2_1_d0),
    .address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address1),
    .ce1(offset_buffer_V_2_1_ce1),
    .q1(offset_buffer_V_2_1_q1)
);

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1 grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start),
    .ap_done(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done),
    .ap_idle(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_idle),
    .ap_ready(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_ready),
    .trunc_ln(trunc_ln_reg_148),
    .offset_buffer_V_0_0_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_address0),
    .offset_buffer_V_0_0_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_ce0),
    .offset_buffer_V_0_0_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_we0),
    .offset_buffer_V_0_0_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_d0),
    .offset_buffer_V_1_0_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_address0),
    .offset_buffer_V_1_0_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_ce0),
    .offset_buffer_V_1_0_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_we0),
    .offset_buffer_V_1_0_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_d0),
    .offset_buffer_V_2_0_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_address0),
    .offset_buffer_V_2_0_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_ce0),
    .offset_buffer_V_2_0_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_we0),
    .offset_buffer_V_2_0_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_d0),
    .offset_buffer_V_0_1_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_address0),
    .offset_buffer_V_0_1_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_ce0),
    .offset_buffer_V_0_1_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_we0),
    .offset_buffer_V_0_1_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_d0),
    .offset_buffer_V_1_1_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_address0),
    .offset_buffer_V_1_1_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_ce0),
    .offset_buffer_V_1_1_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_we0),
    .offset_buffer_V_1_1_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_d0),
    .offset_buffer_V_2_1_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_address0),
    .offset_buffer_V_2_1_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_ce0),
    .offset_buffer_V_2_1_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_we0),
    .offset_buffer_V_2_1_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_d0)
);

ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start),
    .ap_done(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done),
    .ap_idle(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_idle),
    .ap_ready(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_ready),
    .lsc_out_4200_dout(lsc_out_4200_dout),
    .lsc_out_4200_empty_n(lsc_out_4200_empty_n),
    .lsc_out_4200_read(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_lsc_out_4200_read),
    .aecin_4202_din(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_din),
    .aecin_4202_full_n(aecin_4202_full_n),
    .aecin_4202_write(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_write),
    .mul_ln165(mul_ln165_reg_169),
    .offset_buffer_V_2_1_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address0),
    .offset_buffer_V_2_1_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce0),
    .offset_buffer_V_2_1_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_we0),
    .offset_buffer_V_2_1_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_d0),
    .offset_buffer_V_2_1_address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address1),
    .offset_buffer_V_2_1_ce1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce1),
    .offset_buffer_V_2_1_q1(offset_buffer_V_2_1_q1),
    .offset_buffer_V_1_1_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address0),
    .offset_buffer_V_1_1_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce0),
    .offset_buffer_V_1_1_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_we0),
    .offset_buffer_V_1_1_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_d0),
    .offset_buffer_V_1_1_address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address1),
    .offset_buffer_V_1_1_ce1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce1),
    .offset_buffer_V_1_1_q1(offset_buffer_V_1_1_q1),
    .offset_buffer_V_0_1_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address0),
    .offset_buffer_V_0_1_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce0),
    .offset_buffer_V_0_1_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_we0),
    .offset_buffer_V_0_1_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_d0),
    .offset_buffer_V_0_1_address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address1),
    .offset_buffer_V_0_1_ce1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce1),
    .offset_buffer_V_0_1_q1(offset_buffer_V_0_1_q1),
    .offset_buffer_V_2_0_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address0),
    .offset_buffer_V_2_0_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce0),
    .offset_buffer_V_2_0_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_we0),
    .offset_buffer_V_2_0_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_d0),
    .offset_buffer_V_2_0_address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address1),
    .offset_buffer_V_2_0_ce1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce1),
    .offset_buffer_V_2_0_q1(offset_buffer_V_2_0_q1),
    .offset_buffer_V_1_0_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address0),
    .offset_buffer_V_1_0_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce0),
    .offset_buffer_V_1_0_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_we0),
    .offset_buffer_V_1_0_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_d0),
    .offset_buffer_V_1_0_address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address1),
    .offset_buffer_V_1_0_ce1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce1),
    .offset_buffer_V_1_0_q1(offset_buffer_V_1_0_q1),
    .trunc_ln(trunc_ln_reg_148),
    .offset_buffer_V_0_0_address0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address0),
    .offset_buffer_V_0_0_ce0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce0),
    .offset_buffer_V_0_0_we0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_we0),
    .offset_buffer_V_0_0_d0(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_d0),
    .offset_buffer_V_0_0_address1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address1),
    .offset_buffer_V_0_0_ce1(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce1),
    .offset_buffer_V_0_0_q1(offset_buffer_V_0_0_q1),
    .add_ln165(add_ln165_reg_154)
);

ISPPipeline_accel_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U617(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_141_p0),
    .din1(grp_fu_141_p1),
    .ce(grp_fu_141_ce),
    .dout(grp_fu_141_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_ready == 1'b1)) begin
            grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg <= 1'b1;
        end else if ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_ready == 1'b1)) begin
            grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln165_reg_154 <= add_ln165_fu_127_p2;
        trunc_ln_reg_148 <= {{add_ln99_fu_110_p2[12:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul_ln165_reg_169 <= grp_fu_141_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        aecin_4202_write = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_write;
    end else begin
        aecin_4202_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state1) & ((ap_done_reg == 1'b1) | (ap_start == 1'b0))) | ((1'b1 == ap_CS_fsm_state2) & (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done == 1'b0)))) begin
        grp_fu_141_ce = 1'b0;
    end else begin
        grp_fu_141_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        lsc_out_4200_read = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_lsc_out_4200_read;
    end else begin
        lsc_out_4200_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_0_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_0_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_address0;
    end else begin
        offset_buffer_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_0_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_0_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_ce0;
    end else begin
        offset_buffer_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_0_ce1 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce1;
    end else begin
        offset_buffer_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_0_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_0_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_d0;
    end else begin
        offset_buffer_V_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_0_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_0_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_we0;
    end else begin
        offset_buffer_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_1_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_1_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_address0;
    end else begin
        offset_buffer_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_1_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_1_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_ce0;
    end else begin
        offset_buffer_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_1_ce1 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce1;
    end else begin
        offset_buffer_V_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_1_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_1_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_d0;
    end else begin
        offset_buffer_V_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_0_1_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_0_1_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_we0;
    end else begin
        offset_buffer_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_0_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_0_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_address0;
    end else begin
        offset_buffer_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_0_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_0_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_ce0;
    end else begin
        offset_buffer_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_0_ce1 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce1;
    end else begin
        offset_buffer_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_0_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_0_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_d0;
    end else begin
        offset_buffer_V_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_0_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_0_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_we0;
    end else begin
        offset_buffer_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_1_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_1_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_address0;
    end else begin
        offset_buffer_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_1_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_1_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_ce0;
    end else begin
        offset_buffer_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_1_ce1 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce1;
    end else begin
        offset_buffer_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_1_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_1_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_d0;
    end else begin
        offset_buffer_V_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_1_1_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_1_1_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_we0;
    end else begin
        offset_buffer_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_0_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_0_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_address0;
    end else begin
        offset_buffer_V_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_0_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_0_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_ce0;
    end else begin
        offset_buffer_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_0_ce1 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce1;
    end else begin
        offset_buffer_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_0_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_0_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_d0;
    end else begin
        offset_buffer_V_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_0_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_0_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_we0;
    end else begin
        offset_buffer_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_1_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_1_address0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_address0;
    end else begin
        offset_buffer_V_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_1_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_1_ce0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_ce0;
    end else begin
        offset_buffer_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_1_ce1 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce1;
    end else begin
        offset_buffer_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_1_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_1_d0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_d0;
    end else begin
        offset_buffer_V_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_V_2_1_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_V_2_1_we0 = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_we0;
    end else begin
        offset_buffer_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln165_fu_127_p2 = (trunc_ln_fu_116_p4 + 12'd1);

assign add_ln99_fu_110_p2 = (zext_ln99_fu_106_p1 + 13'd1);

assign aecin_4202_din = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_din;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call13 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_fu_141_p0 = grp_fu_141_p00;

assign grp_fu_141_p00 = p_read;

assign grp_fu_141_p1 = grp_fu_141_p10;

assign grp_fu_141_p10 = add_ln165_fu_127_p2;

assign grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg;

assign grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start = grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg;

assign trunc_ln_fu_116_p4 = {{add_ln99_fu_110_p2[12:1]}};

assign zext_ln99_fu_106_p1 = p_read1;

endmodule //ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s
