{
  "fa7273af": {
    "file_id": "fa7273af",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754201102/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "-3277768491986185191",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:06:17.060347",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "fca606c3": {
    "file_id": "fca606c3",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754201102/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-7260425714629445801",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:06:17.052368",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  },
  "81aaff8b": {
    "file_id": "81aaff8b",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754201102/artifacts/testbenches/testbench_adder_16bit.v",
    "file_type": "testbench",
    "content_hash": "131523571228182879",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:06:17.069857",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}