O_GEN_IDLE_SIGNAL = 1
MS_LIMITS_LEFT_TDC = 0
MS_LIMITS_RIGHT_TDC = 0
MS_SWITCH_SEL = 0
MS_DEBUG = 0
MS_RECV_REC_ALL = 0
PLL1_SETCOARSE = 0
PLL2_SETCOARSE = 0
PLL1_ENVCOMONITOR = 0
PLL2_ENVCOMONITOR = 0
DISABLE_COARSE = 0
ANODE_FLAG_CH0 = 1
CATHODE_FLAG_CH0 = 1
S_SWITCH_CH0 = 1
SORD_CH0 = 1
SORD_NOT_CH0 = 0
EDGE_CH0 = 1
EDGE_CML_CH0 = 0
DAC_CMLSCALE_CH0 = 0
DMON_ENA_CH0 = 0
DMON_SW_CH0 = 0
TDCTEST_CH0 = 1
AMON_CTRL_CH0 = 0
COMP_SPI_CH0 = 0
DAC_SIPM_SC_CH0 = 0
DAC_SIPM_CH0 = f
DAC_TTHRESH_SC_CH0 = 0
DAC_TTHRESH_CH0 = 0
DAC_AMPCOM_SC_CH0 = 2
DAC_AMPCOM_CH0 = 0
DAC_INPUTBIAS_SC_CH0 = 0
DAC_INPUTBIAS_CH0 = 5
DAC_ETHRESH_CH0 = 69
DAC_POLE_SC_CH0 = 0
DAC_POLE_CH0 = 3f
DAC_CML_CH0 = 8
DAC_DELAY_CH0 = 1
DAC_DELAY_BIT1_CH0 = 0
DAC_CHANNEL_MASK_CH48 = 0
ANODE_FLAG_CH1 = 1
CATHODE_FLAG_CH1 = 1
S_SWITCH_CH1 = 1
SORD_CH1 = 1
SORD_NOT_CH1 = 0
EDGE_CH1 = 1
EDGE_CML_CH1 = 0
DAC_CMLSCALE_CH1 = 0
DMON_ENA_CH1 = 0
DMON_SW_CH1 = 0
TDCTEST_CH1 = 1
AMON_CTRL_CH1 = 0
COMP_SPI_CH1 = 0
DAC_SIPM_SC_CH1 = 0
DAC_SIPM_CH1 = f
DAC_TTHRESH_SC_CH1 = 0
DAC_TTHRESH_CH1 = 0
DAC_AMPCOM_SC_CH1 = 2
DAC_AMPCOM_CH1 = 0
DAC_INPUTBIAS_SC_CH1 = 0
DAC_INPUTBIAS_CH1 = 5
DAC_ETHRESH_CH1 = 64
DAC_POLE_SC_CH1 = 0
DAC_POLE_CH1 = 3f
DAC_CML_CH1 = 8
DAC_DELAY_CH1 = 1
DAC_DELAY_BIT1_CH1 = 0
DAC_CHANNEL_MASK_CH49 = 0
ANODE_FLAG_CH2 = 1
CATHODE_FLAG_CH2 = 1
S_SWITCH_CH2 = 1
SORD_CH2 = 1
SORD_NOT_CH2 = 0
EDGE_CH2 = 1
EDGE_CML_CH2 = 0
DAC_CMLSCALE_CH2 = 0
DMON_ENA_CH2 = 0
DMON_SW_CH2 = 0
TDCTEST_CH2 = 1
AMON_CTRL_CH2 = 0
COMP_SPI_CH2 = 0
DAC_SIPM_SC_CH2 = 0
DAC_SIPM_CH2 = f
DAC_TTHRESH_SC_CH2 = 0
DAC_TTHRESH_CH2 = 0
DAC_AMPCOM_SC_CH2 = 2
DAC_AMPCOM_CH2 = 0
DAC_INPUTBIAS_SC_CH2 = 0
DAC_INPUTBIAS_CH2 = 5
DAC_ETHRESH_CH2 = 64
DAC_POLE_SC_CH2 = 0
DAC_POLE_CH2 = 3f
DAC_CML_CH2 = 8
DAC_DELAY_CH2 = 1
DAC_DELAY_BIT1_CH2 = 0
DAC_CHANNEL_MASK_CH50 = 0
ANODE_FLAG_CH3 = 1
CATHODE_FLAG_CH3 = 1
S_SWITCH_CH3 = 1
SORD_CH3 = 1
SORD_NOT_CH3 = 0
EDGE_CH3 = 1
EDGE_CML_CH3 = 0
DAC_CMLSCALE_CH3 = 0
DMON_ENA_CH3 = 0
DMON_SW_CH3 = 0
TDCTEST_CH3 = 1
AMON_CTRL_CH3 = 0
COMP_SPI_CH3 = 0
DAC_SIPM_SC_CH3 = 0
DAC_SIPM_CH3 = f
DAC_TTHRESH_SC_CH3 = 0
DAC_TTHRESH_CH3 = 0
DAC_AMPCOM_SC_CH3 = 2
DAC_AMPCOM_CH3 = 0
DAC_INPUTBIAS_SC_CH3 = 0
DAC_INPUTBIAS_CH3 = 5
DAC_ETHRESH_CH3 = 69
DAC_POLE_SC_CH3 = 0
DAC_POLE_CH3 = 3f
DAC_CML_CH3 = 8
DAC_DELAY_CH3 = 1
DAC_DELAY_BIT1_CH3 = 0
DAC_CHANNEL_MASK_CH51 = 0
ANODE_FLAG_CH4 = 1
CATHODE_FLAG_CH4 = 1
S_SWITCH_CH4 = 1
SORD_CH4 = 1
SORD_NOT_CH4 = 0
EDGE_CH4 = 1
EDGE_CML_CH4 = 0
DAC_CMLSCALE_CH4 = 0
DMON_ENA_CH4 = 0
DMON_SW_CH4 = 0
TDCTEST_CH4 = 1
AMON_CTRL_CH4 = 0
COMP_SPI_CH4 = 0
DAC_SIPM_SC_CH4 = 0
DAC_SIPM_CH4 = f
DAC_TTHRESH_SC_CH4 = 0
DAC_TTHRESH_CH4 = 0
DAC_AMPCOM_SC_CH4 = 2
DAC_AMPCOM_CH4 = 0
DAC_INPUTBIAS_SC_CH4 = 0
DAC_INPUTBIAS_CH4 = 5
DAC_ETHRESH_CH4 = 64
DAC_POLE_SC_CH4 = 0
DAC_POLE_CH4 = 3f
DAC_CML_CH4 = 8
DAC_DELAY_CH4 = 1
DAC_DELAY_BIT1_CH4 = 0
DAC_CHANNEL_MASK_CH52 = 0
ANODE_FLAG_CH5 = 1
CATHODE_FLAG_CH5 = 1
S_SWITCH_CH5 = 1
SORD_CH5 = 1
SORD_NOT_CH5 = 0
EDGE_CH5 = 1
EDGE_CML_CH5 = 0
DAC_CMLSCALE_CH5 = 0
DMON_ENA_CH5 = 0
DMON_SW_CH5 = 0
TDCTEST_CH5 = 1
AMON_CTRL_CH5 = 0
COMP_SPI_CH5 = 0
DAC_SIPM_SC_CH5 = 0
DAC_SIPM_CH5 = f
DAC_TTHRESH_SC_CH5 = 0
DAC_TTHRESH_CH5 = 0
DAC_AMPCOM_SC_CH5 = 2
DAC_AMPCOM_CH5 = 0
DAC_INPUTBIAS_SC_CH5 = 0
DAC_INPUTBIAS_CH5 = 5
DAC_ETHRESH_CH5 = 64
DAC_POLE_SC_CH5 = 0
DAC_POLE_CH5 = 3f
DAC_CML_CH5 = 8
DAC_DELAY_CH5 = 1
DAC_DELAY_BIT1_CH5 = 0
DAC_CHANNEL_MASK_CH53 = 0
ANODE_FLAG_CH6 = 1
CATHODE_FLAG_CH6 = 1
S_SWITCH_CH6 = 1
SORD_CH6 = 1
SORD_NOT_CH6 = 0
EDGE_CH6 = 1
EDGE_CML_CH6 = 0
DAC_CMLSCALE_CH6 = 0
DMON_ENA_CH6 = 0
DMON_SW_CH6 = 0
TDCTEST_CH6 = 1
AMON_CTRL_CH6 = 0
COMP_SPI_CH6 = 0
DAC_SIPM_SC_CH6 = 0
DAC_SIPM_CH6 = f
DAC_TTHRESH_SC_CH6 = 0
DAC_TTHRESH_CH6 = 0
DAC_AMPCOM_SC_CH6 = 2
DAC_AMPCOM_CH6 = 0
DAC_INPUTBIAS_SC_CH6 = 0
DAC_INPUTBIAS_CH6 = 5
DAC_ETHRESH_CH6 = 64
DAC_POLE_SC_CH6 = 0
DAC_POLE_CH6 = 3f
DAC_CML_CH6 = 8
DAC_DELAY_CH6 = 1
DAC_DELAY_BIT1_CH6 = 0
DAC_CHANNEL_MASK_CH54 = 0
ANODE_FLAG_CH7 = 1
CATHODE_FLAG_CH7 = 1
S_SWITCH_CH7 = 1
SORD_CH7 = 1
SORD_NOT_CH7 = 0
EDGE_CH7 = 1
EDGE_CML_CH7 = 0
DAC_CMLSCALE_CH7 = 0
DMON_ENA_CH7 = 0
DMON_SW_CH7 = 0
TDCTEST_CH7 = 1
AMON_CTRL_CH7 = 0
COMP_SPI_CH7 = 0
DAC_SIPM_SC_CH7 = 0
DAC_SIPM_CH7 = f
DAC_TTHRESH_SC_CH7 = 0
DAC_TTHRESH_CH7 = 0
DAC_AMPCOM_SC_CH7 = 2
DAC_AMPCOM_CH7 = 0
DAC_INPUTBIAS_SC_CH7 = 0
DAC_INPUTBIAS_CH7 = 5
DAC_ETHRESH_CH7 = 64
DAC_POLE_SC_CH7 = 0
DAC_POLE_CH7 = 3f
DAC_CML_CH7 = 8
DAC_DELAY_CH7 = 1
DAC_DELAY_BIT1_CH7 = 0
DAC_CHANNEL_MASK_CH55 = 0
ANODE_FLAG_CH8 = 1
CATHODE_FLAG_CH8 = 1
S_SWITCH_CH8 = 1
SORD_CH8 = 1
SORD_NOT_CH8 = 0
EDGE_CH8 = 1
EDGE_CML_CH8 = 0
DAC_CMLSCALE_CH8 = 0
DMON_ENA_CH8 = 0
DMON_SW_CH8 = 0
TDCTEST_CH8 = 1
AMON_CTRL_CH8 = 0
COMP_SPI_CH8 = 0
DAC_SIPM_SC_CH8 = 0
DAC_SIPM_CH8 = f
DAC_TTHRESH_SC_CH8 = 0
DAC_TTHRESH_CH8 = 0
DAC_AMPCOM_SC_CH8 = 2
DAC_AMPCOM_CH8 = 0
DAC_INPUTBIAS_SC_CH8 = 0
DAC_INPUTBIAS_CH8 = 5
DAC_ETHRESH_CH8 = 64
DAC_POLE_SC_CH8 = 0
DAC_POLE_CH8 = 3f
DAC_CML_CH8 = 8
DAC_DELAY_CH8 = 1
DAC_DELAY_BIT1_CH8 = 0
DAC_CHANNEL_MASK_CH56 = 0
ANODE_FLAG_CH9 = 1
CATHODE_FLAG_CH9 = 1
S_SWITCH_CH9 = 1
SORD_CH9 = 1
SORD_NOT_CH9 = 0
EDGE_CH9 = 1
EDGE_CML_CH9 = 0
DAC_CMLSCALE_CH9 = 0
DMON_ENA_CH9 = 0
DMON_SW_CH9 = 0
TDCTEST_CH9 = 1
AMON_CTRL_CH9 = 0
COMP_SPI_CH9 = 0
DAC_SIPM_SC_CH9 = 0
DAC_SIPM_CH9 = f
DAC_TTHRESH_SC_CH9 = 0
DAC_TTHRESH_CH9 = 0
DAC_AMPCOM_SC_CH9 = 2
DAC_AMPCOM_CH9 = 0
DAC_INPUTBIAS_SC_CH9 = 0
DAC_INPUTBIAS_CH9 = 5
DAC_ETHRESH_CH9 = 69
DAC_POLE_SC_CH9 = 0
DAC_POLE_CH9 = 3f
DAC_CML_CH9 = 8
DAC_DELAY_CH9 = 1
DAC_DELAY_BIT1_CH9 = 0
DAC_CHANNEL_MASK_CH57 = 0
ANODE_FLAG_CH10 = 1
CATHODE_FLAG_CH10 = 1
S_SWITCH_CH10 = 1
SORD_CH10 = 1
SORD_NOT_CH10 = 0
EDGE_CH10 = 1
EDGE_CML_CH10 = 0
DAC_CMLSCALE_CH10 = 0
DMON_ENA_CH10 = 0
DMON_SW_CH10 = 0
TDCTEST_CH10 = 1
AMON_CTRL_CH10 = 0
COMP_SPI_CH10 = 0
DAC_SIPM_SC_CH10 = 0
DAC_SIPM_CH10 = f
DAC_TTHRESH_SC_CH10 = 0
DAC_TTHRESH_CH10 = 0
DAC_AMPCOM_SC_CH10 = 2
DAC_AMPCOM_CH10 = 0
DAC_INPUTBIAS_SC_CH10 = 0
DAC_INPUTBIAS_CH10 = 5
DAC_ETHRESH_CH10 = 64
DAC_POLE_SC_CH10 = 0
DAC_POLE_CH10 = 3f
DAC_CML_CH10 = 8
DAC_DELAY_CH10 = 1
DAC_DELAY_BIT1_CH10 = 0
DAC_CHANNEL_MASK_CH58 = 0
ANODE_FLAG_CH11 = 1
CATHODE_FLAG_CH11 = 1
S_SWITCH_CH11 = 1
SORD_CH11 = 1
SORD_NOT_CH11 = 0
EDGE_CH11 = 1
EDGE_CML_CH11 = 0
DAC_CMLSCALE_CH11 = 0
DMON_ENA_CH11 = 0
DMON_SW_CH11 = 0
TDCTEST_CH11 = 1
AMON_CTRL_CH11 = 0
COMP_SPI_CH11 = 0
DAC_SIPM_SC_CH11 = 0
DAC_SIPM_CH11 = f
DAC_TTHRESH_SC_CH11 = 0
DAC_TTHRESH_CH11 = 0
DAC_AMPCOM_SC_CH11 = 2
DAC_AMPCOM_CH11 = 0
DAC_INPUTBIAS_SC_CH11 = 0
DAC_INPUTBIAS_CH11 = 5
DAC_ETHRESH_CH11 = 69
DAC_POLE_SC_CH11 = 0
DAC_POLE_CH11 = 3f
DAC_CML_CH11 = 8
DAC_DELAY_CH11 = 1
DAC_DELAY_BIT1_CH11 = 0
DAC_CHANNEL_MASK_CH59 = 0
ANODE_FLAG_CH12 = 1
CATHODE_FLAG_CH12 = 1
S_SWITCH_CH12 = 1
SORD_CH12 = 1
SORD_NOT_CH12 = 0
EDGE_CH12 = 1
EDGE_CML_CH12 = 0
DAC_CMLSCALE_CH12 = 0
DMON_ENA_CH12 = 0
DMON_SW_CH12 = 0
TDCTEST_CH12 = 1
AMON_CTRL_CH12 = 0
COMP_SPI_CH12 = 0
DAC_SIPM_SC_CH12 = 0
DAC_SIPM_CH12 = f
DAC_TTHRESH_SC_CH12 = 0
DAC_TTHRESH_CH12 = 0
DAC_AMPCOM_SC_CH12 = 2
DAC_AMPCOM_CH12 = 0
DAC_INPUTBIAS_SC_CH12 = 0
DAC_INPUTBIAS_CH12 = 5
DAC_ETHRESH_CH12 = 64
DAC_POLE_SC_CH12 = 0
DAC_POLE_CH12 = 3f
DAC_CML_CH12 = 8
DAC_DELAY_CH12 = 1
DAC_DELAY_BIT1_CH12 = 0
DAC_CHANNEL_MASK_CH60 = 0
ANODE_FLAG_CH13 = 1
CATHODE_FLAG_CH13 = 1
S_SWITCH_CH13 = 1
SORD_CH13 = 1
SORD_NOT_CH13 = 0
EDGE_CH13 = 1
EDGE_CML_CH13 = 0
DAC_CMLSCALE_CH13 = 0
DMON_ENA_CH13 = 0
DMON_SW_CH13 = 0
TDCTEST_CH13 = 1
AMON_CTRL_CH13 = 0
COMP_SPI_CH13 = 0
DAC_SIPM_SC_CH13 = 0
DAC_SIPM_CH13 = f
DAC_TTHRESH_SC_CH13 = 0
DAC_TTHRESH_CH13 = 0
DAC_AMPCOM_SC_CH13 = 2
DAC_AMPCOM_CH13 = 0
DAC_INPUTBIAS_SC_CH13 = 0
DAC_INPUTBIAS_CH13 = 5
DAC_ETHRESH_CH13 = 69
DAC_POLE_SC_CH13 = 0
DAC_POLE_CH13 = 3f
DAC_CML_CH13 = 8
DAC_DELAY_CH13 = 1
DAC_DELAY_BIT1_CH13 = 0
DAC_CHANNEL_MASK_CH61 = 0
ANODE_FLAG_CH14 = 1
CATHODE_FLAG_CH14 = 1
S_SWITCH_CH14 = 1
SORD_CH14 = 1
SORD_NOT_CH14 = 0
EDGE_CH14 = 1
EDGE_CML_CH14 = 0
DAC_CMLSCALE_CH14 = 0
DMON_ENA_CH14 = 0
DMON_SW_CH14 = 0
TDCTEST_CH14 = 1
AMON_CTRL_CH14 = 0
COMP_SPI_CH14 = 0
DAC_SIPM_SC_CH14 = 0
DAC_SIPM_CH14 = f
DAC_TTHRESH_SC_CH14 = 0
DAC_TTHRESH_CH14 = 0
DAC_AMPCOM_SC_CH14 = 2
DAC_AMPCOM_CH14 = 0
DAC_INPUTBIAS_SC_CH14 = 0
DAC_INPUTBIAS_CH14 = 5
DAC_ETHRESH_CH14 = 64
DAC_POLE_SC_CH14 = 0
DAC_POLE_CH14 = 3f
DAC_CML_CH14 = 8
DAC_DELAY_CH14 = 1
DAC_DELAY_BIT1_CH14 = 0
DAC_CHANNEL_MASK_CH62 = 0
ANODE_FLAG_CH15 = 1
CATHODE_FLAG_CH15 = 1
S_SWITCH_CH15 = 1
SORD_CH15 = 1
SORD_NOT_CH15 = 0
EDGE_CH15 = 1
EDGE_CML_CH15 = 0
DAC_CMLSCALE_CH15 = 0
DMON_ENA_CH15 = 0
DMON_SW_CH15 = 0
TDCTEST_CH15 = 1
AMON_CTRL_CH15 = 0
COMP_SPI_CH15 = 0
DAC_SIPM_SC_CH15 = 0
DAC_SIPM_CH15 = f
DAC_TTHRESH_SC_CH15 = 0
DAC_TTHRESH_CH15 = 0
DAC_AMPCOM_SC_CH15 = 2
DAC_AMPCOM_CH15 = 0
DAC_INPUTBIAS_SC_CH15 = 0
DAC_INPUTBIAS_CH15 = 5
DAC_ETHRESH_CH15 = 64
DAC_POLE_SC_CH15 = 0
DAC_POLE_CH15 = 3f
DAC_CML_CH15 = 8
DAC_DELAY_CH15 = 1
DAC_DELAY_BIT1_CH15 = 0
DAC_CHANNEL_MASK_CH63 = 0
ANODE_FLAG_CH16 = 1
CATHODE_FLAG_CH16 = 1
S_SWITCH_CH16 = 1
SORD_CH16 = 1
SORD_NOT_CH16 = 0
EDGE_CH16 = 1
EDGE_CML_CH16 = 0
DAC_CMLSCALE_CH16 = 0
DMON_ENA_CH16 = 0
DMON_SW_CH16 = 0
TDCTEST_CH16 = 1
AMON_CTRL_CH16 = 0
COMP_SPI_CH16 = 0
DAC_SIPM_SC_CH16 = 0
DAC_SIPM_CH16 = f
DAC_TTHRESH_SC_CH16 = 0
DAC_TTHRESH_CH16 = 0
DAC_AMPCOM_SC_CH16 = 2
DAC_AMPCOM_CH16 = 0
DAC_INPUTBIAS_SC_CH16 = 0
DAC_INPUTBIAS_CH16 = 5
DAC_ETHRESH_CH16 = 69
DAC_POLE_SC_CH16 = 0
DAC_POLE_CH16 = 3f
DAC_CML_CH16 = 8
DAC_DELAY_CH16 = 1
DAC_DELAY_BIT1_CH16 = 0
DAC_CHANNEL_MASK_CH32 = 0
ANODE_FLAG_CH17 = 1
CATHODE_FLAG_CH17 = 1
S_SWITCH_CH17 = 1
SORD_CH17 = 1
SORD_NOT_CH17 = 0
EDGE_CH17 = 1
EDGE_CML_CH17 = 0
DAC_CMLSCALE_CH17 = 0
DMON_ENA_CH17 = 0
DMON_SW_CH17 = 0
TDCTEST_CH17 = 1
AMON_CTRL_CH17 = 0
COMP_SPI_CH17 = 0
DAC_SIPM_SC_CH17 = 0
DAC_SIPM_CH17 = f
DAC_TTHRESH_SC_CH17 = 0
DAC_TTHRESH_CH17 = 0
DAC_AMPCOM_SC_CH17 = 2
DAC_AMPCOM_CH17 = 0
DAC_INPUTBIAS_SC_CH17 = 0
DAC_INPUTBIAS_CH17 = 5
DAC_ETHRESH_CH17 = 64
DAC_POLE_SC_CH17 = 0
DAC_POLE_CH17 = 3f
DAC_CML_CH17 = 8
DAC_DELAY_CH17 = 1
DAC_DELAY_BIT1_CH17 = 0
DAC_CHANNEL_MASK_CH33 = 0
ANODE_FLAG_CH18 = 1
CATHODE_FLAG_CH18 = 1
S_SWITCH_CH18 = 1
SORD_CH18 = 1
SORD_NOT_CH18 = 0
EDGE_CH18 = 1
EDGE_CML_CH18 = 0
DAC_CMLSCALE_CH18 = 0
DMON_ENA_CH18 = 0
DMON_SW_CH18 = 0
TDCTEST_CH18 = 1
AMON_CTRL_CH18 = 0
COMP_SPI_CH18 = 0
DAC_SIPM_SC_CH18 = 0
DAC_SIPM_CH18 = f
DAC_TTHRESH_SC_CH18 = 0
DAC_TTHRESH_CH18 = 0
DAC_AMPCOM_SC_CH18 = 2
DAC_AMPCOM_CH18 = 0
DAC_INPUTBIAS_SC_CH18 = 0
DAC_INPUTBIAS_CH18 = 5
DAC_ETHRESH_CH18 = 64
DAC_POLE_SC_CH18 = 0
DAC_POLE_CH18 = 3f
DAC_CML_CH18 = 8
DAC_DELAY_CH18 = 1
DAC_DELAY_BIT1_CH18 = 0
DAC_CHANNEL_MASK_CH34 = 0
ANODE_FLAG_CH19 = 1
CATHODE_FLAG_CH19 = 1
S_SWITCH_CH19 = 1
SORD_CH19 = 1
SORD_NOT_CH19 = 0
EDGE_CH19 = 1
EDGE_CML_CH19 = 0
DAC_CMLSCALE_CH19 = 0
DMON_ENA_CH19 = 0
DMON_SW_CH19 = 0
TDCTEST_CH19 = 1
AMON_CTRL_CH19 = 0
COMP_SPI_CH19 = 0
DAC_SIPM_SC_CH19 = 0
DAC_SIPM_CH19 = f
DAC_TTHRESH_SC_CH19 = 0
DAC_TTHRESH_CH19 = 0
DAC_AMPCOM_SC_CH19 = 2
DAC_AMPCOM_CH19 = 0
DAC_INPUTBIAS_SC_CH19 = 0
DAC_INPUTBIAS_CH19 = 5
DAC_ETHRESH_CH19 = 69
DAC_POLE_SC_CH19 = 0
DAC_POLE_CH19 = 3f
DAC_CML_CH19 = 8
DAC_DELAY_CH19 = 1
DAC_DELAY_BIT1_CH19 = 0
DAC_CHANNEL_MASK_CH35 = 0
ANODE_FLAG_CH20 = 1
CATHODE_FLAG_CH20 = 1
S_SWITCH_CH20 = 1
SORD_CH20 = 1
SORD_NOT_CH20 = 0
EDGE_CH20 = 1
EDGE_CML_CH20 = 0
DAC_CMLSCALE_CH20 = 0
DMON_ENA_CH20 = 0
DMON_SW_CH20 = 0
TDCTEST_CH20 = 1
AMON_CTRL_CH20 = 0
COMP_SPI_CH20 = 0
DAC_SIPM_SC_CH20 = 0
DAC_SIPM_CH20 = f
DAC_TTHRESH_SC_CH20 = 0
DAC_TTHRESH_CH20 = 0
DAC_AMPCOM_SC_CH20 = 2
DAC_AMPCOM_CH20 = 0
DAC_INPUTBIAS_SC_CH20 = 0
DAC_INPUTBIAS_CH20 = 5
DAC_ETHRESH_CH20 = 64
DAC_POLE_SC_CH20 = 0
DAC_POLE_CH20 = 3f
DAC_CML_CH20 = 8
DAC_DELAY_CH20 = 1
DAC_DELAY_BIT1_CH20 = 0
DAC_CHANNEL_MASK_CH36 = 0
ANODE_FLAG_CH21 = 1
CATHODE_FLAG_CH21 = 1
S_SWITCH_CH21 = 1
SORD_CH21 = 1
SORD_NOT_CH21 = 0
EDGE_CH21 = 1
EDGE_CML_CH21 = 0
DAC_CMLSCALE_CH21 = 0
DMON_ENA_CH21 = 0
DMON_SW_CH21 = 0
TDCTEST_CH21 = 1
AMON_CTRL_CH21 = 0
COMP_SPI_CH21 = 0
DAC_SIPM_SC_CH21 = 0
DAC_SIPM_CH21 = f
DAC_TTHRESH_SC_CH21 = 0
DAC_TTHRESH_CH21 = 0
DAC_AMPCOM_SC_CH21 = 2
DAC_AMPCOM_CH21 = 0
DAC_INPUTBIAS_SC_CH21 = 0
DAC_INPUTBIAS_CH21 = 5
DAC_ETHRESH_CH21 = 69
DAC_POLE_SC_CH21 = 0
DAC_POLE_CH21 = 3f
DAC_CML_CH21 = 8
DAC_DELAY_CH21 = 1
DAC_DELAY_BIT1_CH21 = 0
DAC_CHANNEL_MASK_CH37 = 0
ANODE_FLAG_CH22 = 1
CATHODE_FLAG_CH22 = 1
S_SWITCH_CH22 = 1
SORD_CH22 = 1
SORD_NOT_CH22 = 0
EDGE_CH22 = 1
EDGE_CML_CH22 = 0
DAC_CMLSCALE_CH22 = 0
DMON_ENA_CH22 = 0
DMON_SW_CH22 = 0
TDCTEST_CH22 = 1
AMON_CTRL_CH22 = 0
COMP_SPI_CH22 = 0
DAC_SIPM_SC_CH22 = 0
DAC_SIPM_CH22 = f
DAC_TTHRESH_SC_CH22 = 0
DAC_TTHRESH_CH22 = 0
DAC_AMPCOM_SC_CH22 = 2
DAC_AMPCOM_CH22 = 0
DAC_INPUTBIAS_SC_CH22 = 0
DAC_INPUTBIAS_CH22 = 5
DAC_ETHRESH_CH22 = 64
DAC_POLE_SC_CH22 = 0
DAC_POLE_CH22 = 3f
DAC_CML_CH22 = 8
DAC_DELAY_CH22 = 1
DAC_DELAY_BIT1_CH22 = 0
DAC_CHANNEL_MASK_CH38 = 0
ANODE_FLAG_CH23 = 1
CATHODE_FLAG_CH23 = 1
S_SWITCH_CH23 = 1
SORD_CH23 = 1
SORD_NOT_CH23 = 0
EDGE_CH23 = 1
EDGE_CML_CH23 = 0
DAC_CMLSCALE_CH23 = 0
DMON_ENA_CH23 = 0
DMON_SW_CH23 = 0
TDCTEST_CH23 = 1
AMON_CTRL_CH23 = 0
COMP_SPI_CH23 = 0
DAC_SIPM_SC_CH23 = 0
DAC_SIPM_CH23 = f
DAC_TTHRESH_SC_CH23 = 0
DAC_TTHRESH_CH23 = 0
DAC_AMPCOM_SC_CH23 = 2
DAC_AMPCOM_CH23 = 0
DAC_INPUTBIAS_SC_CH23 = 0
DAC_INPUTBIAS_CH23 = 5
DAC_ETHRESH_CH23 = 69
DAC_POLE_SC_CH23 = 0
DAC_POLE_CH23 = 3f
DAC_CML_CH23 = 8
DAC_DELAY_CH23 = 1
DAC_DELAY_BIT1_CH23 = 0
DAC_CHANNEL_MASK_CH39 = 0
ANODE_FLAG_CH24 = 1
CATHODE_FLAG_CH24 = 1
S_SWITCH_CH24 = 1
SORD_CH24 = 1
SORD_NOT_CH24 = 0
EDGE_CH24 = 1
EDGE_CML_CH24 = 0
DAC_CMLSCALE_CH24 = 0
DMON_ENA_CH24 = 0
DMON_SW_CH24 = 0
TDCTEST_CH24 = 1
AMON_CTRL_CH24 = 0
COMP_SPI_CH24 = 0
DAC_SIPM_SC_CH24 = 0
DAC_SIPM_CH24 = f
DAC_TTHRESH_SC_CH24 = 0
DAC_TTHRESH_CH24 = 0
DAC_AMPCOM_SC_CH24 = 2
DAC_AMPCOM_CH24 = 0
DAC_INPUTBIAS_SC_CH24 = 0
DAC_INPUTBIAS_CH24 = 5
DAC_ETHRESH_CH24 = 64
DAC_POLE_SC_CH24 = 0
DAC_POLE_CH24 = 3f
DAC_CML_CH24 = 8
DAC_DELAY_CH24 = 1
DAC_DELAY_BIT1_CH24 = 0
DAC_CHANNEL_MASK_CH40 = 0
ANODE_FLAG_CH25 = 1
CATHODE_FLAG_CH25 = 1
S_SWITCH_CH25 = 1
SORD_CH25 = 1
SORD_NOT_CH25 = 0
EDGE_CH25 = 1
EDGE_CML_CH25 = 0
DAC_CMLSCALE_CH25 = 0
DMON_ENA_CH25 = 0
DMON_SW_CH25 = 0
TDCTEST_CH25 = 1
AMON_CTRL_CH25 = 0
COMP_SPI_CH25 = 0
DAC_SIPM_SC_CH25 = 0
DAC_SIPM_CH25 = 11
DAC_TTHRESH_SC_CH25 = 0
DAC_TTHRESH_CH25 = 0
DAC_AMPCOM_SC_CH25 = 2
DAC_AMPCOM_CH25 = 0
DAC_INPUTBIAS_SC_CH25 = 0
DAC_INPUTBIAS_CH25 = 5
DAC_ETHRESH_CH25 = 64
DAC_POLE_SC_CH25 = 0
DAC_POLE_CH25 = 3f
DAC_CML_CH25 = 8
DAC_DELAY_CH25 = 1
DAC_DELAY_BIT1_CH25 = 0
DAC_CHANNEL_MASK_CH41 = 0
ANODE_FLAG_CH26 = 1
CATHODE_FLAG_CH26 = 1
S_SWITCH_CH26 = 1
SORD_CH26 = 1
SORD_NOT_CH26 = 0
EDGE_CH26 = 1
EDGE_CML_CH26 = 0
DAC_CMLSCALE_CH26 = 0
DMON_ENA_CH26 = 0
DMON_SW_CH26 = 0
TDCTEST_CH26 = 1
AMON_CTRL_CH26 = 0
COMP_SPI_CH26 = 0
DAC_SIPM_SC_CH26 = 0
DAC_SIPM_CH26 = f
DAC_TTHRESH_SC_CH26 = 0
DAC_TTHRESH_CH26 = 0
DAC_AMPCOM_SC_CH26 = 2
DAC_AMPCOM_CH26 = 0
DAC_INPUTBIAS_SC_CH26 = 0
DAC_INPUTBIAS_CH26 = 5
DAC_ETHRESH_CH26 = 64
DAC_POLE_SC_CH26 = 0
DAC_POLE_CH26 = 3f
DAC_CML_CH26 = 8
DAC_DELAY_CH26 = 1
DAC_DELAY_BIT1_CH26 = 0
DAC_CHANNEL_MASK_CH42 = 0
ANODE_FLAG_CH27 = 1
CATHODE_FLAG_CH27 = 1
S_SWITCH_CH27 = 1
SORD_CH27 = 1
SORD_NOT_CH27 = 0
EDGE_CH27 = 1
EDGE_CML_CH27 = 0
DAC_CMLSCALE_CH27 = 0
DMON_ENA_CH27 = 0
DMON_SW_CH27 = 0
TDCTEST_CH27 = 1
AMON_CTRL_CH27 = 0
COMP_SPI_CH27 = 0
DAC_SIPM_SC_CH27 = 0
DAC_SIPM_CH27 = f
DAC_TTHRESH_SC_CH27 = 0
DAC_TTHRESH_CH27 = 0
DAC_AMPCOM_SC_CH27 = 2
DAC_AMPCOM_CH27 = 0
DAC_INPUTBIAS_SC_CH27 = 0
DAC_INPUTBIAS_CH27 = 5
DAC_ETHRESH_CH27 = 69
DAC_POLE_SC_CH27 = 0
DAC_POLE_CH27 = 3f
DAC_CML_CH27 = 8
DAC_DELAY_CH27 = 1
DAC_DELAY_BIT1_CH27 = 0
DAC_CHANNEL_MASK_CH43 = 0
ANODE_FLAG_CH28 = 1
CATHODE_FLAG_CH28 = 1
S_SWITCH_CH28 = 1
SORD_CH28 = 1
SORD_NOT_CH28 = 0
EDGE_CH28 = 1
EDGE_CML_CH28 = 0
DAC_CMLSCALE_CH28 = 0
DMON_ENA_CH28 = 0
DMON_SW_CH28 = 0
TDCTEST_CH28 = 1
AMON_CTRL_CH28 = 0
COMP_SPI_CH28 = 0
DAC_SIPM_SC_CH28 = 0
DAC_SIPM_CH28 = f
DAC_TTHRESH_SC_CH28 = 0
DAC_TTHRESH_CH28 = 0
DAC_AMPCOM_SC_CH28 = 2
DAC_AMPCOM_CH28 = 0
DAC_INPUTBIAS_SC_CH28 = 0
DAC_INPUTBIAS_CH28 = 5
DAC_ETHRESH_CH28 = 64
DAC_POLE_SC_CH28 = 0
DAC_POLE_CH28 = 3f
DAC_CML_CH28 = 8
DAC_DELAY_CH28 = 1
DAC_DELAY_BIT1_CH28 = 0
DAC_CHANNEL_MASK_CH44 = 0
ANODE_FLAG_CH29 = 1
CATHODE_FLAG_CH29 = 1
S_SWITCH_CH29 = 1
SORD_CH29 = 1
SORD_NOT_CH29 = 0
EDGE_CH29 = 1
EDGE_CML_CH29 = 0
DAC_CMLSCALE_CH29 = 0
DMON_ENA_CH29 = 0
DMON_SW_CH29 = 0
TDCTEST_CH29 = 1
AMON_CTRL_CH29 = 0
COMP_SPI_CH29 = 0
DAC_SIPM_SC_CH29 = 0
DAC_SIPM_CH29 = f
DAC_TTHRESH_SC_CH29 = 0
DAC_TTHRESH_CH29 = 0
DAC_AMPCOM_SC_CH29 = 2
DAC_AMPCOM_CH29 = 0
DAC_INPUTBIAS_SC_CH29 = 0
DAC_INPUTBIAS_CH29 = 5
DAC_ETHRESH_CH29 = 69
DAC_POLE_SC_CH29 = 0
DAC_POLE_CH29 = 3f
DAC_CML_CH29 = 8
DAC_DELAY_CH29 = 1
DAC_DELAY_BIT1_CH29 = 0
DAC_CHANNEL_MASK_CH45 = 0
ANODE_FLAG_CH30 = 1
CATHODE_FLAG_CH30 = 1
S_SWITCH_CH30 = 1
SORD_CH30 = 1
SORD_NOT_CH30 = 0
EDGE_CH30 = 1
EDGE_CML_CH30 = 0
DAC_CMLSCALE_CH30 = 0
DMON_ENA_CH30 = 0
DMON_SW_CH30 = 0
TDCTEST_CH30 = 1
AMON_CTRL_CH30 = 0
COMP_SPI_CH30 = 0
DAC_SIPM_SC_CH30 = 0
DAC_SIPM_CH30 = f
DAC_TTHRESH_SC_CH30 = 0
DAC_TTHRESH_CH30 = 0
DAC_AMPCOM_SC_CH30 = 2
DAC_AMPCOM_CH30 = 0
DAC_INPUTBIAS_SC_CH30 = 0
DAC_INPUTBIAS_CH30 = 5
DAC_ETHRESH_CH30 = 69
DAC_POLE_SC_CH30 = 0
DAC_POLE_CH30 = 3f
DAC_CML_CH30 = 8
DAC_DELAY_CH30 = 1
DAC_DELAY_BIT1_CH30 = 0
DAC_CHANNEL_MASK_CH46 = 0
ANODE_FLAG_CH31 = 1
CATHODE_FLAG_CH31 = 1
S_SWITCH_CH31 = 1
SORD_CH31 = 1
SORD_NOT_CH31 = 0
EDGE_CH31 = 1
EDGE_CML_CH31 = 0
DAC_CMLSCALE_CH31 = 0
DMON_ENA_CH31 = 0
DMON_SW_CH31 = 0
TDCTEST_CH31 = 1
AMON_CTRL_CH31 = 0
COMP_SPI_CH31 = 0
DAC_SIPM_SC_CH31 = 0
DAC_SIPM_CH31 = f
DAC_TTHRESH_SC_CH31 = 0
DAC_TTHRESH_CH31 = 0
DAC_AMPCOM_SC_CH31 = 2
DAC_AMPCOM_CH31 = 0
DAC_INPUTBIAS_SC_CH31 = 0
DAC_INPUTBIAS_CH31 = 5
DAC_ETHRESH_CH31 = 64
DAC_POLE_SC_CH31 = 0
DAC_POLE_CH31 = 3f
DAC_CML_CH31 = 8
DAC_DELAY_CH31 = 1
DAC_DELAY_BIT1_CH31 = 0
DAC_CHANNEL_MASK_CH47 = 0
ANODE_FLAG_CH32 = 1
CATHODE_FLAG_CH32 = 1
S_SWITCH_CH32 = 1
SORD_CH32 = 1
SORD_NOT_CH32 = 0
EDGE_CH32 = 1
EDGE_CML_CH32 = 0
DAC_CMLSCALE_CH32 = 0
DMON_ENA_CH32 = 0
DMON_SW_CH32 = 0
TDCTEST_CH32 = 1
AMON_CTRL_CH32 = 0
COMP_SPI_CH32 = 0
DAC_SIPM_SC_CH32 = 0
DAC_SIPM_CH32 = f
DAC_TTHRESH_SC_CH32 = 0
DAC_TTHRESH_CH32 = 0
DAC_AMPCOM_SC_CH32 = 2
DAC_AMPCOM_CH32 = 0
DAC_INPUTBIAS_SC_CH32 = 0
DAC_INPUTBIAS_CH32 = 5
DAC_ETHRESH_CH32 = 64
DAC_POLE_SC_CH32 = 0
DAC_POLE_CH32 = 3f
DAC_CML_CH32 = 8
DAC_DELAY_CH32 = 1
DAC_DELAY_BIT1_CH32 = 0
DAC_CHANNEL_MASK_CH16 = 0
ANODE_FLAG_CH33 = 1
CATHODE_FLAG_CH33 = 1
S_SWITCH_CH33 = 1
SORD_CH33 = 1
SORD_NOT_CH33 = 0
EDGE_CH33 = 1
EDGE_CML_CH33 = 0
DAC_CMLSCALE_CH33 = 0
DMON_ENA_CH33 = 0
DMON_SW_CH33 = 0
TDCTEST_CH33 = 1
AMON_CTRL_CH33 = 0
COMP_SPI_CH33 = 0
DAC_SIPM_SC_CH33 = 0
DAC_SIPM_CH33 = f
DAC_TTHRESH_SC_CH33 = 0
DAC_TTHRESH_CH33 = 0
DAC_AMPCOM_SC_CH33 = 2
DAC_AMPCOM_CH33 = 0
DAC_INPUTBIAS_SC_CH33 = 0
DAC_INPUTBIAS_CH33 = 5
DAC_ETHRESH_CH33 = 64
DAC_POLE_SC_CH33 = 0
DAC_POLE_CH33 = 3f
DAC_CML_CH33 = 8
DAC_DELAY_CH33 = 1
DAC_DELAY_BIT1_CH33 = 0
DAC_CHANNEL_MASK_CH17 = 0
ANODE_FLAG_CH34 = 1
CATHODE_FLAG_CH34 = 1
S_SWITCH_CH34 = 1
SORD_CH34 = 1
SORD_NOT_CH34 = 0
EDGE_CH34 = 1
EDGE_CML_CH34 = 0
DAC_CMLSCALE_CH34 = 0
DMON_ENA_CH34 = 0
DMON_SW_CH34 = 0
TDCTEST_CH34 = 1
AMON_CTRL_CH34 = 0
COMP_SPI_CH34 = 0
DAC_SIPM_SC_CH34 = 0
DAC_SIPM_CH34 = f
DAC_TTHRESH_SC_CH34 = 0
DAC_TTHRESH_CH34 = 0
DAC_AMPCOM_SC_CH34 = 2
DAC_AMPCOM_CH34 = 0
DAC_INPUTBIAS_SC_CH34 = 0
DAC_INPUTBIAS_CH34 = 5
DAC_ETHRESH_CH34 = 64
DAC_POLE_SC_CH34 = 0
DAC_POLE_CH34 = 3f
DAC_CML_CH34 = 8
DAC_DELAY_CH34 = 1
DAC_DELAY_BIT1_CH34 = 0
DAC_CHANNEL_MASK_CH18 = 0
ANODE_FLAG_CH35 = 1
CATHODE_FLAG_CH35 = 1
S_SWITCH_CH35 = 1
SORD_CH35 = 1
SORD_NOT_CH35 = 0
EDGE_CH35 = 1
EDGE_CML_CH35 = 0
DAC_CMLSCALE_CH35 = 0
DMON_ENA_CH35 = 0
DMON_SW_CH35 = 0
TDCTEST_CH35 = 1
AMON_CTRL_CH35 = 0
COMP_SPI_CH35 = 0
DAC_SIPM_SC_CH35 = 0
DAC_SIPM_CH35 = f
DAC_TTHRESH_SC_CH35 = 0
DAC_TTHRESH_CH35 = 0
DAC_AMPCOM_SC_CH35 = 2
DAC_AMPCOM_CH35 = 0
DAC_INPUTBIAS_SC_CH35 = 0
DAC_INPUTBIAS_CH35 = 5
DAC_ETHRESH_CH35 = 64
DAC_POLE_SC_CH35 = 0
DAC_POLE_CH35 = 3f
DAC_CML_CH35 = 8
DAC_DELAY_CH35 = 1
DAC_DELAY_BIT1_CH35 = 0
DAC_CHANNEL_MASK_CH19 = 0
ANODE_FLAG_CH36 = 1
CATHODE_FLAG_CH36 = 1
S_SWITCH_CH36 = 1
SORD_CH36 = 1
SORD_NOT_CH36 = 0
EDGE_CH36 = 1
EDGE_CML_CH36 = 0
DAC_CMLSCALE_CH36 = 0
DMON_ENA_CH36 = 0
DMON_SW_CH36 = 0
TDCTEST_CH36 = 1
AMON_CTRL_CH36 = 0
COMP_SPI_CH36 = 0
DAC_SIPM_SC_CH36 = 0
DAC_SIPM_CH36 = f
DAC_TTHRESH_SC_CH36 = 0
DAC_TTHRESH_CH36 = 0
DAC_AMPCOM_SC_CH36 = 2
DAC_AMPCOM_CH36 = 0
DAC_INPUTBIAS_SC_CH36 = 0
DAC_INPUTBIAS_CH36 = 5
DAC_ETHRESH_CH36 = 64
DAC_POLE_SC_CH36 = 0
DAC_POLE_CH36 = 3f
DAC_CML_CH36 = 8
DAC_DELAY_CH36 = 1
DAC_DELAY_BIT1_CH36 = 0
DAC_CHANNEL_MASK_CH20 = 0
ANODE_FLAG_CH37 = 1
CATHODE_FLAG_CH37 = 1
S_SWITCH_CH37 = 1
SORD_CH37 = 1
SORD_NOT_CH37 = 0
EDGE_CH37 = 1
EDGE_CML_CH37 = 0
DAC_CMLSCALE_CH37 = 0
DMON_ENA_CH37 = 0
DMON_SW_CH37 = 0
TDCTEST_CH37 = 1
AMON_CTRL_CH37 = 0
COMP_SPI_CH37 = 0
DAC_SIPM_SC_CH37 = 0
DAC_SIPM_CH37 = f
DAC_TTHRESH_SC_CH37 = 0
DAC_TTHRESH_CH37 = 0
DAC_AMPCOM_SC_CH37 = 2
DAC_AMPCOM_CH37 = 0
DAC_INPUTBIAS_SC_CH37 = 0
DAC_INPUTBIAS_CH37 = 5
DAC_ETHRESH_CH37 = 64
DAC_POLE_SC_CH37 = 0
DAC_POLE_CH37 = 3f
DAC_CML_CH37 = 8
DAC_DELAY_CH37 = 1
DAC_DELAY_BIT1_CH37 = 0
DAC_CHANNEL_MASK_CH21 = 0
ANODE_FLAG_CH38 = 1
CATHODE_FLAG_CH38 = 1
S_SWITCH_CH38 = 1
SORD_CH38 = 1
SORD_NOT_CH38 = 0
EDGE_CH38 = 1
EDGE_CML_CH38 = 0
DAC_CMLSCALE_CH38 = 0
DMON_ENA_CH38 = 0
DMON_SW_CH38 = 0
TDCTEST_CH38 = 1
AMON_CTRL_CH38 = 0
COMP_SPI_CH38 = 0
DAC_SIPM_SC_CH38 = 0
DAC_SIPM_CH38 = f
DAC_TTHRESH_SC_CH38 = 0
DAC_TTHRESH_CH38 = 0
DAC_AMPCOM_SC_CH38 = 2
DAC_AMPCOM_CH38 = 0
DAC_INPUTBIAS_SC_CH38 = 0
DAC_INPUTBIAS_CH38 = 5
DAC_ETHRESH_CH38 = 64
DAC_POLE_SC_CH38 = 0
DAC_POLE_CH38 = 3f
DAC_CML_CH38 = 8
DAC_DELAY_CH38 = 1
DAC_DELAY_BIT1_CH38 = 0
DAC_CHANNEL_MASK_CH22 = 0
ANODE_FLAG_CH39 = 1
CATHODE_FLAG_CH39 = 1
S_SWITCH_CH39 = 1
SORD_CH39 = 1
SORD_NOT_CH39 = 0
EDGE_CH39 = 1
EDGE_CML_CH39 = 0
DAC_CMLSCALE_CH39 = 0
DMON_ENA_CH39 = 0
DMON_SW_CH39 = 0
TDCTEST_CH39 = 1
AMON_CTRL_CH39 = 0
COMP_SPI_CH39 = 0
DAC_SIPM_SC_CH39 = 0
DAC_SIPM_CH39 = f
DAC_TTHRESH_SC_CH39 = 0
DAC_TTHRESH_CH39 = 0
DAC_AMPCOM_SC_CH39 = 2
DAC_AMPCOM_CH39 = 0
DAC_INPUTBIAS_SC_CH39 = 0
DAC_INPUTBIAS_CH39 = 5
DAC_ETHRESH_CH39 = 64
DAC_POLE_SC_CH39 = 0
DAC_POLE_CH39 = 3f
DAC_CML_CH39 = 8
DAC_DELAY_CH39 = 1
DAC_DELAY_BIT1_CH39 = 0
DAC_CHANNEL_MASK_CH23 = 0
ANODE_FLAG_CH40 = 1
CATHODE_FLAG_CH40 = 1
S_SWITCH_CH40 = 1
SORD_CH40 = 1
SORD_NOT_CH40 = 0
EDGE_CH40 = 1
EDGE_CML_CH40 = 0
DAC_CMLSCALE_CH40 = 0
DMON_ENA_CH40 = 0
DMON_SW_CH40 = 0
TDCTEST_CH40 = 1
AMON_CTRL_CH40 = 0
COMP_SPI_CH40 = 0
DAC_SIPM_SC_CH40 = 0
DAC_SIPM_CH40 = f
DAC_TTHRESH_SC_CH40 = 0
DAC_TTHRESH_CH40 = 0
DAC_AMPCOM_SC_CH40 = 2
DAC_AMPCOM_CH40 = 0
DAC_INPUTBIAS_SC_CH40 = 0
DAC_INPUTBIAS_CH40 = 5
DAC_ETHRESH_CH40 = 64
DAC_POLE_SC_CH40 = 0
DAC_POLE_CH40 = 3f
DAC_CML_CH40 = 8
DAC_DELAY_CH40 = 1
DAC_DELAY_BIT1_CH40 = 0
DAC_CHANNEL_MASK_CH24 = 0
ANODE_FLAG_CH41 = 1
CATHODE_FLAG_CH41 = 1
S_SWITCH_CH41 = 1
SORD_CH41 = 1
SORD_NOT_CH41 = 0
EDGE_CH41 = 1
EDGE_CML_CH41 = 0
DAC_CMLSCALE_CH41 = 0
DMON_ENA_CH41 = 0
DMON_SW_CH41 = 0
TDCTEST_CH41 = 1
AMON_CTRL_CH41 = 0
COMP_SPI_CH41 = 0
DAC_SIPM_SC_CH41 = 0
DAC_SIPM_CH41 = f
DAC_TTHRESH_SC_CH41 = 0
DAC_TTHRESH_CH41 = 0
DAC_AMPCOM_SC_CH41 = 2
DAC_AMPCOM_CH41 = 0
DAC_INPUTBIAS_SC_CH41 = 0
DAC_INPUTBIAS_CH41 = 5
DAC_ETHRESH_CH41 = 64
DAC_POLE_SC_CH41 = 0
DAC_POLE_CH41 = 3f
DAC_CML_CH41 = 8
DAC_DELAY_CH41 = 1
DAC_DELAY_BIT1_CH41 = 0
DAC_CHANNEL_MASK_CH25 = 0
ANODE_FLAG_CH42 = 1
CATHODE_FLAG_CH42 = 1
S_SWITCH_CH42 = 1
SORD_CH42 = 1
SORD_NOT_CH42 = 0
EDGE_CH42 = 1
EDGE_CML_CH42 = 0
DAC_CMLSCALE_CH42 = 0
DMON_ENA_CH42 = 0
DMON_SW_CH42 = 0
TDCTEST_CH42 = 1
AMON_CTRL_CH42 = 0
COMP_SPI_CH42 = 0
DAC_SIPM_SC_CH42 = 0
DAC_SIPM_CH42 = f
DAC_TTHRESH_SC_CH42 = 0
DAC_TTHRESH_CH42 = 0
DAC_AMPCOM_SC_CH42 = 2
DAC_AMPCOM_CH42 = 0
DAC_INPUTBIAS_SC_CH42 = 0
DAC_INPUTBIAS_CH42 = 5
DAC_ETHRESH_CH42 = 64
DAC_POLE_SC_CH42 = 0
DAC_POLE_CH42 = 3f
DAC_CML_CH42 = 8
DAC_DELAY_CH42 = 1
DAC_DELAY_BIT1_CH42 = 0
DAC_CHANNEL_MASK_CH26 = 0
ANODE_FLAG_CH43 = 1
CATHODE_FLAG_CH43 = 1
S_SWITCH_CH43 = 1
SORD_CH43 = 1
SORD_NOT_CH43 = 0
EDGE_CH43 = 1
EDGE_CML_CH43 = 0
DAC_CMLSCALE_CH43 = 0
DMON_ENA_CH43 = 0
DMON_SW_CH43 = 0
TDCTEST_CH43 = 1
AMON_CTRL_CH43 = 0
COMP_SPI_CH43 = 0
DAC_SIPM_SC_CH43 = 0
DAC_SIPM_CH43 = f
DAC_TTHRESH_SC_CH43 = 0
DAC_TTHRESH_CH43 = 0
DAC_AMPCOM_SC_CH43 = 2
DAC_AMPCOM_CH43 = 0
DAC_INPUTBIAS_SC_CH43 = 0
DAC_INPUTBIAS_CH43 = 5
DAC_ETHRESH_CH43 = 69
DAC_POLE_SC_CH43 = 0
DAC_POLE_CH43 = 3f
DAC_CML_CH43 = 8
DAC_DELAY_CH43 = 1
DAC_DELAY_BIT1_CH43 = 0
DAC_CHANNEL_MASK_CH27 = 0
ANODE_FLAG_CH44 = 1
CATHODE_FLAG_CH44 = 1
S_SWITCH_CH44 = 1
SORD_CH44 = 1
SORD_NOT_CH44 = 0
EDGE_CH44 = 1
EDGE_CML_CH44 = 0
DAC_CMLSCALE_CH44 = 0
DMON_ENA_CH44 = 0
DMON_SW_CH44 = 0
TDCTEST_CH44 = 1
AMON_CTRL_CH44 = 0
COMP_SPI_CH44 = 0
DAC_SIPM_SC_CH44 = 0
DAC_SIPM_CH44 = f
DAC_TTHRESH_SC_CH44 = 0
DAC_TTHRESH_CH44 = 0
DAC_AMPCOM_SC_CH44 = 2
DAC_AMPCOM_CH44 = 0
DAC_INPUTBIAS_SC_CH44 = 0
DAC_INPUTBIAS_CH44 = 5
DAC_ETHRESH_CH44 = 64
DAC_POLE_SC_CH44 = 0
DAC_POLE_CH44 = 3f
DAC_CML_CH44 = A
DAC_DELAY_CH44 = 1
DAC_DELAY_BIT1_CH44 = 0
DAC_CHANNEL_MASK_CH28 = 0
ANODE_FLAG_CH45 = 1
CATHODE_FLAG_CH45 = 1
S_SWITCH_CH45 = 1
SORD_CH45 = 1
SORD_NOT_CH45 = 0
EDGE_CH45 = 1
EDGE_CML_CH45 = 0
DAC_CMLSCALE_CH45 = 0
DMON_ENA_CH45 = 0
DMON_SW_CH45 = 0
TDCTEST_CH45 = 1
AMON_CTRL_CH45 = 0
COMP_SPI_CH45 = 0
DAC_SIPM_SC_CH45 = 0
DAC_SIPM_CH45 = f
DAC_TTHRESH_SC_CH45 = 0
DAC_TTHRESH_CH45 = 0
DAC_AMPCOM_SC_CH45 = 2
DAC_AMPCOM_CH45 = 0
DAC_INPUTBIAS_SC_CH45 = 0
DAC_INPUTBIAS_CH45 = 5
DAC_ETHRESH_CH45 = 64
DAC_POLE_SC_CH45 = 0
DAC_POLE_CH45 = 3f
DAC_CML_CH45 = 8
DAC_DELAY_CH45 = 1
DAC_DELAY_BIT1_CH45 = 0
DAC_CHANNEL_MASK_CH29 = 0
ANODE_FLAG_CH46 = 1
CATHODE_FLAG_CH46 = 1
S_SWITCH_CH46 = 1
SORD_CH46 = 1
SORD_NOT_CH46 = 0
EDGE_CH46 = 1
EDGE_CML_CH46 = 0
DAC_CMLSCALE_CH46 = 0
DMON_ENA_CH46 = 0
DMON_SW_CH46 = 0
TDCTEST_CH46 = 1
AMON_CTRL_CH46 = 0
COMP_SPI_CH46 = 0
DAC_SIPM_SC_CH46 = 0
DAC_SIPM_CH46 = f
DAC_TTHRESH_SC_CH46 = 0
DAC_TTHRESH_CH46 = 0
DAC_AMPCOM_SC_CH46 = 2
DAC_AMPCOM_CH46 = 0
DAC_INPUTBIAS_SC_CH46 = 0
DAC_INPUTBIAS_CH46 = 5
DAC_ETHRESH_CH46 = 64
DAC_POLE_SC_CH46 = 0
DAC_POLE_CH46 = 3f
DAC_CML_CH46 = 8
DAC_DELAY_CH46 = 1
DAC_DELAY_BIT1_CH46 = 0
DAC_CHANNEL_MASK_CH30 = 0
ANODE_FLAG_CH47 = 1
CATHODE_FLAG_CH47 = 1
S_SWITCH_CH47 = 1
SORD_CH47 = 1
SORD_NOT_CH47 = 0
EDGE_CH47 = 1
EDGE_CML_CH47 = 0
DAC_CMLSCALE_CH47 = 0
DMON_ENA_CH47 = 0
DMON_SW_CH47 = 0
TDCTEST_CH47 = 1
AMON_CTRL_CH47 = 0
COMP_SPI_CH47 = 0
DAC_SIPM_SC_CH47 = 0
DAC_SIPM_CH47 = f
DAC_TTHRESH_SC_CH47 = 0
DAC_TTHRESH_CH47 = 0
DAC_AMPCOM_SC_CH47 = 2
DAC_AMPCOM_CH47 = 0
DAC_INPUTBIAS_SC_CH47 = 0
DAC_INPUTBIAS_CH47 = 5
DAC_ETHRESH_CH47 = 64
DAC_POLE_SC_CH47 = 0
DAC_POLE_CH47 = 3f
DAC_CML_CH47 = 8
DAC_DELAY_CH47 = 1
DAC_DELAY_BIT1_CH47 = 0
DAC_CHANNEL_MASK_CH31 = 0
ANODE_FLAG_CH48 = 1
CATHODE_FLAG_CH48 = 1
S_SWITCH_CH48 = 1
SORD_CH48 = 1
SORD_NOT_CH48 = 0
EDGE_CH48 = 1
EDGE_CML_CH48 = 0
DAC_CMLSCALE_CH48 = 0
DMON_ENA_CH48 = 0
DMON_SW_CH48 = 0
TDCTEST_CH48 = 1
AMON_CTRL_CH48 = 0
COMP_SPI_CH48 = 0
DAC_SIPM_SC_CH48 = 0
DAC_SIPM_CH48 = f
DAC_TTHRESH_SC_CH48 = 0
DAC_TTHRESH_CH48 = 0
DAC_AMPCOM_SC_CH48 = 2
DAC_AMPCOM_CH48 = 0
DAC_INPUTBIAS_SC_CH48 = 0
DAC_INPUTBIAS_CH48 = 5
DAC_ETHRESH_CH48 = 64
DAC_POLE_SC_CH48 = 0
DAC_POLE_CH48 = 3f
DAC_CML_CH48 = 8
DAC_DELAY_CH48 = 1
DAC_DELAY_BIT1_CH48 = 0
DAC_CHANNEL_MASK_CH0 = 0
ANODE_FLAG_CH49 = 1
CATHODE_FLAG_CH49 = 1
S_SWITCH_CH49 = 1
SORD_CH49 = 1
SORD_NOT_CH49 = 0
EDGE_CH49 = 1
EDGE_CML_CH49 = 0
DAC_CMLSCALE_CH49 = 0
DMON_ENA_CH49 = 0
DMON_SW_CH49 = 0
TDCTEST_CH49 = 1
AMON_CTRL_CH49 = 0
COMP_SPI_CH49 = 0
DAC_SIPM_SC_CH49 = 0
DAC_SIPM_CH49 = f
DAC_TTHRESH_SC_CH49 = 0
DAC_TTHRESH_CH49 = 0
DAC_AMPCOM_SC_CH49 = 2
DAC_AMPCOM_CH49 = 0
DAC_INPUTBIAS_SC_CH49 = 0
DAC_INPUTBIAS_CH49 = 5
DAC_ETHRESH_CH49 = 64
DAC_POLE_SC_CH49 = 0
DAC_POLE_CH49 = 3f
DAC_CML_CH49 = 8
DAC_DELAY_CH49 = 1
DAC_DELAY_BIT1_CH49 = 0
DAC_CHANNEL_MASK_CH1 = 0
ANODE_FLAG_CH50 = 1
CATHODE_FLAG_CH50 = 1
S_SWITCH_CH50 = 1
SORD_CH50 = 1
SORD_NOT_CH50 = 0
EDGE_CH50 = 1
EDGE_CML_CH50 = 0
DAC_CMLSCALE_CH50 = 0
DMON_ENA_CH50 = 0
DMON_SW_CH50 = 0
TDCTEST_CH50 = 1
AMON_CTRL_CH50 = 0
COMP_SPI_CH50 = 0
DAC_SIPM_SC_CH50 = 0
DAC_SIPM_CH50 = f
DAC_TTHRESH_SC_CH50 = 0
DAC_TTHRESH_CH50 = 0
DAC_AMPCOM_SC_CH50 = 2
DAC_AMPCOM_CH50 = 0
DAC_INPUTBIAS_SC_CH50 = 0
DAC_INPUTBIAS_CH50 = 5
DAC_ETHRESH_CH50 = 64
DAC_POLE_SC_CH50 = 0
DAC_POLE_CH50 = 3f
DAC_CML_CH50 = 8
DAC_DELAY_CH50 = 1
DAC_DELAY_BIT1_CH50 = 0
DAC_CHANNEL_MASK_CH2 = 0
ANODE_FLAG_CH51 = 1
CATHODE_FLAG_CH51 = 1
S_SWITCH_CH51 = 1
SORD_CH51 = 1
SORD_NOT_CH51 = 0
EDGE_CH51 = 1
EDGE_CML_CH51 = 0
DAC_CMLSCALE_CH51 = 0
DMON_ENA_CH51 = 0
DMON_SW_CH51 = 0
TDCTEST_CH51 = 1
AMON_CTRL_CH51 = 0
COMP_SPI_CH51 = 0
DAC_SIPM_SC_CH51 = 0
DAC_SIPM_CH51 = f
DAC_TTHRESH_SC_CH51 = 0
DAC_TTHRESH_CH51 = 0
DAC_AMPCOM_SC_CH51 = 2
DAC_AMPCOM_CH51 = 0
DAC_INPUTBIAS_SC_CH51 = 0
DAC_INPUTBIAS_CH51 = 5
DAC_ETHRESH_CH51 = 64
DAC_POLE_SC_CH51 = 0
DAC_POLE_CH51 = 3f
DAC_CML_CH51 = 8
DAC_DELAY_CH51 = 1
DAC_DELAY_BIT1_CH51 = 0
DAC_CHANNEL_MASK_CH3 = 0
ANODE_FLAG_CH52 = 1
CATHODE_FLAG_CH52 = 1
S_SWITCH_CH52 = 1
SORD_CH52 = 1
SORD_NOT_CH52 = 0
EDGE_CH52 = 1
EDGE_CML_CH52 = 0
DAC_CMLSCALE_CH52 = 0
DMON_ENA_CH52 = 0
DMON_SW_CH52 = 0
TDCTEST_CH52 = 1
AMON_CTRL_CH52 = 0
COMP_SPI_CH52 = 0
DAC_SIPM_SC_CH52 = 0
DAC_SIPM_CH52 = f
DAC_TTHRESH_SC_CH52 = 0
DAC_TTHRESH_CH52 = 0
DAC_AMPCOM_SC_CH52 = 2
DAC_AMPCOM_CH52 = 0
DAC_INPUTBIAS_SC_CH52 = 0
DAC_INPUTBIAS_CH52 = 5
DAC_ETHRESH_CH52 = 69
DAC_POLE_SC_CH52 = 0
DAC_POLE_CH52 = 3f
DAC_CML_CH52 = 8
DAC_DELAY_CH52 = 1
DAC_DELAY_BIT1_CH52 = 0
DAC_CHANNEL_MASK_CH4 = 0
ANODE_FLAG_CH53 = 1
CATHODE_FLAG_CH53 = 1
S_SWITCH_CH53 = 1
SORD_CH53 = 1
SORD_NOT_CH53 = 0
EDGE_CH53 = 1
EDGE_CML_CH53 = 0
DAC_CMLSCALE_CH53 = 0
DMON_ENA_CH53 = 0
DMON_SW_CH53 = 0
TDCTEST_CH53 = 1
AMON_CTRL_CH53 = 0
COMP_SPI_CH53 = 0
DAC_SIPM_SC_CH53 = 0
DAC_SIPM_CH53 = f
DAC_TTHRESH_SC_CH53 = 0
DAC_TTHRESH_CH53 = 0
DAC_AMPCOM_SC_CH53 = 2
DAC_AMPCOM_CH53 = 0
DAC_INPUTBIAS_SC_CH53 = 0
DAC_INPUTBIAS_CH53 = 5
DAC_ETHRESH_CH53 = 64
DAC_POLE_SC_CH53 = 0
DAC_POLE_CH53 = 3f
DAC_CML_CH53 = 8
DAC_DELAY_CH53 = 1
DAC_DELAY_BIT1_CH53 = 0
DAC_CHANNEL_MASK_CH5 = 0
ANODE_FLAG_CH54 = 1
CATHODE_FLAG_CH54 = 1
S_SWITCH_CH54 = 1
SORD_CH54 = 1
SORD_NOT_CH54 = 0
EDGE_CH54 = 1
EDGE_CML_CH54 = 0
DAC_CMLSCALE_CH54 = 0
DMON_ENA_CH54 = 0
DMON_SW_CH54 = 0
TDCTEST_CH54 = 1
AMON_CTRL_CH54 = 0
COMP_SPI_CH54 = 0
DAC_SIPM_SC_CH54 = 0
DAC_SIPM_CH54 = f
DAC_TTHRESH_SC_CH54 = 0
DAC_TTHRESH_CH54 = 0
DAC_AMPCOM_SC_CH54 = 2
DAC_AMPCOM_CH54 = 0
DAC_INPUTBIAS_SC_CH54 = 0
DAC_INPUTBIAS_CH54 = 5
DAC_ETHRESH_CH54 = 69
DAC_POLE_SC_CH54 = 0
DAC_POLE_CH54 = 3f
DAC_CML_CH54 = 8
DAC_DELAY_CH54 = 1
DAC_DELAY_BIT1_CH54 = 0
DAC_CHANNEL_MASK_CH6 = 0
ANODE_FLAG_CH55 = 1
CATHODE_FLAG_CH55 = 1
S_SWITCH_CH55 = 1
SORD_CH55 = 1
SORD_NOT_CH55 = 0
EDGE_CH55 = 1
EDGE_CML_CH55 = 0
DAC_CMLSCALE_CH55 = 0
DMON_ENA_CH55 = 0
DMON_SW_CH55 = 0
TDCTEST_CH55 = 1
AMON_CTRL_CH55 = 0
COMP_SPI_CH55 = 0
DAC_SIPM_SC_CH55 = 0
DAC_SIPM_CH55 = f
DAC_TTHRESH_SC_CH55 = 0
DAC_TTHRESH_CH55 = 0
DAC_AMPCOM_SC_CH55 = 2
DAC_AMPCOM_CH55 = 0
DAC_INPUTBIAS_SC_CH55 = 0
DAC_INPUTBIAS_CH55 = 5
DAC_ETHRESH_CH55 = 64
DAC_POLE_SC_CH55 = 0
DAC_POLE_CH55 = 3f
DAC_CML_CH55 = 8
DAC_DELAY_CH55 = 1
DAC_DELAY_BIT1_CH55 = 0
DAC_CHANNEL_MASK_CH7 = 0
ANODE_FLAG_CH56 = 1
CATHODE_FLAG_CH56 = 1
S_SWITCH_CH56 = 1
SORD_CH56 = 1
SORD_NOT_CH56 = 0
EDGE_CH56 = 1
EDGE_CML_CH56 = 0
DAC_CMLSCALE_CH56 = 0
DMON_ENA_CH56 = 0
DMON_SW_CH56 = 0
TDCTEST_CH56 = 1
AMON_CTRL_CH56 = 0
COMP_SPI_CH56 = 0
DAC_SIPM_SC_CH56 = 0
DAC_SIPM_CH56 = f
DAC_TTHRESH_SC_CH56 = 0
DAC_TTHRESH_CH56 = 0
DAC_AMPCOM_SC_CH56 = 2
DAC_AMPCOM_CH56 = 0
DAC_INPUTBIAS_SC_CH56 = 0
DAC_INPUTBIAS_CH56 = 5
DAC_ETHRESH_CH56 = 64
DAC_POLE_SC_CH56 = 0
DAC_POLE_CH56 = 3f
DAC_CML_CH56 = 8
DAC_DELAY_CH56 = 1
DAC_DELAY_BIT1_CH56 = 0
DAC_CHANNEL_MASK_CH8 = 0
ANODE_FLAG_CH57 = 1
CATHODE_FLAG_CH57 = 1
S_SWITCH_CH57 = 1
SORD_CH57 = 1
SORD_NOT_CH57 = 0
EDGE_CH57 = 1
EDGE_CML_CH57 = 0
DAC_CMLSCALE_CH57 = 0
DMON_ENA_CH57 = 0
DMON_SW_CH57 = 0
TDCTEST_CH57 = 1
AMON_CTRL_CH57 = 0
COMP_SPI_CH57 = 0
DAC_SIPM_SC_CH57 = 0
DAC_SIPM_CH57 = f
DAC_TTHRESH_SC_CH57 = 0
DAC_TTHRESH_CH57 = 0
DAC_AMPCOM_SC_CH57 = 2
DAC_AMPCOM_CH57 = 0
DAC_INPUTBIAS_SC_CH57 = 0
DAC_INPUTBIAS_CH57 = 5
DAC_ETHRESH_CH57 = 64
DAC_POLE_SC_CH57 = 0
DAC_POLE_CH57 = 3f
DAC_CML_CH57 = 8
DAC_DELAY_CH57 = 1
DAC_DELAY_BIT1_CH57 = 0
DAC_CHANNEL_MASK_CH9 = 0
ANODE_FLAG_CH58 = 1
CATHODE_FLAG_CH58 = 1
S_SWITCH_CH58 = 1
SORD_CH58 = 1
SORD_NOT_CH58 = 0
EDGE_CH58 = 1
EDGE_CML_CH58 = 0
DAC_CMLSCALE_CH58 = 0
DMON_ENA_CH58 = 0
DMON_SW_CH58 = 0
TDCTEST_CH58 = 1
AMON_CTRL_CH58 = 0
COMP_SPI_CH58 = 0
DAC_SIPM_SC_CH58 = 0
DAC_SIPM_CH58 = f
DAC_TTHRESH_SC_CH58 = 0
DAC_TTHRESH_CH58 = 0
DAC_AMPCOM_SC_CH58 = 2
DAC_AMPCOM_CH58 = 0
DAC_INPUTBIAS_SC_CH58 = 0
DAC_INPUTBIAS_CH58 = 5
DAC_ETHRESH_CH58 = 64
DAC_POLE_SC_CH58 = 0
DAC_POLE_CH58 = 3f
DAC_CML_CH58 = 8
DAC_DELAY_CH58 = 1
DAC_DELAY_BIT1_CH58 = 0
DAC_CHANNEL_MASK_CH10 = 0
ANODE_FLAG_CH59 = 1
CATHODE_FLAG_CH59 = 1
S_SWITCH_CH59 = 1
SORD_CH59 = 1
SORD_NOT_CH59 = 0
EDGE_CH59 = 1
EDGE_CML_CH59 = 0
DAC_CMLSCALE_CH59 = 0
DMON_ENA_CH59 = 0
DMON_SW_CH59 = 0
TDCTEST_CH59 = 1
AMON_CTRL_CH59 = 0
COMP_SPI_CH59 = 0
DAC_SIPM_SC_CH59 = 0
DAC_SIPM_CH59 = f
DAC_TTHRESH_SC_CH59 = 0
DAC_TTHRESH_CH59 = 0
DAC_AMPCOM_SC_CH59 = 2
DAC_AMPCOM_CH59 = 0
DAC_INPUTBIAS_SC_CH59 = 0
DAC_INPUTBIAS_CH59 = 5
DAC_ETHRESH_CH59 = 64
DAC_POLE_SC_CH59 = 0
DAC_POLE_CH59 = 3f
DAC_CML_CH59 = 8
DAC_DELAY_CH59 = 1
DAC_DELAY_BIT1_CH59 = 0
DAC_CHANNEL_MASK_CH11 = 0
ANODE_FLAG_CH60 = 1
CATHODE_FLAG_CH60 = 1
S_SWITCH_CH60 = 1
SORD_CH60 = 1
SORD_NOT_CH60 = 0
EDGE_CH60 = 1
EDGE_CML_CH60 = 0
DAC_CMLSCALE_CH60 = 0
DMON_ENA_CH60 = 0
DMON_SW_CH60 = 0
TDCTEST_CH60 = 1
AMON_CTRL_CH60 = 0
COMP_SPI_CH60 = 0
DAC_SIPM_SC_CH60 = 0
DAC_SIPM_CH60 = f
DAC_TTHRESH_SC_CH60 = 0
DAC_TTHRESH_CH60 = 0
DAC_AMPCOM_SC_CH60 = 2
DAC_AMPCOM_CH60 = 0
DAC_INPUTBIAS_SC_CH60 = 0
DAC_INPUTBIAS_CH60 = 5
DAC_ETHRESH_CH60 = 69
DAC_POLE_SC_CH60 = 0
DAC_POLE_CH60 = 3f
DAC_CML_CH60 = 8
DAC_DELAY_CH60 = 1
DAC_DELAY_BIT1_CH60 = 0
DAC_CHANNEL_MASK_CH12 = 0
ANODE_FLAG_CH61 = 1
CATHODE_FLAG_CH61 = 1
S_SWITCH_CH61 = 1
SORD_CH61 = 1
SORD_NOT_CH61 = 0
EDGE_CH61 = 1
EDGE_CML_CH61 = 0
DAC_CMLSCALE_CH61 = 0
DMON_ENA_CH61 = 0
DMON_SW_CH61 = 0
TDCTEST_CH61 = 1
AMON_CTRL_CH61 = 0
COMP_SPI_CH61 = 0
DAC_SIPM_SC_CH61 = 0
DAC_SIPM_CH61 = f
DAC_TTHRESH_SC_CH61 = 0
DAC_TTHRESH_CH61 = 0
DAC_AMPCOM_SC_CH61 = 2
DAC_AMPCOM_CH61 = 0
DAC_INPUTBIAS_SC_CH61 = 0
DAC_INPUTBIAS_CH61 = 5
DAC_ETHRESH_CH61 = 69
DAC_POLE_SC_CH61 = 0
DAC_POLE_CH61 = 3f
DAC_CML_CH61 = 8
DAC_DELAY_CH61 = 1
DAC_DELAY_BIT1_CH61 = 0
DAC_CHANNEL_MASK_CH13 = 0
ANODE_FLAG_CH62 = 1
CATHODE_FLAG_CH62 = 1
S_SWITCH_CH62 = 1
SORD_CH62 = 1
SORD_NOT_CH62 = 0
EDGE_CH62 = 1
EDGE_CML_CH62 = 0
DAC_CMLSCALE_CH62 = 0
DMON_ENA_CH62 = 0
DMON_SW_CH62 = 0
TDCTEST_CH62 = 1
AMON_CTRL_CH62 = 0
COMP_SPI_CH62 = 0
DAC_SIPM_SC_CH62 = 0
DAC_SIPM_CH62 = f
DAC_TTHRESH_SC_CH62 = 0
DAC_TTHRESH_CH62 = 0
DAC_AMPCOM_SC_CH62 = 2
DAC_AMPCOM_CH62 = 0
DAC_INPUTBIAS_SC_CH62 = 0
DAC_INPUTBIAS_CH62 = 5
DAC_ETHRESH_CH62 = 64
DAC_POLE_SC_CH62 = 0
DAC_POLE_CH62 = 3f
DAC_CML_CH62 = 8
DAC_DELAY_CH62 = 1
DAC_DELAY_BIT1_CH62 = 0
DAC_CHANNEL_MASK_CH14 = 0
ANODE_FLAG_CH63 = 1
CATHODE_FLAG_CH63 = 1
S_SWITCH_CH63 = 1
SORD_CH63 = 1
SORD_NOT_CH63 = 0
EDGE_CH63 = 1
EDGE_CML_CH63 = 0
DAC_CMLSCALE_CH63 = 0
DMON_ENA_CH63 = 0
DMON_SW_CH63 = 0
TDCTEST_CH63 = 1
AMON_CTRL_CH63 = 0
COMP_SPI_CH63 = 0
DAC_SIPM_SC_CH63 = 0
DAC_SIPM_CH63 = f
DAC_TTHRESH_SC_CH63 = 0
DAC_TTHRESH_CH63 = 0
DAC_AMPCOM_SC_CH63 = 2
DAC_AMPCOM_CH63 = 0
DAC_INPUTBIAS_SC_CH63 = 0
DAC_INPUTBIAS_CH63 = 5
DAC_ETHRESH_CH63 = 64
DAC_POLE_SC_CH63 = 0
DAC_POLE_CH63 = 3f
DAC_CML_CH63 = 8
DAC_DELAY_CH63 = 1
DAC_DELAY_BIT1_CH63 = 0
DAC_CHANNEL_MASK_CH15 = 0
DAC_TDC_LEFT_VND2C_SCALE = 0
DAC_TDC_LEFT_VND2C_OFFSET = 3
DAC_TDC_LEFT_VND2C = 1f
DAC_TDC_LEFT_VNCntBuffer_SCALE = 0
DAC_TDC_LEFT_VNCntBuffer_OFFSET = 3
DAC_TDC_LEFT_VNCntBuffer = 7
DAC_TDC_LEFT_VNCnt_SCALE = 0
DAC_TDC_LEFT_VNCnt_OFFSET = 3
DAC_TDC_LEFT_VNCnt = 1e
DAC_TDC_LEFT_VNPCP_SCALE = 0
DAC_TDC_LEFT_VNPCP_OFFSET = 3
DAC_TDC_LEFT_VNPCP = 18
DAC_TDC_LEFT_VNVCODELAY_SCALE = 0
DAC_TDC_LEFT_VNVCODELAY_OFFSET = 3
DAC_TDC_LEFT_VNVCODELAY = 0
DAC_TDC_LEFT_VNVCOBUFFER_SCALE = 0
DAC_TDC_LEFT_VNVCOBUFFER_OFFSET = 0
DAC_TDC_LEFT_VNVCOBUFFER = 0
DAC_TDC_LEFT_VNHITLOGIC_SCALE = 0
DAC_TDC_LEFT_VNHITLOGIC_OFFSET = 3
DAC_TDC_LEFT_VNHITLOGIC = 19
DAC_TDC_LEFT_VNPFC_SCALE = 0
DAC_TDC_LEFT_VNPFC_OFFSET = 3
DAC_TDC_LEFT_VNPFC = 8
DAC_TDC_RIGHT_VND2C_SCALE = 0
DAC_TDC_RIGHT_VND2C_OFFSET = 3
DAC_TDC_RIGHT_VND2C = 1f
DAC_TDC_RIGHT_VNCntBuffer_SCALE = 0
DAC_TDC_RIGHT_VNCntBuffer_OFFSET = 3
DAC_TDC_RIGHT_VNCntBuffer = 7
DAC_TDC_RIGHT_VNCnt_SCALE = 0
DAC_TDC_RIGHT_VNCnt_OFFSET = 3
DAC_TDC_RIGHT_VNCnt = 1e
DAC_TDC_RIGHT_VNPCP_SCALE = 0
DAC_TDC_RIGHT_VNPCP_OFFSET = 3
DAC_TDC_RIGHT_VNPCP = 18
DAC_TDC_RIGHT_VNVCODELAY_SCALE = 0
DAC_TDC_RIGHT_VNVCODELAY_OFFSET = 3
DAC_TDC_RIGHT_VNVCODELAY = f
DAC_TDC_RIGHT_VNVCOBUFFER_SCALE = 0
DAC_TDC_RIGHT_VNVCOBUFFER_OFFSET = 0
DAC_TDC_RIGHT_VNVCOBUFFER = 0
DAC_TDC_RIGHT_VNHITLOGIC_SCALE = 0
DAC_TDC_RIGHT_VNHITLOGIC_OFFSET = 3
DAC_TDC_RIGHT_VNHITLOGIC = 19
DAC_TDC_RIGHT_VNPFC_SCALE = 0
DAC_TDC_RIGHT_VNPFC_OFFSET = 3
DAC_TDC_RIGHT_VNPFC = 8
DAC_TDC_LATCHBIAS_LEFT = 708
DAC_TDC_LATCHBIAS_RIGHT = 708
AMON_LEFT_EN = 0
AMON_LEFT_DAC = 0
AMON_RIGHT_EN = 0
AMON_RIGHT_DAC = 0
DIG_MON1_EN_LEFT = 0
DIG_MON1_DAC_LEFT = 0
DIG_MON1_EN_RIGHT = 0
DIG_MON1_DAC_RIGHT = 0
DIG_MON2_EN_LEFT = 0
DIG_MON2_DAC_LEFT = 0
DIG_MON2_EN_RIGHT = 0
DIG_MON2_DAC_RIGHT = 0
