

================================================================
== Vitis HLS Report for 'calculate_pseudoimage_Pipeline_assign_loop'
================================================================
* Date:           Fri Dec 19 23:51:05 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- assign_loop  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [PFN.cpp:69]   --->   Operation 9 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %pseudoimage_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%div6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %div6"   --->   Operation 11 'read' 'div6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%div5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %div5"   --->   Operation 12 'read' 'div5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%avg_z_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %avg_z"   --->   Operation 13 'read' 'avg_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%avg_y_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %avg_y"   --->   Operation 14 'read' 'avg_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%avg_x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %avg_x"   --->   Operation 15 'read' 'avg_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pseudoimage_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pseudoimage_count_load"   --->   Operation 17 'read' 'pseudoimage_count_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.53ns)   --->   "%store_ln69 = store i21 0, i21 %j_1" [PFN.cpp:69]   --->   Operation 18 'store' 'store_ln69' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc169"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = load i21 %j_1" [PFN.cpp:69]   --->   Operation 20 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i21 %j" [PFN.cpp:69]   --->   Operation 21 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%icmp_ln69 = icmp_eq  i32 %zext_ln69, i32 %pseudoimage_count_load_read" [PFN.cpp:69]   --->   Operation 22 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.43ns)   --->   "%add_ln69 = add i21 %j, i21 1" [PFN.cpp:69]   --->   Operation 23 'add' 'add_ln69' <Predicate = true> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc169.split, void %for.inc172.exitStub" [PFN.cpp:69]   --->   Operation 24 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i21 %j" [PFN.cpp:70]   --->   Operation 25 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.43ns)   --->   "%add_ln70 = add i20 %tmp, i20 %trunc_ln70" [PFN.cpp:70]   --->   Operation 26 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i20 %add_ln70" [PFN.cpp:70]   --->   Operation 27 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pseudoimage_data_addr = getelementptr i576 %pseudoimage_data, i64 0, i64 %zext_ln70" [PFN.cpp:70]   --->   Operation 28 'getelementptr' 'pseudoimage_data_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:70]   --->   Operation 29 'load' 'pseudoimage_data_load' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_1 : Operation 30 [1/1] (0.53ns)   --->   "%store_ln69 = store i21 %add_ln69, i21 %j_1" [PFN.cpp:69]   --->   Operation 30 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.53>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 31 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:70]   --->   Operation 31 'load' 'pseudoimage_data_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i576 %pseudoimage_data_load" [PFN.cpp:70]   --->   Operation 32 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = trunc i576 %pseudoimage_data_load" [PFN.cpp:70]   --->   Operation 33 'trunc' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i64 %trunc_ln70_2" [PFN.cpp:70]   --->   Operation 34 'bitcast' 'bitcast_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [5/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 35 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i64 @_ssdm_op_PartSelect.i64.i576.i32.i32, i576 %pseudoimage_data_load, i32 64, i32 127" [PFN.cpp:71]   --->   Operation 36 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i64 %trunc_ln5" [PFN.cpp:71]   --->   Operation 37 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [5/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 38 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i64 @_ssdm_op_PartSelect.i64.i576.i32.i32, i576 %pseudoimage_data_load, i32 128, i32 191" [PFN.cpp:72]   --->   Operation 39 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i64 %trunc_ln6" [PFN.cpp:72]   --->   Operation 40 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [5/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 41 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [5/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 42 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [5/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 43 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 44 [4/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 44 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [4/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 45 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [4/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 46 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [4/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 47 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [4/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 48 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 49 [3/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 49 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [3/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 50 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [3/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 51 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [3/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 52 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 53 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 54 [2/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 54 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [2/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 55 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 56 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 57 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 58 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.53ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.53>

State 6 <SV = 5> <Delay = 5.06>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [PFN.cpp:69]   --->   Operation 59 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [PFN.cpp:69]   --->   Operation 60 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 61 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln70_1 = bitcast i64 %sub" [PFN.cpp:70]   --->   Operation 62 'bitcast' 'bitcast_ln70_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 63 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln71_1 = bitcast i64 %sub1" [PFN.cpp:71]   --->   Operation 64 'bitcast' 'bitcast_ln71_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 65 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast i64 %sub2" [PFN.cpp:72]   --->   Operation 66 'bitcast' 'bitcast_ln72_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 67 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i64 %sub3" [PFN.cpp:74]   --->   Operation 68 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 69 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i64 %sub4" [PFN.cpp:75]   --->   Operation 70 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln75_4 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i64.i64.i64.i64.i64.i256, i64 %bitcast_ln75, i64 %bitcast_ln74, i64 %bitcast_ln72_1, i64 %bitcast_ln71_1, i64 %bitcast_ln70_1, i256 %trunc_ln70_1" [PFN.cpp:75]   --->   Operation 71 'bitconcatenate' 'or_ln75_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln75 = store i576 %or_ln75_4, i20 %pseudoimage_data_addr" [PFN.cpp:75]   --->   Operation 72 'store' 'store_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc169" [PFN.cpp:69]   --->   Operation 73 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.562ns
The critical path consists of the following:
	'store' operation ('store_ln69', PFN.cpp:69) of constant 0 21 bit on local variable 'j', PFN.cpp:69 [18]  (0.538 ns)
	'load' operation 21 bit ('j', PFN.cpp:69) on local variable 'j', PFN.cpp:69 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln69', PFN.cpp:69) [23]  (1.486 ns)
	'store' operation ('store_ln69', PFN.cpp:69) of variable 'add_ln69', PFN.cpp:69 21 bit on local variable 'j', PFN.cpp:69 [53]  (0.538 ns)

 <State 2>: 5.069ns
The critical path consists of the following:
	'load' operation 576 bit ('pseudoimage_data_load', PFN.cpp:70) on array 'pseudoimage_data' [33]  (0.000 ns)
	'dsub' operation 64 bit ('sub', PFN.cpp:70) [37]  (5.069 ns)

 <State 3>: 5.069ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', PFN.cpp:70) [37]  (5.069 ns)

 <State 4>: 5.069ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', PFN.cpp:70) [37]  (5.069 ns)

 <State 5>: 5.069ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', PFN.cpp:70) [37]  (5.069 ns)

 <State 6>: 5.069ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', PFN.cpp:70) [37]  (5.069 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
