// Seed: 868015382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wor id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd89,
    parameter id_4 = 32'd46
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout logic [7:0] id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_10,
      id_7,
      id_11,
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input logic [7:0] id_5;
  output wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic [id_4 : id_1] id_14 = id_13[1] << id_5;
  assign id_7 = id_14;
endmodule
