{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 15:39:05 2019 " "Info: Processing started: Mon May 13 15:39:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst9 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst9\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 440 472 536 520 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst13 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst13\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 552 472 536 632 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|RAM:inst\|inst2 " "Info: Detected ripple clock \"MEMORY:inst8\|RAM:inst\|inst2\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 208 752 816 288 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|inst~0 " "Info: Detected gated clock \"CACHE:inst\|inst~0\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 800 928 992 848 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst2 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst2\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst3 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst3\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|RAM:inst\|inst6 " "Info: Detected gated clock \"MEMORY:inst8\|RAM:inst\|inst6\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_ebj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_ebj.tdf" 121 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0 " "Info: Detected gated clock \"DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2 " "Info: Detected gated clock \"lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|inst11~0 " "Info: Detected gated clock \"CACHE:inst\|inst11~0\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -48 16 656 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 616 1056 1160 728 "inst35" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODE_COMMAND:inst72\|inst29~0 " "Info: Detected gated clock \"DECODE_COMMAND:inst72\|inst29~0\" as buffer" {  } { { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { -24 1672 1736 24 "inst29" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|inst29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst19 " "Info: Detected ripple clock \"CACHE:inst\|inst19\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 824 240 304 904 "inst19" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~0 " "Info: Detected gated clock \"lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~0\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 43 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\] " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 296 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0 " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 285 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst30 " "Info: Detected ripple clock \"CACHE:inst\|inst30\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1008 216 280 1088 "inst30" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst41~0 " "Info: Detected gated clock \"inst41~0\" as buffer" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1072 416 520 1184 "inst41" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0 " "Info: Detected gated clock \"CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0\" as buffer" {  } { { "db/cmpr_2jj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_2jj.tdf" 30 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[1\]~0 " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[1\]~0\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 296 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] register CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 25.82 MHz 38.732 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 25.82 MHz between source register \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" and destination register \"CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 38.732 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.740 ns + Longest register register " "Info: + Longest register to register delay is 18.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LCFF_X9_Y18_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y18_N1; Fanout = 8; REG Node = 'DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.053 ns) 1.291 ns inst35 2 COMB LCCOMB_X21_Y14_N18 19 " "Info: 2: + IC(1.238 ns) + CELL(0.053 ns) = 1.291 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 19; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] inst35 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 616 1056 1160 728 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.053 ns) 1.751 ns lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[7\]~5 3 COMB LCCOMB_X21_Y14_N30 16 " "Info: 3: + IC(0.407 ns) + CELL(0.053 ns) = 1.751 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 16; COMB Node = 'lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[7\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 2.322 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0 4 COMB LCCOMB_X22_Y14_N20 64 " "Info: 4: + IC(0.343 ns) + CELL(0.228 ns) = 2.322 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.272 ns) 3.495 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 5 COMB LCCOMB_X23_Y10_N0 1 " "Info: 5: + IC(0.901 ns) + CELL(0.272 ns) = 3.495 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 4.008 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X23_Y10_N18 1 " "Info: 6: + IC(0.241 ns) + CELL(0.272 ns) = 4.008 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.154 ns) 4.773 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~1 7 COMB LCCOMB_X23_Y6_N2 1 " "Info: 7: + IC(0.611 ns) + CELL(0.154 ns) = 4.773 ns; Loc. = LCCOMB_X23_Y6_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.225 ns) 6.229 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~2 8 COMB LCCOMB_X22_Y16_N10 1 " "Info: 8: + IC(1.231 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 6.482 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y16_N30 10 " "Info: 9: + IC(0.200 ns) + CELL(0.053 ns) = 6.482 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 10; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 7.133 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X22_Y16_N0 3 " "Info: 10: + IC(0.285 ns) + CELL(0.366 ns) = 7.133 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 3; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 7.410 ns CACHE:inst\|inst52 11 COMB LCCOMB_X22_Y16_N20 22 " "Info: 11: + IC(0.224 ns) + CELL(0.053 ns) = 7.410 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 22; COMB Node = 'CACHE:inst\|inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 744 40 104 824 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.053 ns) 7.703 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w1_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y16_N14 449 " "Info: 12: + IC(0.240 ns) + CELL(0.053 ns) = 7.703 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 449; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.293 ns" { CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.154 ns) 9.491 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~29 13 COMB LCCOMB_X30_Y6_N28 1 " "Info: 13: + IC(1.634 ns) + CELL(0.154 ns) = 9.491 ns; Loc. = LCCOMB_X30_Y6_N28; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~29 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.053 ns) 11.483 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~35 14 COMB LCCOMB_X18_Y18_N4 1 " "Info: 14: + IC(1.939 ns) + CELL(0.053 ns) = 11.483 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~35 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.053 ns) 12.314 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~23 15 COMB LCCOMB_X15_Y22_N22 1 " "Info: 15: + IC(0.778 ns) + CELL(0.053 ns) = 12.314 ns; Loc. = LCCOMB_X15_Y22_N22; Fanout = 1; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.053 ns) 13.262 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~24 16 COMB LCCOMB_X15_Y15_N24 4 " "Info: 16: + IC(0.895 ns) + CELL(0.053 ns) = 13.262 ns; Loc. = LCCOMB_X15_Y15_N24; Fanout = 4; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~23 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.053 ns) 14.676 ns lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[1\]~43 17 COMB LCCOMB_X6_Y21_N28 4 " "Info: 17: + IC(1.361 ns) + CELL(0.053 ns) = 14.676 ns; Loc. = LCCOMB_X6_Y21_N28; Fanout = 4; COMB Node = 'lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[1\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~43 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.053 ns) 16.514 ns CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w1_n0_mux_dataout~0 18 COMB LCCOMB_X18_Y14_N16 512 " "Info: 18: + IC(1.785 ns) + CELL(0.053 ns) = 16.514 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 512; COMB Node = 'CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~43 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_j5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_j5e.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.309 ns) 18.740 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 19 REG LCFF_X25_Y21_N5 1 " "Info: 19: + IC(1.917 ns) + CELL(0.309 ns) = 18.740 ns; Loc. = LCFF_X25_Y21_N5; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.510 ns ( 13.39 % ) " "Info: Total cell delay = 2.510 ns ( 13.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.230 ns ( 86.61 % ) " "Info: Total interconnect delay = 16.230 ns ( 86.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.740 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~23 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~43 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.740 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~29 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~35 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~23 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~43 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.238ns 0.407ns 0.343ns 0.901ns 0.241ns 0.611ns 1.231ns 0.200ns 0.285ns 0.224ns 0.240ns 1.634ns 1.939ns 0.778ns 0.895ns 1.361ns 1.785ns 1.917ns } { 0.000ns 0.053ns 0.053ns 0.228ns 0.272ns 0.272ns 0.154ns 0.225ns 0.053ns 0.366ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.442 ns - Smallest " "Info: - Smallest clock skew is -0.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X25_Y21_N5 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X25_Y21_N5; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.925 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.618 ns) 2.925 ns DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LCFF_X9_Y18_N1 8 " "Info: 2: + IC(1.453 ns) + CELL(0.618 ns) = 2.925 ns; Loc. = LCFF_X9_Y18_N1; Fanout = 8; REG Node = 'DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { CLK DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.32 % ) " "Info: Total cell delay = 1.472 ns ( 50.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 49.68 % ) " "Info: Total interconnect delay = 1.453 ns ( 49.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { CLK DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { CLK DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.740 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~23 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~43 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.740 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~29 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~35 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~23 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~43 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.238ns 0.407ns 0.343ns 0.901ns 0.241ns 0.611ns 1.231ns 0.200ns 0.285ns 0.224ns 0.240ns 1.634ns 1.939ns 0.778ns 0.895ns 1.361ns 1.785ns 1.917ns } { 0.000ns 0.053ns 0.053ns 0.228ns 0.272ns 0.272ns 0.154ns 0.225ns 0.053ns 0.366ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { CLK DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a1~porta_address_reg3 CLK 7.4 ns " "Info: Found hold time violation between source  pin or register \"MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination pin or register \"MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a1~porta_address_reg3\" for clock \"CLK\" (Hold time is 7.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.229 ns + Largest " "Info: + Largest clock skew is 8.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.696 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 10.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.712 ns) 2.866 ns lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\] 2 REG LCFF_X21_Y11_N29 4 " "Info: 2: + IC(1.300 ns) + CELL(0.712 ns) = 2.866 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 4; REG Node = 'lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.228 ns) 3.746 ns lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[1\]~0 3 COMB LCCOMB_X21_Y14_N14 10 " "Info: 3: + IC(0.652 ns) + CELL(0.228 ns) = 3.746 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 10; COMB Node = 'lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 296 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.053 ns) 4.047 ns lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0 4 COMB LCCOMB_X21_Y14_N22 16 " "Info: 4: + IC(0.248 ns) + CELL(0.053 ns) = 4.047 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 16; COMB Node = 'lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.301 ns" { lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 285 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.228 ns) 5.574 ns inst41~0 5 COMB LCCOMB_X9_Y18_N14 4 " "Info: 5: + IC(1.299 ns) + CELL(0.228 ns) = 5.574 ns; Loc. = LCCOMB_X9_Y18_N14; Fanout = 4; COMB Node = 'inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 inst41~0 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1072 416 520 1184 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.053 ns) 6.874 ns CACHE:inst\|inst11~0 6 COMB LCCOMB_X22_Y14_N30 36 " "Info: 6: + IC(1.247 ns) + CELL(0.053 ns) = 6.874 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 36; COMB Node = 'CACHE:inst\|inst11~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst41~0 CACHE:inst|inst11~0 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -48 16 656 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.053 ns) 8.261 ns MEMORY:inst8\|inst17 7 COMB LCCOMB_X23_Y26_N4 27 " "Info: 7: + IC(1.334 ns) + CELL(0.053 ns) = 8.261 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 27; COMB Node = 'MEMORY:inst8\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { CACHE:inst|inst11~0 MEMORY:inst8|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 8.524 ns MEMORY:inst8\|RAM:inst\|inst6 8 COMB LCCOMB_X23_Y26_N16 1 " "Info: 8: + IC(0.210 ns) + CELL(0.053 ns) = 8.524 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 1; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.000 ns) 9.558 ns MEMORY:inst8\|RAM:inst\|inst6~clkctrl 9 COMB CLKCTRL_G12 165 " "Info: 9: + IC(1.034 ns) + CELL(0.000 ns) = 9.558 ns; Loc. = CLKCTRL_G12; Fanout = 165; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.481 ns) 10.696 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a1~porta_address_reg3 10 MEM M4K_X20_Y11 1 " "Info: 10: + IC(0.657 ns) + CELL(0.481 ns) = 10.696 ns; Loc. = M4K_X20_Y11; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a1~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.715 ns ( 25.38 % ) " "Info: Total cell delay = 2.715 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.981 ns ( 74.62 % ) " "Info: Total interconnect delay = 7.981 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.696 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.696 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 {} } { 0.000ns 0.000ns 1.300ns 0.652ns 0.248ns 1.299ns 1.247ns 1.334ns 0.210ns 1.034ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X17_Y11_N11 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N11; Fanout = 1; REG Node = 'MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.696 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.696 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 {} } { 0.000ns 0.000ns 1.300ns 0.652ns 0.248ns 1.299ns 1.247ns 1.334ns 0.210ns 1.034ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.938 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X17_Y11_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N11; Fanout = 1; REG Node = 'MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 0.256 ns MEMORY:inst8\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w3_n0_mux_dataout~0 2 COMB LCCOMB_X17_Y11_N0 11 " "Info: 2: + IC(0.203 ns) + CELL(0.053 ns) = 0.256 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 11; COMB Node = 'MEMORY:inst8\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_9pc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.103 ns) 0.938 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a1~porta_address_reg3 3 MEM M4K_X20_Y11 1 " "Info: 3: + IC(0.579 ns) + CELL(0.103 ns) = 0.938 ns; Loc. = M4K_X20_Y11; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a1~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 16.63 % ) " "Info: Total cell delay = 0.156 ns ( 16.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 83.37 % ) " "Info: Total interconnect delay = 0.782 ns ( 83.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.938 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 {} } { 0.000ns 0.203ns 0.579ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 57 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 57 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.696 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.696 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]~0 {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0 {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 {} } { 0.000ns 0.000ns 1.300ns 0.652ns 0.248ns 1.299ns 1.247ns 1.334ns 0.210ns 1.034ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.938 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3 {} } { 0.000ns 0.203ns 0.579ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst12 HUI CLK 2.918 ns register " "Info: tsu for register \"inst12\" (data pin = \"HUI\", clock pin = \"CLK\") is 2.918 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.309 ns + Longest pin register " "Info: + Longest pin to register delay is 5.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns HUI 1 PIN PIN_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 1; PIN Node = 'HUI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HUI } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1304 1752 1920 1320 "HUI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.191 ns) + CELL(0.309 ns) 5.309 ns inst12 2 REG LCFF_X21_Y12_N5 2 " "Info: 2: + IC(4.191 ns) + CELL(0.309 ns) = 5.309 ns; Loc. = LCFF_X21_Y12_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { HUI inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 21.06 % ) " "Info: Total cell delay = 1.118 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 78.94 % ) " "Info: Total interconnect delay = 4.191 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.191ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns inst12 3 REG LCFF_X21_Y12_N5 2 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X21_Y12_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.191ns } { 0.000ns 0.809ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_BUS\[7\] DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] 22.688 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_BUS\[7\]\" through register \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is 22.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.925 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.618 ns) 2.925 ns DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LCFF_X9_Y18_N1 8 " "Info: 2: + IC(1.453 ns) + CELL(0.618 ns) = 2.925 ns; Loc. = LCFF_X9_Y18_N1; Fanout = 8; REG Node = 'DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { CLK DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.32 % ) " "Info: Total cell delay = 1.472 ns ( 50.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 49.68 % ) " "Info: Total interconnect delay = 1.453 ns ( 49.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { CLK DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.669 ns + Longest register pin " "Info: + Longest register to pin delay is 19.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LCFF_X9_Y18_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y18_N1; Fanout = 8; REG Node = 'DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.053 ns) 1.291 ns inst35 2 COMB LCCOMB_X21_Y14_N18 19 " "Info: 2: + IC(1.238 ns) + CELL(0.053 ns) = 1.291 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 19; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] inst35 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 616 1056 1160 728 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.053 ns) 1.751 ns lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[7\]~5 3 COMB LCCOMB_X21_Y14_N30 16 " "Info: 3: + IC(0.407 ns) + CELL(0.053 ns) = 1.751 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 16; COMB Node = 'lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[7\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 2.322 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0 4 COMB LCCOMB_X22_Y14_N20 64 " "Info: 4: + IC(0.343 ns) + CELL(0.228 ns) = 2.322 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.272 ns) 3.495 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 5 COMB LCCOMB_X23_Y10_N0 1 " "Info: 5: + IC(0.901 ns) + CELL(0.272 ns) = 3.495 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 4.008 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X23_Y10_N18 1 " "Info: 6: + IC(0.241 ns) + CELL(0.272 ns) = 4.008 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.154 ns) 4.773 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~1 7 COMB LCCOMB_X23_Y6_N2 1 " "Info: 7: + IC(0.611 ns) + CELL(0.154 ns) = 4.773 ns; Loc. = LCCOMB_X23_Y6_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.225 ns) 6.229 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~2 8 COMB LCCOMB_X22_Y16_N10 1 " "Info: 8: + IC(1.231 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 6.482 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y16_N30 10 " "Info: 9: + IC(0.200 ns) + CELL(0.053 ns) = 6.482 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 10; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 7.133 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X22_Y16_N0 3 " "Info: 10: + IC(0.285 ns) + CELL(0.366 ns) = 7.133 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 3; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 7.410 ns CACHE:inst\|inst52 11 COMB LCCOMB_X22_Y16_N20 22 " "Info: 11: + IC(0.224 ns) + CELL(0.053 ns) = 7.410 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 22; COMB Node = 'CACHE:inst\|inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 744 40 104 824 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 7.700 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y16_N28 880 " "Info: 12: + IC(0.237 ns) + CELL(0.053 ns) = 7.700 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 880; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.272 ns) 10.020 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w7_n0_mux_dataout~3 13 COMB LCCOMB_X17_Y17_N4 1 " "Info: 13: + IC(2.048 ns) + CELL(0.272 ns) = 10.020 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w7_n0_mux_dataout~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~3 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.053 ns) 11.228 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w7_n0_mux_dataout~4 14 COMB LCCOMB_X7_Y16_N14 1 " "Info: 14: + IC(1.155 ns) + CELL(0.053 ns) = 11.228 ns; Loc. = LCCOMB_X7_Y16_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w7_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~3 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.053 ns) 12.104 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\]~4 15 COMB LCCOMB_X3_Y13_N8 1 " "Info: 15: + IC(0.823 ns) + CELL(0.053 ns) = 12.104 ns; Loc. = LCCOMB_X3_Y13_N8; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~4 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[7]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.272 ns) 14.093 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 16 COMB LCCOMB_X29_Y20_N26 5 " "Info: 16: + IC(1.717 ns) + CELL(0.272 ns) = 14.093 ns; Loc. = LCCOMB_X29_Y20_N26; Fanout = 5; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[7]~4 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.228 ns) 15.589 ns lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[7\]~59 17 COMB LCCOMB_X22_Y12_N28 1 " "Info: 17: + IC(1.268 ns) + CELL(0.228 ns) = 15.589 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[7\]~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[7]~59 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.082 ns) + CELL(1.998 ns) 19.669 ns DATA_BUS\[7\] 18 PIN PIN_C12 0 " "Info: 18: + IC(2.082 ns) + CELL(1.998 ns) = 19.669 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'DATA_BUS\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.080 ns" { lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[7]~59 DATA_BUS[7] } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.658 ns ( 23.68 % ) " "Info: Total cell delay = 4.658 ns ( 23.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.011 ns ( 76.32 % ) " "Info: Total interconnect delay = 15.011 ns ( 76.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.669 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~3 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~4 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[7]~4 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[7]~59 DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.669 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~3 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~4 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[7]~4 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[7]~9 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[7]~59 {} DATA_BUS[7] {} } { 0.000ns 1.238ns 0.407ns 0.343ns 0.901ns 0.241ns 0.611ns 1.231ns 0.200ns 0.285ns 0.224ns 0.237ns 2.048ns 1.155ns 0.823ns 1.717ns 1.268ns 2.082ns } { 0.000ns 0.053ns 0.053ns 0.228ns 0.272ns 0.272ns 0.154ns 0.225ns 0.053ns 0.366ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.228ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { CLK DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.669 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~3 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~4 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[7]~4 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[7]~59 DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.669 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~3 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w7_n0_mux_dataout~4 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[7]~4 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[7]~9 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[7]~59 {} DATA_BUS[7] {} } { 0.000ns 1.238ns 0.407ns 0.343ns 0.901ns 0.241ns 0.611ns 1.231ns 0.200ns 0.285ns 0.224ns 0.237ns 2.048ns 1.155ns 0.823ns 1.717ns 1.268ns 2.082ns } { 0.000ns 0.053ns 0.053ns 0.228ns 0.272ns 0.272ns 0.154ns 0.225ns 0.053ns 0.366ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.228ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst12 HUI CLK -2.679 ns register " "Info: th for register \"inst12\" (data pin = \"HUI\", clock pin = \"CLK\") is -2.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns inst12 3 REG LCFF_X21_Y12_N5 2 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X21_Y12_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.309 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns HUI 1 PIN PIN_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 1; PIN Node = 'HUI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HUI } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1304 1752 1920 1320 "HUI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.191 ns) + CELL(0.309 ns) 5.309 ns inst12 2 REG LCFF_X21_Y12_N5 2 " "Info: 2: + IC(4.191 ns) + CELL(0.309 ns) = 5.309 ns; Loc. = LCFF_X21_Y12_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { HUI inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 21.06 % ) " "Info: Total cell delay = 1.118 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 78.94 % ) " "Info: Total interconnect delay = 4.191 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.191ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.191ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 15:39:18 2019 " "Info: Processing ended: Mon May 13 15:39:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
