<stg><name>aes_shiftRows.1</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_0_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="2">
<![CDATA[
entry:3 %buf_0_load = load i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="buf_0_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="2">
<![CDATA[
entry:7 %buf_1_load = load i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %buf_1_addr_4 = getelementptr i16 %buf_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_1_addr_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="2">
<![CDATA[
entry:15 %buf_1_load_4 = load i2 %buf_1_addr_4

]]></Node>
<StgValue><ssdm name="buf_1_load_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %buf_0_addr_4 = getelementptr i16 %buf_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_0_addr_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="2">
<![CDATA[
entry:17 %buf_0_load_4 = load i2 %buf_0_addr_4

]]></Node>
<StgValue><ssdm name="buf_0_load_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="2">
<![CDATA[
entry:3 %buf_0_load = load i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="buf_0_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="16">
<![CDATA[
entry:4 %i = trunc i16 %buf_0_load

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="2">
<![CDATA[
entry:7 %buf_1_load = load i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="16">
<![CDATA[
entry:8 %trunc_ln131 = trunc i16 %buf_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:9 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln131, i8 %tmp1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:10 %store_ln131 = store i16 %tmp_s, i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:12 %tmp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %i, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:13 %store_ln131 = store i16 %tmp_16, i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="2">
<![CDATA[
entry:15 %buf_1_load_4 = load i2 %buf_1_addr_4

]]></Node>
<StgValue><ssdm name="buf_1_load_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="2">
<![CDATA[
entry:17 %buf_0_load_4 = load i2 %buf_0_addr_4

]]></Node>
<StgValue><ssdm name="buf_0_load_4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %buf_0_addr_5 = getelementptr i16 %buf_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_0_addr_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="2">
<![CDATA[
entry:19 %buf_0_load_5 = load i2 %buf_0_addr_5

]]></Node>
<StgValue><ssdm name="buf_0_load_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %buf_1_addr_5 = getelementptr i16 %buf_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_1_addr_5"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="2">
<![CDATA[
entry:22 %buf_1_load_5 = load i2 %buf_1_addr_5

]]></Node>
<StgValue><ssdm name="buf_1_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="2">
<![CDATA[
entry:19 %buf_0_load_5 = load i2 %buf_0_addr_5

]]></Node>
<StgValue><ssdm name="buf_0_load_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="16">
<![CDATA[
entry:20 %j = trunc i16 %buf_0_load_5

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="2">
<![CDATA[
entry:22 %buf_1_load_5 = load i2 %buf_1_addr_5

]]></Node>
<StgValue><ssdm name="buf_1_load_5"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="16">
<![CDATA[
entry:24 %trunc_ln133 = trunc i16 %buf_1_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:26 %tmp_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln133, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:27 %store_ln133 = store i16 %tmp_19, i2 %buf_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:28 %tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %j, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:29 %store_ln133 = store i16 %tmp_20, i2 %buf_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:30 %store_ln134 = store i16 %buf_0_load_4, i2 %buf_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:31 %store_ln134 = store i16 %buf_1_load_4, i2 %buf_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
entry:32 %ret_ln136 = ret

]]></Node>
<StgValue><ssdm name="ret_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
