xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
delayLineBRAM.v,verilog,xil_defaultlib,../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/ip/delayLineBRAM/sim/delayLineBRAM.v,
delayLinieBRAM_WP.v,verilog,xil_defaultlib,../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/delayLinieBRAM_WP.v,
median_bin_5x5.v,verilog,xil_defaultlib,../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/median_bin_5x5.v,
median_bin_5x5_0.v,verilog,xil_defaultlib,../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/sim/median_bin_5x5_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
