0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/sv_projects/K2/Decoder/Decoder/Decoder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/sv_projects/K2/Decoder/Decoder/Decoder.srcs/sim_1/new/tb_Decoder.sv,1732202607,systemVerilog,,,,tb_Decoder,,,,,,,,
/home/it/Desktop/sv_projects/K2/Decoder/Decoder/Decoder.srcs/sources_1/new/Decoder.sv,1732202513,systemVerilog,,/home/it/Desktop/sv_projects/K2/Decoder/Decoder/Decoder.srcs/sim_1/new/tb_Decoder.sv,,Decoder,,,,,,,,
