Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/xilinx/pkgs/vivado/2020.2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 8b276f56865043e2b299f678c406824b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_top_sim_behav xil_defaultlib.fp_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'output_z_ack' [/home/tfowler6/riscv32/src/fpu_src/floating_point.sv:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'sel' [/home/tfowler6/riscv32/src/fpu_src/floating_point.sv:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.float_to_int
Compiling module xil_defaultlib.float_to_unsig_int
Compiling module xil_defaultlib.int_to_float
Compiling module xil_defaultlib.unsig_int_to_float
Compiling module xil_defaultlib.mul_adder
Compiling module xil_defaultlib.fsign_inject
Compiling module xil_defaultlib.fmove
Compiling module xil_defaultlib.FClass
Compiling module xil_defaultlib.FEQ
Compiling module xil_defaultlib.FLE
Compiling module xil_defaultlib.FLT
Compiling module xil_defaultlib.FMax
Compiling module xil_defaultlib.FMin
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.fp_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fp_top_sim_behav
