{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712343129228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712343129228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 15:52:09 2024 " "Processing started: Fri Apr 05 15:52:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712343129228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343129228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experiencia04 -c Experiencia04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experiencia04 -c Experiencia04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343129228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712343129709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712343129709 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"begin\", or a declaration statement calcula_kpw.vhd(13) " "VHDL Syntax error at calcula_kpw.vhd(13): experienced unexpected end-of-file ;  expecting \"begin\", or a declaration statement" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/calcula_kpw.vhd" 13 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/calcula_kpw.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/calcula_kpw.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/stepfun_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/stepfun_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/stepfun.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/stepfun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch_somador " "Found design unit 1: somador-arch_somador" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/Stepfun.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 stepfun-arch_stepfun " "Found design unit 2: stepfun-arch_stepfun" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/Stepfun.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140278 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/Stepfun.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140278 ""} { "Info" "ISGN_ENTITY_NAME" "2 stepfun " "Found entity 2: stepfun" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/Stepfun.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/registrador_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/registrador_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_32-arch_reg " "Found design unit 1: registrador_32-arch_reg" {  } { { "../VHDL/registrador_32.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/registrador_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140280 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_32 " "Found entity 1: registrador_32" {  } { { "../VHDL/registrador_32.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/registrador_32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/projeto2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/projeto2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto2-arch " "Found design unit 1: projeto2-arch" {  } { { "../VHDL/projeto2.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/projeto2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140282 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto2 " "Found entity 1: projeto2" {  } { { "../VHDL/projeto2.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/projeto2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140282 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"end\", or \"begin\", or a declaration statement multisteps.vhd(12) " "VHDL syntax error at multisteps.vhd(12) near text \"architecture\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\", or \"begin\", or a declaration statement multisteps.vhd(32) " "VHDL syntax error at multisteps.vhd(32) near text \"component\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" multisteps.vhd(71) " "VHDL syntax error at multisteps.vhd(71) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" multisteps.vhd(71) " "VHDL syntax error at multisteps.vhd(71) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" multisteps.vhd(72) " "VHDL syntax error at multisteps.vhd(72) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" multisteps.vhd(72) " "VHDL syntax error at multisteps.vhd(72) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "multisteps multisteps.vhd(85) " "VHDL syntax error at multisteps.vhd(85): name used in construct must match previously specified name \"multisteps\"" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 85 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "multisteps multisteps.vhd(4) " "Ignored construct multisteps at multisteps.vhd(4) due to previous errors" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/multisteps.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1712343140284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/multisteps.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/multisteps.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2seg-comportamental " "Found design unit 1: hex2seg-comportamental" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/hex2seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140286 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/hex2seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/funcoes.vhd 12 6 " "Found 12 design units, including 6 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/funcoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch-arq_ch " "Found design unit 1: ch-arq_ch" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 maj-arq_maj " "Found design unit 2: maj-arq_maj" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sum0-arq_sum0 " "Found design unit 3: sum0-arq_sum0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sum1-arq_sum1 " "Found design unit 4: sum1-arq_sum1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sigma0-arq_sigma0 " "Found design unit 5: sigma0-arq_sigma0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sigma1-arq_sigma1 " "Found design unit 6: sigma1-arq_sigma1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch " "Found entity 1: ch" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_ENTITY_NAME" "2 maj " "Found entity 2: maj" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum0 " "Found entity 3: sum0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum1 " "Found entity 4: sum1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_ENTITY_NAME" "5 sigma0 " "Found entity 5: sigma0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""} { "Info" "ISGN_ENTITY_NAME" "6 sigma1 " "Found entity 6: sigma1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/funcoes.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/contador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/contador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_tb-testbench " "Found design unit 1: contador_tb-testbench" {  } { { "../VHDL/contador_tb.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/contador_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140290 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_tb " "Found entity 1: contador_tb" {  } { { "../VHDL/contador_tb.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/contador_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia04/vhdl/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia04/vhdl/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch_contador " "Found design unit 1: contador-arch_contador" {  } { { "../VHDL/contador.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/contador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140292 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../VHDL/contador.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia04/VHDL/contador.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712343140292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712343140805 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 05 15:52:20 2024 " "Processing ended: Fri Apr 05 15:52:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712343140805 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712343140805 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712343140805 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712343140805 ""}
