Archive Project report for ECE417Lab2
Thu Dec 09 19:12:57 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Thu Dec 09 19:12:57 2021 ;
; Revision Name          ; ECE417Lab2                            ;
; Top-level Entity Name  ; vga                                   ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/Users/Lab 402/Desktop/FinalProject/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/Lab 402/Desktop/FinalProject/ECE417Lab2.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'ECE417Lab2.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Thu Dec 09 19:12:57 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+--------------------------------------------------------------+
; Files Archived                                               ;
+--------------------------------------------------------------+
; File Name                                                    ;
+--------------------------------------------------------------+
; c:/intelfpga_lite/16.1/quartus/bin64/assignment_defaults.qdf ;
; Chain2.cdf                                                   ;
; ECE417Lab2.qpf                                               ;
; ECE417Lab2.qsf                                               ;
; LFSR.vhd                                                     ;
; output_files/Chain1.cdf                                      ;
; output_files/Chain2.cdf                                      ;
; output_files/Chain3.cdf                                      ;
; output_files/Chain4.cdf                                      ;
; output_files/Chain5.cdf                                      ;
; output_files/Chain6.cdf                                      ;
; output_files/controller.vhd                                  ;
; output_files/shoot.vhd                                       ;
; PLL/synthesis/../../PLL.qsys                                 ;
; PLL/synthesis/../../PLL.sopcinfo                             ;
; PLL/synthesis/../PLL.cmp                                     ;
; PLL/synthesis/PLL.debuginfo                                  ;
; PLL/synthesis/PLL.qip                                        ;
; PLL/synthesis/PLL.vhd                                        ;
; PLL/synthesis/submodules/PLL_pll_0.qip                       ;
; PLL/synthesis/submodules/PLL_pll_0.v                         ;
; subR.vhd                                                     ;
; sync.vhd                                                     ;
; vga.vhd                                                      ;
+--------------------------------------------------------------+


