#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 10 13:06:28 2020
# Process ID: 22480
# Current directory: C:/Users/89529/Desktop/vivado201704
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11124 C:\Users\89529\Desktop\vivado201704\Risc5CPU.xpr
# Log file: C:/Users/89529/Desktop/vivado201704/vivado.log
# Journal file: C:/Users/89529/Desktop/vivado201704\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/89529/Desktop/vivado201704/Risc5CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 801.281 ; gain = 91.516
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/89529/Desktop/src/RGBRegisters.v C:/Users/89529/Desktop/src/DataRAM_sim_netlist.v C:/Users/89529/Desktop/src/ID_EX.v C:/Users/89529/Desktop/src/adder_unit.v C:/Users/89529/Desktop/src/Branch_Test.v C:/Users/89529/Desktop/src/Decode.v C:/Users/89529/Desktop/src/IF_ID.v C:/Users/89529/Desktop/src/Risc5CPU.v C:/Users/89529/Desktop/src/mux10_1.v C:/Users/89529/Desktop/src/Registers.v C:/Users/89529/Desktop/src/EX.v C:/Users/89529/Desktop/src/InstructionROM.v C:/Users/89529/Desktop/src/IF.v C:/Users/89529/Desktop/src/ID.v C:/Users/89529/Desktop/src/Risc5CPU_tb.v C:/Users/89529/Desktop/src/adder_4bits.v C:/Users/89529/Desktop/src/adder_32bits.v C:/Users/89529/Desktop/src/EX_MEM.v C:/Users/89529/Desktop/src/mux2_1.v C:/Users/89529/Desktop/src/DataRam.v C:/Users/89529/Desktop/src/ALU.v C:/Users/89529/Desktop/src/MEM_WB.v}
update_compile_order -fileset sources_1
reset_run DisplayROM_synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-687] Illegal redeclaration of module <DataRAM>. [C:/Users/89529/Desktop/src/DataRam.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DataRAM()' found in library 'xil_defaultlib'
Duplicate found at line 15 of file C:/Users/89529/Desktop/src/DataRAM_sim_netlist.v
	(Active) Duplicate found at line 1 of file C:/Users/89529/Desktop/src/DataRam.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DisplayROM'...
[Thu Dec 10 13:41:25 2020] Launched DisplayROM_synth_1...
Run output will be captured here: C:/Users/89529/Desktop/vivado201704/Risc5CPU.runs/DisplayROM_synth_1/runme.log
[Thu Dec 10 13:41:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/89529/Desktop/vivado201704/Risc5CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Dec 10 13:43:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/89529/Desktop/vivado201704/Risc5CPU.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/89529/Desktop/vivado201704/.Xil/Vivado-22480-DESKTOP-T0F3HF7/dcp4/PipelineCPUTest_board.xdc]
Finished Parsing XDC File [C:/Users/89529/Desktop/vivado201704/.Xil/Vivado-22480-DESKTOP-T0F3HF7/dcp4/PipelineCPUTest_board.xdc]
Parsing XDC File [C:/Users/89529/Desktop/vivado201704/.Xil/Vivado-22480-DESKTOP-T0F3HF7/dcp4/PipelineCPUTest_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1823.945 ; gain = 604.047
Finished Parsing XDC File [C:/Users/89529/Desktop/vivado201704/.Xil/Vivado-22480-DESKTOP-T0F3HF7/dcp4/PipelineCPUTest_early.xdc]
Parsing XDC File [C:/Users/89529/Desktop/vivado201704/.Xil/Vivado-22480-DESKTOP-T0F3HF7/dcp4/PipelineCPUTest.xdc]
Finished Parsing XDC File [C:/Users/89529/Desktop/vivado201704/.Xil/Vivado-22480-DESKTOP-T0F3HF7/dcp4/PipelineCPUTest.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1826.094 ; gain = 2.086
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1826.094 ; gain = 2.086
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1941.324 ; gain = 1096.012
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 13:51:38 2020...
