
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003504                       # Number of seconds simulated
sim_ticks                                  3504033069                       # Number of ticks simulated
final_tick                               529824667167                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31203                       # Simulator instruction rate (inst/s)
host_op_rate                                    39373                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108252                       # Simulator tick rate (ticks/s)
host_mem_usage                               16880352                       # Number of bytes of host memory used
host_seconds                                 32369.09                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1274477456                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        40448                       # Number of bytes read from this memory
system.physmem.bytes_read::total                45440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        32640                       # Number of bytes written to this memory
system.physmem.bytes_written::total             32640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          316                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   355                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             255                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  255                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1424644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     11543270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                12967914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1424644                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1424644                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9314981                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9314981                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9314981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1424644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     11543270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               22282895                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8402958                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3135069                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2552687                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       213273                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1317078                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1225022                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           331733                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9407                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3293043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17116092                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3135069                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1556755                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3797059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1092559                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         406746                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1613728                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         87328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8374225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.528966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.329541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4577166     54.66%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           393863      4.70%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           392558      4.69%     64.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           488084      5.83%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           149918      1.79%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           193362      2.31%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           158794      1.90%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           148185      1.77%     77.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1872295     22.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8374225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.373091                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.036913                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3452456                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        380189                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3630212                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34321                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         877041                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       531904                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           329                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20418177                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1945                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         877041                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3609810                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           47501                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       151855                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3504907                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        183105                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19712945                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            14                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         113195                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         49487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27676102                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      91855790                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     91855790                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17191644                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10484413                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3647                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1935                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            503669                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1827460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       943825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         8701                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       300440                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18525424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14924567                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        30797                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6166681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18628275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8374225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.782203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.910669                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2935097     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1750086     20.90%     55.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1177562     14.06%     70.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       813844      9.72%     79.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       809360      9.66%     89.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       389019      4.65%     94.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       369443      4.41%     98.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        59880      0.72%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69934      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8374225                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           95152     75.69%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15707     12.49%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14849     11.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12474881     83.59%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       186836      1.25%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1477716      9.90%     94.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       783428      5.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14924567                       # Type of FU issued
system.switch_cpus.iq.rate                   1.776109                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              125708                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008423                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38379864                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24695891                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14508665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15050275                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        18546                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       705509                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       231326                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         877041                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           24841                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          4252                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18529087                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        41532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1827460                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       943825                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1924                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       130010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       120002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       250012                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14666668                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1378747                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       257899                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2136154                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2094420                       # Number of branches executed
system.switch_cpus.iew.exec_stores             757407                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.745417                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14525147                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14508665                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9420246                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26592927                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.726614                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354239                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12326897                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6202213                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       214805                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7497184                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.644204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.165501                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2914254     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2063713     27.53%     66.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       840435     11.21%     77.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       455916      6.08%     83.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       401029      5.35%     89.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       163300      2.18%     91.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       183169      2.44%     93.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       108008      1.44%     95.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       367360      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7497184                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12326897                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834444                       # Number of memory references committed
system.switch_cpus.commit.loads               1121945                       # Number of loads committed
system.switch_cpus.commit.membars                1732                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1788603                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11096921                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        367360                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25658765                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37936152                       # The number of ROB writes
system.switch_cpus.timesIdled                    1832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   28733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12326897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.840296                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.840296                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.190057                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.190057                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65834003                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20167848                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18849241                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3478                       # number of misc regfile writes
system.l2.replacements                            355                       # number of replacements
system.l2.tagsinuse                      16382.505385                       # Cycle average of tags in use
system.l2.total_refs                           364742                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16739                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.789952                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1350.396730                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      36.224011                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     157.992334                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              20.872784                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           14817.019526                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.082422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.002211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.009643                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001274                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.904359                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999909                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         3474                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3475                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1052                       # number of Writeback hits
system.l2.Writeback_hits::total                  1052                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    39                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          3513                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3514                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         3513                       # number of overall hits
system.l2.overall_hits::total                    3514                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          316                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   355                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          316                       # number of demand (read+write) misses
system.l2.demand_misses::total                    355                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          316                       # number of overall misses
system.l2.overall_misses::total                   355                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1635230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     15326254                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        16961484                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1635230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     15326254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         16961484                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1635230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     15326254                       # number of overall miss cycles
system.l2.overall_miss_latency::total        16961484                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         3790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3830                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1052                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1052                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                39                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         3829                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3869                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         3829                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3869                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.083377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.092689                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.082528                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091755                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.082528                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091755                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 41928.974359                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 48500.803797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47778.828169                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 41928.974359                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 48500.803797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47778.828169                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 41928.974359                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 48500.803797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47778.828169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  255                       # number of writebacks
system.l2.writebacks::total                       255                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          316                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              355                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               355                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              355                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1409135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     13498561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     14907696                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1409135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     13498561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     14907696                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1409135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     13498561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     14907696                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.083377                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.092689                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.082528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.082528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091755                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 36131.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 42716.965190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41993.509859                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 36131.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 42716.965190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41993.509859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 36131.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 42716.965190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41993.509859                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                505.180763                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001622446                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    508                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1971697.728346                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    37.180763                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            468                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.059585                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.750000                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.809585                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1613677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1613677                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1613677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1613677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1613677                       # number of overall hits
system.cpu.icache.overall_hits::total         1613677                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2417636                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2417636                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2417636                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2417636                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2417636                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2417636                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1613728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1613728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1613728                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1613728                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1613728                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1613728                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 47404.627451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47404.627451                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 47404.627451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47404.627451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 47404.627451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47404.627451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1914784                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1914784                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1914784                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1914784                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1914784                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1914784                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 47869.600000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47869.600000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 47869.600000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47869.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 47869.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47869.600000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   3829                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                147902802                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4085                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               36206.316279                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   219.583886                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      36.416114                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.857750                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.142250                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1080832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1080832                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       708750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         708750                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1866                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1739                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1789582                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1789582                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1789582                       # number of overall hits
system.cpu.dcache.overall_hits::total         1789582                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         7365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7365                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         7526                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7526                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         7526                       # number of overall misses
system.cpu.dcache.overall_misses::total          7526                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    172512028                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    172512028                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5522549                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5522549                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    178034577                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    178034577                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    178034577                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    178034577                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1088197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1088197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1797108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1797108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1797108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1797108                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006768                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004188                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23423.221724                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23423.221724                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34301.546584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34301.546584                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23655.936354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23655.936354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23655.936354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23655.936354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1052                       # number of writebacks
system.cpu.dcache.writebacks::total              1052                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         3575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3575                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         3697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         3697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3697                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         3790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3790                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         3829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         3829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3829                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     47770674                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47770674                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       942643                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       942643                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     48713317                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48713317                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     48713317                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     48713317                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002131                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12604.399472                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12604.399472                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24170.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24170.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12722.203447                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12722.203447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12722.203447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12722.203447                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
