// Seed: 4246150405
module module_0;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7 :
  assert property (@(posedge id_5) id_3)
  else begin
    id_7 <= 1'h0 == 1 + "";
  end
  module_0();
  wire id_8;
  always_ff @(posedge id_1);
  assign id_4 = id_3;
endmodule
