<stg><name>ov7670_diretto</name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="vsync_V_read" val="0"/>
<literal name="first_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="1" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="first_load" val="0"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="1" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="8" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="18" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %data_out_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_out_offset)

]]></Node>
<StgValue><ssdm name="data_out_offset_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)

]]></Node>
<StgValue><ssdm name="vsync_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)

]]></Node>
<StgValue><ssdm name="href_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %data_in_V_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in_V)

]]></Node>
<StgValue><ssdm name="data_in_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_5 = sext i32 %data_out_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="32">
<![CDATA[
:5  %tmp_5_cast = sext i32 %data_out_offset_read to i33

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:6  %data_out_addr_1 = getelementptr i8* %data_out, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="data_out_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out), !map !35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in_V), !map !41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @ov7670_diretto_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %data_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i8* %data_out, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [9 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %data_out_offset, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecMemCore([1280 x i8]* @tmp, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %vsync_V_read, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1">
<![CDATA[
:0  %first_load = load i1* @first, align 1

]]></Node>
<StgValue><ssdm name="first_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %first_load, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:0  store i1 false, i1* @first, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:1  %p_not = xor i1 %vsync_V_read, true

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2  %count_lines_load = load i32* @count_lines, align 4

]]></Node>
<StgValue><ssdm name="count_lines_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_1_1 = icmp ult i32 %count_lines_load, 480

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:4  %or_cond = and i1 %tmp_1_1, %p_not

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %or_cond, label %3, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp eq i32 %count_lines_load, 480

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond1 = and i1 %tmp_1, %p_not

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond1, label %12, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* @count_lines, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
:1  %count_readings_load = load i32* @count_readings, align 4

]]></Node>
<StgValue><ssdm name="count_readings_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %href_V_read, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4 = icmp eq i32 %count_readings_load, 1280

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32">
<![CDATA[
:0  %tmp_1_2 = trunc i32 %count_lines_load to i9

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
:1  %p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %tmp_1_2, i10 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="19">
<![CDATA[
:2  %p_shl_cast = zext i19 %p_shl to i20

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:3  %p_shl6 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_1_2, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="17">
<![CDATA[
:4  %p_shl6_cast = zext i17 %p_shl6 to i20

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:5  %offset = add i20 %p_shl6_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="20">
<![CDATA[
:6  %tmp_6_cast = zext i20 %offset to i33

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:7  %data_out2_sum = add i33 %tmp_5_cast, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="data_out2_sum"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="33">
<![CDATA[
:8  %data_out2_sum_cast = sext i33 %data_out2_sum to i64

]]></Node>
<StgValue><ssdm name="data_out2_sum_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:9  %data_out_addr = getelementptr i8* %data_out, i64 %data_out2_sum_cast

]]></Node>
<StgValue><ssdm name="data_out_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
:10  %empty = load i8* getelementptr inbounds ([1280 x i8]* @tmp, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_2 = zext i32 %count_readings_load to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tmp_addr = getelementptr inbounds [1280 x i8]* @tmp, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:2  store i8 %data_in_V_read, i8* %tmp_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = add i32 %count_readings_load, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_3, i32* @count_readings, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %data_out_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %data_out_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_out_addr_2_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %data_out_addr_1, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:4  %data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)

]]></Node>
<StgValue><ssdm name="data_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:4  %data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)

]]></Node>
<StgValue><ssdm name="data_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:4  %data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)

]]></Node>
<StgValue><ssdm name="data_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:4  %data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)

]]></Node>
<StgValue><ssdm name="data_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:4  %data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)

]]></Node>
<StgValue><ssdm name="data_out_addr_2_resp"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
:10  %empty = load i8* getelementptr inbounds ([1280 x i8]* @tmp, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %data_out_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %data_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_out_addr_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:12  call void @_ssdm_op_Write.m_axi.i8P(i8* %data_out_addr, i8 %empty, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:13  %data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:13  %data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:13  %data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:13  %data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:13  %data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_resp"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:14  %data_out_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %data_out_addr, i32 1280)

]]></Node>
<StgValue><ssdm name="data_out_addr_wr_req"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar = phi i11 [ 0, %6 ], [ %indvar_next, %burst.wr.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header:1  %exitcond = icmp eq i11 %indvar, -768

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header:3  %indvar_next = add i11 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond, label %burst.wr.end, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
burst.wr.body:3  %indvar1 = zext i11 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %tmp_addr_1 = getelementptr [1280 x i8]* @tmp, i64 0, i64 %indvar1

]]></Node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="11">
<![CDATA[
burst.wr.body:5  %tmp_gep23 = load i8* %tmp_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_gep23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="11">
<![CDATA[
burst.wr.body:5  %tmp_gep23 = load i8* %tmp_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_gep23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_data_out_O)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %data_out_addr, i8 %tmp_gep23, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="127" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_wr_res"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.end:2  store i32 0, i32* @count_readings, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.end:3  %tmp_8 = add i32 %count_lines_load, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.end:4  store i32 %tmp_8, i32* @count_lines, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="133" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)

]]></Node>
<StgValue><ssdm name="data_out_addr_wr_res"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
burst.wr.end:1  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="href_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp><and_exp><literal name="vsync_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
