// Seed: 3845330686
module module_0 ();
  id_2(
      .id_0(1), .id_1(1), .id_2(id_1)
  );
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri1 id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    input uwire id_9,
    output tri1 id_10,
    output supply1 id_11,
    input wand id_12
);
  logic [7:0] id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    id_14[1] = 1;
  end
endmodule
