`timescale 1ns/1ps

module tb_full_adder;

    reg A, B, Cin;
    wire Sum, Cout;

    full_adder dut (
        .A(A),
        .B(B),
        .Cin(Cin),
        .Sum(Sum),
        .Cout(Cout)
    );

    initial begin

        $dumpfile("full_adder.vcd");
        $dumpvars(0, tb_full_adder);

        $display("A B Cin | Sum Cout");

        A=0; B=0; Cin=0; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        A=0; B=0; Cin=1; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        A=0; B=1; Cin=0; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        A=0; B=1; Cin=1; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        A=1; B=0; Cin=0; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        A=1; B=0; Cin=1; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        A=1; B=1; Cin=0; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        A=1; B=1; Cin=1; #10;
        $display("%b %b  %b  |  %b    %b", A,B,Cin,Sum,Cout);

        $finish;

    end

endmodule
