
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 100000
Simulation Instructions: 1000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./../../Homework2/traces/astar_163B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state

Warmup complete CPU 0 instructions: 100003 cycles: 25067 (Simulation time: 0 hr 0 min 0 sec) 

Finished CPU 0 instructions: 1000000 cycles: 1832167 cumulative IPC: 0.545802 (Simulation time: 0 hr 0 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.545802 instructions: 1000000 cycles: 1832167
cpu0_DTLB TOTAL     ACCESS:     212225  HIT:     207961  MISS:       4264
cpu0_DTLB LOAD      ACCESS:     164250  HIT:     160046  MISS:       4204
cpu0_DTLB RFO       ACCESS:      47975  HIT:      47915  MISS:         60
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 52.5281 cycles
cpu0_ITLB TOTAL     ACCESS:     120047  HIT:     120047  MISS:          0
cpu0_ITLB LOAD      ACCESS:     120047  HIT:     120047  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_L1I LOAD      ACCESS:         38  HIT:         38  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:       4264  HIT:       3270  MISS:        994
cpu0_STLB LOAD      ACCESS:       4204  HIT:       3225  MISS:        979
cpu0_STLB RFO       ACCESS:         60  HIT:         45  MISS:         15
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.671 cycles
cpu0_L1D TOTAL     ACCESS:     270181  HIT:     263198  MISS:       6983
cpu0_L1D LOAD      ACCESS:     165628  HIT:     159388  MISS:       6240
cpu0_L1D RFO       ACCESS:     103566  HIT:     102823  MISS:        743
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        987  HIT:        987  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 85.8959 cycles
cpu0_L2C TOTAL     ACCESS:       9397  HIT:       6282  MISS:       3115
cpu0_L2C LOAD      ACCESS:       6239  HIT:       3483  MISS:       2756
cpu0_L2C RFO       ACCESS:        743  HIT:        384  MISS:        359
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:       2415  HIT:       2415  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 167.897 cycles
LLC TOTAL     ACCESS:       3206  HIT:        133  MISS:       3073
LLC LOAD      ACCESS:       2756  HIT:         36  MISS:       2720
LLC RFO       ACCESS:        359  HIT:          6  MISS:        353
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:         91  HIT:         91  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 148.905 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        515  ROW_BUFFER_MISS:       2558
 DBUS AVG_CONGESTED_CYCLE:    3.88372
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 70.4074% MPKI: 43.1559 Average ROB Occupancy at Mispredict: 22.4676
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.156
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

