\doxysection{DMA\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}


{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ LISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ HISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ LIFCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ HIFCR}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\label{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HIFCR@{HIFCR}}
\index{HIFCR@{HIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{HIFCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t HIFCR}

DMA high interrupt flag clear register, Address offset\+: 0x0C \label{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HISR@{HISR}}
\index{HISR@{HISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{HISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t HISR}

DMA high interrupt status register, Address offset\+: 0x04 \label{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LIFCR@{LIFCR}}
\index{LIFCR@{LIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{LIFCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t LIFCR}

DMA low interrupt flag clear register, Address offset\+: 0x08 \label{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LISR@{LISR}}
\index{LISR@{LISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{LISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t LISR}

DMA low interrupt status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
