###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4770   # Number of WRITE/WRITEP commands
num_reads_done                 =       329153   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       288591   # Number of read row buffer hits
num_read_cmds                  =       329151   # Number of READ/READP commands
num_writes_done                =         4775   # Number of read requests issued
num_write_row_hits             =         2093   # Number of write row buffer hits
num_act_cmds                   =        43319   # Number of ACT commands
num_pre_cmds                   =        43294   # Number of PRE commands
num_ondemand_pres              =        24204   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8935304   # Cyles of rank active rank.0
rank_active_cycles.1           =      8453993   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1064696   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1546007   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       301028   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2490   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          830   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1015   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1926   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3185   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6513   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          940   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          105   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          132   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15764   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           30   # Write cmd latency (cycles)
write_latency[80-99]           =           59   # Write cmd latency (cycles)
write_latency[100-119]         =           62   # Write cmd latency (cycles)
write_latency[120-139]         =           89   # Write cmd latency (cycles)
write_latency[140-159]         =           66   # Write cmd latency (cycles)
write_latency[160-179]         =           74   # Write cmd latency (cycles)
write_latency[180-199]         =           95   # Write cmd latency (cycles)
write_latency[200-]            =         4290   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       183077   # Read request latency (cycles)
read_latency[40-59]            =        59930   # Read request latency (cycles)
read_latency[60-79]            =        29174   # Read request latency (cycles)
read_latency[80-99]            =        10068   # Read request latency (cycles)
read_latency[100-119]          =         7647   # Read request latency (cycles)
read_latency[120-139]          =         6701   # Read request latency (cycles)
read_latency[140-159]          =         4087   # Read request latency (cycles)
read_latency[160-179]          =         3124   # Read request latency (cycles)
read_latency[180-199]          =         2586   # Read request latency (cycles)
read_latency[200-]             =        22757   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.38118e+07   # Write energy
read_energy                    =  1.32714e+09   # Read energy
act_energy                     =  1.18521e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.11054e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.42083e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.57563e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.27529e+09   # Active standby energy rank.1
average_read_latency           =      71.0629   # Average read request latency (cycles)
average_interarrival           =      29.9452   # Average request interarrival latency (cycles)
total_energy                   =  1.42782e+10   # Total energy (pJ)
average_power                  =      1427.82   # Average power (mW)
average_bandwidth              =      2.84952   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         5665   # Number of WRITE/WRITEP commands
num_reads_done                 =       390450   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       338044   # Number of read row buffer hits
num_read_cmds                  =       390450   # Number of READ/READP commands
num_writes_done                =         5666   # Number of read requests issued
num_write_row_hits             =         2535   # Number of write row buffer hits
num_act_cmds                   =        55664   # Number of ACT commands
num_pre_cmds                   =        55642   # Number of PRE commands
num_ondemand_pres              =        35732   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8662853   # Cyles of rank active rank.0
rank_active_cycles.1           =      8612843   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1337147   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1387157   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       363877   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1994   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          794   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1027   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1915   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3308   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6490   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          768   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           98   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          111   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15734   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           16   # Write cmd latency (cycles)
write_latency[80-99]           =           51   # Write cmd latency (cycles)
write_latency[100-119]         =           57   # Write cmd latency (cycles)
write_latency[120-139]         =           59   # Write cmd latency (cycles)
write_latency[140-159]         =           62   # Write cmd latency (cycles)
write_latency[160-179]         =           80   # Write cmd latency (cycles)
write_latency[180-199]         =           68   # Write cmd latency (cycles)
write_latency[200-]            =         5269   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       187388   # Read request latency (cycles)
read_latency[40-59]            =        71648   # Read request latency (cycles)
read_latency[60-79]            =        43131   # Read request latency (cycles)
read_latency[80-99]            =        16432   # Read request latency (cycles)
read_latency[100-119]          =        12389   # Read request latency (cycles)
read_latency[120-139]          =        10834   # Read request latency (cycles)
read_latency[140-159]          =         6357   # Read request latency (cycles)
read_latency[160-179]          =         4691   # Read request latency (cycles)
read_latency[180-199]          =         3770   # Read request latency (cycles)
read_latency[200-]             =        33810   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.82797e+07   # Write energy
read_energy                    =  1.57429e+09   # Read energy
act_energy                     =  1.52297e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.41831e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.65835e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.40562e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.37441e+09   # Active standby energy rank.1
average_read_latency           =      84.7417   # Average read request latency (cycles)
average_interarrival           =       25.244   # Average request interarrival latency (cycles)
total_energy                   =  1.45472e+10   # Total energy (pJ)
average_power                  =      1454.72   # Average power (mW)
average_bandwidth              =      3.38019   # Average bandwidth
