{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512743234007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512743234010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 14:27:13 2017 " "Processing started: Fri Dec 08 14:27:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512743234010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512743234010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex14 -c ex14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex14 -c ex14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512743234011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512743234608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512743234608 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../part_4/ex16/ex16_proto/ex16_proto/multiply_k.v " "Can't analyze file -- file ../part_4/ex16/ex16_proto/ex16_proto/multiply_k.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512743243164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex14_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex14_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex14_top " "Found entity 1: ex14_top" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512743243170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512743243170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2dac&adc_v3/spi2dac_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2dac&adc_v3/spi2dac_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac_v3 " "Found entity 1: spi2dac_v3" {  } { { "spi2dac&adc_v3/spi2dac_v3.v" "" { Text "H:/VERI/part_3/ex14/spi2dac&adc_v3/spi2dac_v3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512743243180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512743243180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ex11/pwm.v " "Can't analyze file -- file ex11/pwm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512743243184 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../part_2/mylib/hex_to_7seg.v " "Can't analyze file -- file ../part_2/mylib/hex_to_7seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512743243187 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../part_2/mylib/bin2bcd_16.v " "Can't analyze file -- file ../part_2/mylib/bin2bcd_16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512743243191 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../part_2/mylib/add3_ge5.v " "Can't analyze file -- file ../part_2/mylib/add3_ge5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512743243195 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ex10/div_by_5000.v " "Can't analyze file -- file ex10/div_by_5000.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512743243200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "H:/VERI/part_3/ex14/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512743243204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512743243204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_scK ex14_top.v(33) " "Verilog HDL Implicit Net warning at ex14_top.v(33): created implicit net for \"DAC_scK\"" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512743243205 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex14_top.v(37) " "Verilog HDL Instantiation warning at ex14_top.v(37): instance has no name" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512743243205 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex14_top.v(39) " "Verilog HDL Instantiation warning at ex14_top.v(39): instance has no name" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512743243205 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex14_top.v(41) " "Verilog HDL Instantiation warning at ex14_top.v(41): instance has no name" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512743243205 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex14_top.v(42) " "Verilog HDL Instantiation warning at ex14_top.v(42): instance has no name" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512743243205 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex14_top.v(43) " "Verilog HDL Instantiation warning at ex14_top.v(43): instance has no name" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512743243205 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex14_top.v(44) " "Verilog HDL Instantiation warning at ex14_top.v(44): instance has no name" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512743243205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex14_top " "Elaborating entity \"ex14_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512743243258 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SCK ex14_top.v(7) " "Output port \"DAC_SCK\" at ex14_top.v(7) has no driver" {  } { { "ex14_top.v" "" { Text "H:/VERI/part_3/ex14/ex14_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512743243266 "|ex14_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom1\"" {  } { { "ex14_top.v" "rom1" { Text "H:/VERI/part_3/ex14/ex14_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512743243288 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "'(', IF, a symbolic name, or a number END " "Text Design File syntax error: Text Design File contains END where '(', IF, a symbolic name, or a number was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 793 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243339 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "END BEGIN " "Text Design File syntax error: Text Design File contains BEGIN where END was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 795 1 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243339 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE END " "Text Design File syntax error: Text Design File contains END where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 838 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243340 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE END " "Text Design File syntax error: Text Design File contains END where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 861 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243340 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE END " "Text Design File syntax error: Text Design File contains END where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 893 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243340 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE IF " "Text Design File syntax error: Text Design File contains IF where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 1027 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243340 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE IF " "Text Design File syntax error: Text Design File contains IF where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 1088 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243340 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE END " "Text Design File syntax error: Text Design File contains END where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 1124 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243340 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE END " "Text Design File syntax error: Text Design File contains END where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 1177 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243341 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE END " "Text Design File syntax error: Text Design File contains END where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 1257 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243342 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE END " "Text Design File syntax error: Text Design File contains END where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 1337 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243342 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE IF " "Text Design File syntax error: Text Design File contains IF where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 1355 3 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1512743243342 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512743243615 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 08 14:27:23 2017 " "Processing ended: Fri Dec 08 14:27:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512743243615 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512743243615 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512743243615 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512743243615 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512743244678 ""}
