Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri May 19 03:13:52 2023
| Host         : DESKTOP-TE2J1PM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CENG3430_timing_summary_routed.rpt -rpx CENG3430_timing_summary_routed.rpx
| Design       : CENG3430
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: RGBdriver/u_clk50mhz/pulse_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_clk1hz/pulse_reg/Q (HIGH)

 There are 1006 register/latch pins with no clock driven by root clock pin: u_clk60hz/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2598 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.526        0.000                      0                  425        0.187        0.000                      0                  425        4.500        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.526        0.000                      0                  425        0.187        0.000                      0                  425        4.500        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.309ns (43.081%)  route 3.051ns (56.919%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.827     5.589    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419     6.008 r  jstk_ctrler/spi_master_0/count_reg[7]/Q
                         net (fo=2, routed)           0.912     6.921    jstk_ctrler/spi_master_0/count_reg_n_0_[7]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.597 r  jstk_ctrler/spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.597    jstk_ctrler/spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  jstk_ctrler/spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    jstk_ctrler/spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  jstk_ctrler/spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.831    jstk_ctrler/spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  jstk_ctrler/spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.948    jstk_ctrler/spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  jstk_ctrler/spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.065    jstk_ctrler/spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.182 r  jstk_ctrler/spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.182    jstk_ctrler/spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.505 r  jstk_ctrler/spi_master_0/count_reg[31]_i_4/O[1]
                         net (fo=1, routed)           1.015     9.519    jstk_ctrler/spi_master_0/count0__0[30]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.306     9.825 r  jstk_ctrler/spi_master_0/count[30]_i_1/O
                         net (fo=1, routed)           1.124    10.949    jstk_ctrler/spi_master_0/count[30]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.648    15.131    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/C
                         clock pessimism              0.433    15.564    
                         clock uncertainty           -0.035    15.529    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)       -0.054    15.475    jstk_ctrler/spi_master_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.475    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.244ns (25.311%)  route 3.671ns (74.689%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.831     5.593    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.518     6.111 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.017     7.128    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.150     7.278 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.620     7.898    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.328     8.226 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.427     8.653    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     8.777 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.607    10.384    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.508 r  jstk_ctrler/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.508    jstk_ctrler/count[4]
    SLICE_X7Y7           FDCE                                         r  jstk_ctrler/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  jstk_ctrler/count_reg[4]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X7Y7           FDCE (Setup_fdce_C_D)        0.031    15.566    jstk_ctrler/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.566    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.244ns (25.614%)  route 3.613ns (74.386%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.833     5.595    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  jstk_ctrler/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     6.113 r  jstk_ctrler/count_reg[8]/Q
                         net (fo=5, routed)           1.351     7.464    jstk_ctrler/count_reg_n_0_[8]
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.152     7.616 r  jstk_ctrler/count[23]_i_15/O
                         net (fo=1, routed)           0.810     8.426    jstk_ctrler/count[23]_i_15_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.326     8.752 f  jstk_ctrler/count[23]_i_5/O
                         net (fo=26, routed)          1.008     9.760    jstk_ctrler/spi_master_0/count_reg[20]_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.884 r  jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.444    10.328    jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I1_O)        0.124    10.452 r  jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.452    jstk_ctrler/spi_master_0_n_9
    SLICE_X2Y11          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.653    15.136    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.079    15.574    jstk_ctrler/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.574    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.828ns (18.978%)  route 3.535ns (81.022%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.665     5.427    u_clk60hz/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_clk60hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  u_clk60hz/count_reg[20]/Q
                         net (fo=2, routed)           0.680     6.563    u_clk60hz/count__0[20]
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.687 f  u_clk60hz/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.322    u_clk60hz/count[0]_i_6_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.446 f  u_clk60hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.968     8.414    u_clk60hz/count[0]_i_2__0_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.538 r  u_clk60hz/count[31]_i_1__2/O
                         net (fo=31, routed)          1.253     9.790    u_clk60hz/pulse
    SLICE_X40Y47         FDRE                                         r  u_clk60hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.493    14.976    u_clk60hz/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_clk60hz/count_reg[29]/C
                         clock pessimism              0.427    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    14.939    u_clk60hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.828ns (18.978%)  route 3.535ns (81.022%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.665     5.427    u_clk60hz/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_clk60hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  u_clk60hz/count_reg[20]/Q
                         net (fo=2, routed)           0.680     6.563    u_clk60hz/count__0[20]
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.687 f  u_clk60hz/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.322    u_clk60hz/count[0]_i_6_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.446 f  u_clk60hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.968     8.414    u_clk60hz/count[0]_i_2__0_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.538 r  u_clk60hz/count[31]_i_1__2/O
                         net (fo=31, routed)          1.253     9.790    u_clk60hz/pulse
    SLICE_X40Y47         FDRE                                         r  u_clk60hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.493    14.976    u_clk60hz/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_clk60hz/count_reg[30]/C
                         clock pessimism              0.427    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    14.939    u_clk60hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.828ns (18.978%)  route 3.535ns (81.022%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.665     5.427    u_clk60hz/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_clk60hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  u_clk60hz/count_reg[20]/Q
                         net (fo=2, routed)           0.680     6.563    u_clk60hz/count__0[20]
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.687 f  u_clk60hz/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.322    u_clk60hz/count[0]_i_6_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.446 f  u_clk60hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.968     8.414    u_clk60hz/count[0]_i_2__0_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.538 r  u_clk60hz/count[31]_i_1__2/O
                         net (fo=31, routed)          1.253     9.790    u_clk60hz/pulse
    SLICE_X40Y47         FDRE                                         r  u_clk60hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.493    14.976    u_clk60hz/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_clk60hz/count_reg[31]/C
                         clock pessimism              0.427    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    14.939    u_clk60hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.769ns (41.475%)  route 2.496ns (58.525%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.827     5.589    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419     6.008 f  jstk_ctrler/spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.950     6.959    jstk_ctrler/spi_master_0/count_reg_n_0_[8]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.297     7.256 r  jstk_ctrler/spi_master_0/busy1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.256    jstk_ctrler/spi_master_0/busy1_carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.654 r  jstk_ctrler/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.654    jstk_ctrler/spi_master_0/busy1_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  jstk_ctrler/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    jstk_ctrler/spi_master_0/busy1_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.996 r  jstk_ctrler/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=14, routed)          0.967     8.963    jstk_ctrler/spi_master_0/busy1__48
    SLICE_X4Y16          LUT4 (Prop_lut4_I0_O)        0.313     9.276 r  jstk_ctrler/spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.579     9.855    jstk_ctrler/spi_master_0/count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.647    15.130    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[12]/C
                         clock pessimism              0.433    15.563    
                         clock uncertainty           -0.035    15.528    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524    15.004    jstk_ctrler/spi_master_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.769ns (41.475%)  route 2.496ns (58.525%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.827     5.589    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419     6.008 f  jstk_ctrler/spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.950     6.959    jstk_ctrler/spi_master_0/count_reg_n_0_[8]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.297     7.256 r  jstk_ctrler/spi_master_0/busy1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.256    jstk_ctrler/spi_master_0/busy1_carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.654 r  jstk_ctrler/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.654    jstk_ctrler/spi_master_0/busy1_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  jstk_ctrler/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    jstk_ctrler/spi_master_0/busy1_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.996 r  jstk_ctrler/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=14, routed)          0.967     8.963    jstk_ctrler/spi_master_0/busy1__48
    SLICE_X4Y16          LUT4 (Prop_lut4_I0_O)        0.313     9.276 r  jstk_ctrler/spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.579     9.855    jstk_ctrler/spi_master_0/count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.647    15.130    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[20]/C
                         clock pessimism              0.433    15.563    
                         clock uncertainty           -0.035    15.528    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524    15.004    jstk_ctrler/spi_master_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.769ns (40.678%)  route 2.580ns (59.322%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.827     5.589    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419     6.008 f  jstk_ctrler/spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.950     6.959    jstk_ctrler/spi_master_0/count_reg_n_0_[8]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.297     7.256 r  jstk_ctrler/spi_master_0/busy1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.256    jstk_ctrler/spi_master_0/busy1_carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.654 r  jstk_ctrler/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.654    jstk_ctrler/spi_master_0/busy1_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  jstk_ctrler/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    jstk_ctrler/spi_master_0/busy1_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.996 r  jstk_ctrler/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=14, routed)          0.967     8.963    jstk_ctrler/spi_master_0/busy1__48
    SLICE_X4Y16          LUT4 (Prop_lut4_I0_O)        0.313     9.276 r  jstk_ctrler/spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.662     9.938    jstk_ctrler/spi_master_0/count[31]_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.645    15.128    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[13]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.429    15.097    jstk_ctrler/spi_master_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.769ns (40.678%)  route 2.580ns (59.322%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.827     5.589    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419     6.008 f  jstk_ctrler/spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.950     6.959    jstk_ctrler/spi_master_0/count_reg_n_0_[8]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.297     7.256 r  jstk_ctrler/spi_master_0/busy1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.256    jstk_ctrler/spi_master_0/busy1_carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.654 r  jstk_ctrler/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.654    jstk_ctrler/spi_master_0/busy1_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  jstk_ctrler/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    jstk_ctrler/spi_master_0/busy1_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.996 r  jstk_ctrler/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=14, routed)          0.967     8.963    jstk_ctrler/spi_master_0/busy1__48
    SLICE_X4Y16          LUT4 (Prop_lut4_I0_O)        0.313     9.276 r  jstk_ctrler/spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.662     9.938    jstk_ctrler/spi_master_0/count[31]_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.645    15.128    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[14]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.429    15.097    jstk_ctrler/spi_master_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  5.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  jstk_ctrler/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           0.083     1.813    jstk_ctrler/spi_master_0/ss_n_reg_n_0_[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  jstk_ctrler/spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.858    jstk_ctrler/spi_master_0/sclk_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.888     2.082    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/sclk_reg/C
                         clock pessimism             -0.503     1.579    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.092     1.671    jstk_ctrler/spi_master_0/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.127     1.856    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.048     1.904 r  jstk_ctrler/spi_master_0/clk_toggles[4]_i_3/O
                         net (fo=1, routed)           0.000     1.904    jstk_ctrler/spi_master_0/clk_toggles[4]_i_3_n_0
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.107     1.686    jstk_ctrler/spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.128     1.857    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X3Y15          LUT4 (Prop_lut4_I3_O)        0.049     1.906 r  jstk_ctrler/spi_master_0/clk_toggles[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    jstk_ctrler/spi_master_0/clk_toggles[3]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[3]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.107     1.686    jstk_ctrler/spi_master_0/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.185%)  route 0.128ns (40.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  jstk_ctrler/spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.128     1.835    jstk_ctrler/spi_master_0/count_reg_n_0_[0]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  jstk_ctrler/spi_master_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    jstk_ctrler/spi_master_0/count[0]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[0]/C
                         clock pessimism             -0.515     1.566    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.091     1.657    jstk_ctrler/spi_master_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.127     1.856    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.901 r  jstk_ctrler/spi_master_0/clk_toggles[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    jstk_ctrler/spi_master_0/clk_toggles[1]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[1]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.091     1.670    jstk_ctrler/spi_master_0/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.128     1.857    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.902 r  jstk_ctrler/spi_master_0/clk_toggles[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    jstk_ctrler/spi_master_0/clk_toggles[2]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[2]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.092     1.671    jstk_ctrler/spi_master_0/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_clk1hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk1hz/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.556     1.503    u_clk1hz/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  u_clk1hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164     1.667 f  u_clk1hz/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.842    u_clk1hz/count[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.043     1.885 r  u_clk1hz/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.885    u_clk1hz/count_0[0]
    SLICE_X36Y35         FDRE                                         r  u_clk1hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.822     2.016    u_clk1hz/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  u_clk1hz/count_reg[0]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.133     1.636    u_clk1hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.506    u_clk60hz/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  u_clk60hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_clk60hz/count_reg[0]/Q
                         net (fo=4, routed)           0.180     1.827    u_clk60hz/count__0[0]
    SLICE_X41Y41         LUT5 (Prop_lut5_I3_O)        0.042     1.869 r  u_clk60hz/pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.869    u_clk60hz/pulse_i_1__2_n_0
    SLICE_X41Y41         FDRE                                         r  u_clk60hz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.826     2.020    u_clk60hz/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  u_clk60hz/pulse_reg/C
                         clock pessimism             -0.514     1.506    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.107     1.613    u_clk60hz/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RGBdriver/u_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBdriver/u_clk50mhz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.506    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  RGBdriver/u_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.117     1.764    RGBdriver/u_clk50mhz/count[28]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  RGBdriver/u_clk50mhz/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.872    RGBdriver/u_clk50mhz/data0[28]
    SLICE_X43Y40         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.826     2.020    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[28]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    RGBdriver/u_clk50mhz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/assert_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/assert_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  jstk_ctrler/spi_master_0/assert_data_reg/Q
                         net (fo=2, routed)           0.168     1.875    jstk_ctrler/spi_master_0/assert_data_reg_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  jstk_ctrler/spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000     1.920    jstk_ctrler/spi_master_0/assert_data_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.888     2.082    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/assert_data_reg/C
                         clock pessimism             -0.516     1.566    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.091     1.657    jstk_ctrler/spi_master_0/assert_data_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    jstk_ctrler/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    jstk_ctrler/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    jstk_ctrler/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    jstk_ctrler/byte_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    jstk_ctrler/byte_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    jstk_ctrler/byte_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     jstk_ctrler/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y8     jstk_ctrler/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    jstk_ctrler/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/byte_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/byte_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/byte_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     jstk_ctrler/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     jstk_ctrler/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     jstk_ctrler/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     jstk_ctrler/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     jstk_ctrler/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     jstk_ctrler/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     jstk_ctrler/count_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/byte_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/byte_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/byte_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    jstk_ctrler/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    jstk_ctrler/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    jstk_ctrler/spi_master_0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    jstk_ctrler/spi_master_0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    jstk_ctrler/spi_master_0/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    jstk_ctrler/spi_master_0/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    jstk_ctrler/spi_master_0/count_reg[16]/C



