\section*{COURSEWORKS}

\noindent
\textbf{Computer Architecture}, SNU \hfill Fall 2021 \\
Designed and implemented a pipelined CPU in Verilog, featuring a fully associative cache and DMA support \\

\noindent
\textbf{Scalable High Performance Computing}, SNU \hfill Fall 2023 \\
Implemented a distributed inference system for DNN Models in C/C++/CUDA, covering the full stack from custom compute kernels to collective communication protocols
\\