<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>stencil3d</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.835</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8569</Best-caseLatency>
            <Average-caseLatency>8569</Average-caseLatency>
            <Worst-caseLatency>8569</Worst-caseLatency>
            <Best-caseRealTimeLatency>68.552 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>68.552 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>68.552 us</Worst-caseRealTimeLatency>
            <Interval-min>8570</Interval-min>
            <Interval-max>8570</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <height_bound_col>
                <Slack>5.84</Slack>
                <TripCount>16</TripCount>
                <Latency>416</Latency>
                <AbsoluteTimeLatency>3328</AbsoluteTimeLatency>
                <IterationLatency>26</IterationLatency>
                <InstanceList/>
                <height_bound_row>
                    <Slack>5.84</Slack>
                    <TripCount>8</TripCount>
                    <Latency>24</Latency>
                    <AbsoluteTimeLatency>192</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </height_bound_row>
            </height_bound_col>
            <col_bound_height>
                <Slack>5.84</Slack>
                <TripCount>14</TripCount>
                <Latency>252</Latency>
                <AbsoluteTimeLatency>2016</AbsoluteTimeLatency>
                <IterationLatency>18</IterationLatency>
                <InstanceList/>
                <col_bound_row>
                    <Slack>5.84</Slack>
                    <TripCount>8</TripCount>
                    <Latency>16</Latency>
                    <AbsoluteTimeLatency>128</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </col_bound_row>
            </col_bound_height>
            <row_bound_height>
                <Slack>5.84</Slack>
                <TripCount>14</TripCount>
                <Latency>420</Latency>
                <AbsoluteTimeLatency>3360</AbsoluteTimeLatency>
                <IterationLatency>30</IterationLatency>
                <InstanceList/>
                <row_bound_col>
                    <Slack>5.84</Slack>
                    <TripCount>14</TripCount>
                    <Latency>28</Latency>
                    <AbsoluteTimeLatency>224</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </row_bound_col>
            </row_bound_height>
            <loop_height>
                <Slack>5.84</Slack>
                <TripCount>14</TripCount>
                <Latency>7476</Latency>
                <AbsoluteTimeLatency>59808</AbsoluteTimeLatency>
                <IterationLatency>534</IterationLatency>
                <InstanceList/>
                <loop_col>
                    <Slack>5.84</Slack>
                    <TripCount>14</TripCount>
                    <Latency>532</Latency>
                    <AbsoluteTimeLatency>4256</AbsoluteTimeLatency>
                    <IterationLatency>38</IterationLatency>
                    <InstanceList/>
                    <loop_row>
                        <Slack>5.84</Slack>
                        <TripCount>6</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>288</AbsoluteTimeLatency>
                        <IterationLatency>6</IterationLatency>
                        <InstanceList/>
                    </loop_row>
                </loop_col>
            </loop_height>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:11</SourceLocation>
            <SummaryOfLoopViolations>
                <height_bound_col>
                    <Name>height_bound_col</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:15</SourceLocation>
                    <height_bound_row>
                        <Name>height_bound_row</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:17</SourceLocation>
                    </height_bound_row>
                </height_bound_col>
                <col_bound_height>
                    <Name>col_bound_height</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:23</SourceLocation>
                    <col_bound_row>
                        <Name>col_bound_row</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:25</SourceLocation>
                    </col_bound_row>
                </col_bound_height>
                <row_bound_height>
                    <Name>row_bound_height</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:31</SourceLocation>
                    <row_bound_col>
                        <Name>row_bound_col</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:33</SourceLocation>
                    </row_bound_col>
                </row_bound_height>
                <loop_height>
                    <Name>loop_height</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:42</SourceLocation>
                    <loop_col>
                        <Name>loop_col</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:44</SourceLocation>
                        <loop_row>
                            <Name>loop_row</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:53</SourceLocation>
                        </loop_row>
                    </loop_col>
                </loop_height>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>420</FF>
            <LUT>920</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_address0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_ce0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_q0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_address1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_ce1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_q1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_address0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_ce0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_we0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_d0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_address1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_ce1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_we1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_d1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>stencil3d</ModuleName>
            <BindInstances>add_ln15_fu_406_p2 add_ln17_fu_439_p2 add_ln19_fu_449_p2 add_ln20_fu_467_p2 add_ln25_fu_518_p2 add_ln28_fu_542_p2 add_ln23_fu_552_p2 add_ln33_fu_607_p2 add_ln31_fu_613_p2 indvars_iv_next33_fu_632_p2 empty_15_fu_664_p2 empty_16_fu_673_p2 indvars_iv_next19_fu_678_p2 tmp3_fu_684_p2 add_ln53_fu_764_p2 add_ln54_fu_784_p2 add_ln57_fu_804_p2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U1 add_ln57_5_fu_833_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>stencil3d</Name>
            <Loops>
                <height_bound_col>
                    <height_bound_row/>
                </height_bound_col>
                <col_bound_height>
                    <col_bound_row/>
                </col_bound_height>
                <row_bound_height>
                    <row_bound_col/>
                </row_bound_height>
                <loop_height>
                    <loop_col>
                        <loop_row/>
                    </loop_col>
                </loop_height>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.835</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8569</Best-caseLatency>
                    <Average-caseLatency>8569</Average-caseLatency>
                    <Worst-caseLatency>8569</Worst-caseLatency>
                    <Best-caseRealTimeLatency>68.552 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>68.552 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>68.552 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8570</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <height_bound_col>
                        <Name>height_bound_col</Name>
                        <Slack>5.84</Slack>
                        <TripCount>16</TripCount>
                        <Latency>416</Latency>
                        <AbsoluteTimeLatency>3.328 us</AbsoluteTimeLatency>
                        <IterationLatency>26</IterationLatency>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <height_bound_row>
                            <Name>height_bound_row</Name>
                            <Slack>5.84</Slack>
                            <TripCount>8</TripCount>
                            <Latency>24</Latency>
                            <AbsoluteTimeLatency>0.192 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </height_bound_row>
                    </height_bound_col>
                    <col_bound_height>
                        <Name>col_bound_height</Name>
                        <Slack>5.84</Slack>
                        <TripCount>14</TripCount>
                        <Latency>252</Latency>
                        <AbsoluteTimeLatency>2.016 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <col_bound_row>
                            <Name>col_bound_row</Name>
                            <Slack>5.84</Slack>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </col_bound_row>
                    </col_bound_height>
                    <row_bound_height>
                        <Name>row_bound_height</Name>
                        <Slack>5.84</Slack>
                        <TripCount>14</TripCount>
                        <Latency>420</Latency>
                        <AbsoluteTimeLatency>3.360 us</AbsoluteTimeLatency>
                        <IterationLatency>30</IterationLatency>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <row_bound_col>
                            <Name>row_bound_col</Name>
                            <Slack>5.84</Slack>
                            <TripCount>14</TripCount>
                            <Latency>28</Latency>
                            <AbsoluteTimeLatency>0.224 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </row_bound_col>
                    </row_bound_height>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>5.84</Slack>
                        <TripCount>14</TripCount>
                        <Latency>7476</Latency>
                        <AbsoluteTimeLatency>59.808 us</AbsoluteTimeLatency>
                        <IterationLatency>534</IterationLatency>
                        <PipelineDepth>534</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <loop_col>
                            <Name>loop_col</Name>
                            <Slack>5.84</Slack>
                            <TripCount>14</TripCount>
                            <Latency>532</Latency>
                            <AbsoluteTimeLatency>4.256 us</AbsoluteTimeLatency>
                            <IterationLatency>38</IterationLatency>
                            <PipelineDepth>38</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <loop_row>
                                <Name>loop_row</Name>
                                <Slack>5.84</Slack>
                                <TripCount>6</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                                <IterationLatency>6</IterationLatency>
                                <PipelineDepth>6</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </loop_row>
                        </loop_col>
                    </loop_height>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <height_bound_col>
                            <Name>height_bound_col</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:15</SourceLocation>
                            <height_bound_row>
                                <Name>height_bound_row</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:17</SourceLocation>
                            </height_bound_row>
                        </height_bound_col>
                        <col_bound_height>
                            <Name>col_bound_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:23</SourceLocation>
                            <col_bound_row>
                                <Name>col_bound_row</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:25</SourceLocation>
                            </col_bound_row>
                        </col_bound_height>
                        <row_bound_height>
                            <Name>row_bound_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:31</SourceLocation>
                            <row_bound_col>
                                <Name>row_bound_col</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:33</SourceLocation>
                            </row_bound_col>
                        </row_bound_height>
                        <loop_height>
                            <Name>loop_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:42</SourceLocation>
                            <loop_col>
                                <Name>loop_col</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:44</SourceLocation>
                                <loop_row>
                                    <Name>loop_row</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:53</SourceLocation>
                                </loop_row>
                            </loop_col>
                        </loop_height>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>420</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>920</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_406_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_439_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_449_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_467_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_518_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_542_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_552_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_607_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_height" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_613_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next33_fu_632_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_664_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_673_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next19_fu_678_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_684_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_764_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_784_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_804_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_row" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_row" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_833_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/stencil3d/stencil.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_5"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_array_partition throughput_driven="off"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="C" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q1" name="C_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="orig" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="orig_address0" name="orig_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_ce0" name="orig_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_q0" name="orig_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="orig_address1" name="orig_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_ce1" name="orig_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_q1" name="orig_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sol" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sol_address0" name="sol_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_ce0" name="sol_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_we0" name="sol_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_d0" name="sol_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sol_address1" name="sol_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_ce1" name="sol_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_we1" name="sol_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_d1" name="sol_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="orig_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="orig_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="orig_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="orig_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="sol_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sol_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="sol_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sol_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="C_address0">out, 1</column>
                    <column name="C_address1">out, 1</column>
                    <column name="C_q0">in, 32</column>
                    <column name="C_q1">in, 32</column>
                    <column name="orig_address0">out, 11</column>
                    <column name="orig_address1">out, 11</column>
                    <column name="orig_q0">in, 32</column>
                    <column name="orig_q1">in, 32</column>
                    <column name="sol_address0">out, 11</column>
                    <column name="sol_address1">out, 11</column>
                    <column name="sol_d0">out, 32</column>
                    <column name="sol_d1">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="C">in, int*</column>
                    <column name="orig">in, int*</column>
                    <column name="sol">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_q0, port, </column>
                    <column name="C">C_address1, port, offset</column>
                    <column name="C">C_ce1, port, </column>
                    <column name="C">C_q1, port, </column>
                    <column name="orig">orig_address0, port, offset</column>
                    <column name="orig">orig_ce0, port, </column>
                    <column name="orig">orig_q0, port, </column>
                    <column name="orig">orig_address1, port, offset</column>
                    <column name="orig">orig_ce1, port, </column>
                    <column name="orig">orig_q1, port, </column>
                    <column name="sol">sol_address0, port, offset</column>
                    <column name="sol">sol_ce0, port, </column>
                    <column name="sol">sol_we0, port, </column>
                    <column name="sol">sol_d0, port, </column>
                    <column name="sol">sol_address1, port, offset</column>
                    <column name="sol">sol_ce1, port, </column>
                    <column name="sol">sol_we1, port, </column>
                    <column name="sol">sol_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:16" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=16 max=16 avg=16"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:18" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=8 max=8 avg=8"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:24" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=14 max=14 avg=14"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:26" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=8 max=8 avg=8"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:32" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=14 max=14 avg=14"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:34" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=14 max=14 avg=14"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:43" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=14 max=14 avg=14"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:45" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=14 max=14 avg=14"/>
        <Pragma type="loop_tripcount" location="../benchmarks/stencil3d/stencil.c:47" status="valid" parentFunction="stencil3d" variable="" isDirective="0" options="min=6 max=6 avg=6"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:11" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:12" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:13" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:14" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:15" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:16" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:17" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:18" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="STENCIL3D/temp/directives.tcl:19" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:1" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:2" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:3" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:4" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:5" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:6" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:7" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:8" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:9" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="STENCIL3D/temp/directives.tcl:10" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="off=true"/>
    </PragmaReport>
</profile>

