#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jul 15 19:05:44 2024
# Process ID: 18158
# Current directory: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/sobel_resize_accel/xsim_script.tcl}
# Log file: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/xsim.log
# Journal file: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/xsim.jou
# Running On: sxy-Lenovo-Legion-Y7000-2020, OS: Linux, CPU Frequency: 4292.447 MHz, CPU Physical cores: 4, Host memory: 16615 MB
#-----------------------------------------------------------
source xsim.dir/sobel_resize_accel/xsim_script.tcl
source sobel_resize_accel.tcl
