
*** Running vivado
    with args -log vga_maze_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_maze_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_maze_top.tcl -notrace
Command: link_design -top vga_maze_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'clk_25_mhz'
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_25_mhz/inst'
Finished Parsing XDC File [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_25_mhz/inst'
Parsing XDC File [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_25_mhz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_25_mhz/inst'
Parsing XDC File [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/constrs_1/imports/lab3_code/lab3.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/constrs_1/imports/lab3_code/lab3.xdc:13]
Finished Parsing XDC File [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/constrs_1/imports/lab3_code/lab3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.172 ; gain = 0.000 ; free physical = 665 ; free virtual = 27669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.172 ; gain = 835.113 ; free physical = 665 ; free virtual = 27669
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2282.203 ; gain = 64.031 ; free physical = 656 ; free virtual = 27660

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16ba420fb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2282.203 ; gain = 0.000 ; free physical = 656 ; free virtual = 27660

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c2114e25

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 137aceb60

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 187e69ea6

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_25_mhz/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clk_25_mhz/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 19493ceb7

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13f34ff62

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 107299abe

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595
Ending Logic Optimization Task | Checksum: a0183e1d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2329.188 ; gain = 0.000 ; free physical = 591 ; free virtual = 27595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=34.725 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: a0183e1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 584 ; free virtual = 27589
Ending Power Optimization Task | Checksum: a0183e1d

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2636.402 ; gain = 307.215 ; free physical = 588 ; free virtual = 27593

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a0183e1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 588 ; free virtual = 27593

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 588 ; free virtual = 27593
Ending Netlist Obfuscation Task | Checksum: a0183e1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 588 ; free virtual = 27593
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 588 ; free virtual = 27593
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 586 ; free virtual = 27592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 586 ; free virtual = 27592
INFO: [Common 17-1381] The checkpoint '/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.runs/impl_1/vga_maze_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_maze_top_drc_opted.rpt -pb vga_maze_top_drc_opted.pb -rpx vga_maze_top_drc_opted.rpx
Command: report_drc -file vga_maze_top_drc_opted.rpt -pb vga_maze_top_drc_opted.pb -rpx vga_maze_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.runs/impl_1/vga_maze_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/vcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/vcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/vcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/vcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[10] (net: vf/player/ADDRARDADDR[6]) which is driven by a register (vs/vcnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[11] (net: vf/player/ADDRARDADDR[7]) which is driven by a register (vs/vcnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[4] (net: vf/player/ADDRARDADDR[0]) which is driven by a register (vs/hcnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[5] (net: vf/player/ADDRARDADDR[1]) which is driven by a register (vs/hcnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[6] (net: vf/player/ADDRARDADDR[2]) which is driven by a register (vs/hcnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[7] (net: vf/player/ADDRARDADDR[3]) which is driven by a register (vs/hcnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[8] (net: vf/player/ADDRARDADDR[4]) which is driven by a register (vs/vcnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[9] (net: vf/player/ADDRARDADDR[5]) which is driven by a register (vs/vcnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/hcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 569 ; free virtual = 27574
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 908b07c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 569 ; free virtual = 27574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 569 ; free virtual = 27574

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1360c16ab

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 569 ; free virtual = 27574

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19c299d4b

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 568 ; free virtual = 27573

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19c299d4b

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 568 ; free virtual = 27573
Phase 1 Placer Initialization | Checksum: 19c299d4b

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 568 ; free virtual = 27573

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 228239874

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 559 ; free virtual = 27564

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 552 ; free virtual = 27557

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 29527d85c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 552 ; free virtual = 27557
Phase 2 Global Placement | Checksum: 1f0d0bce7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 551 ; free virtual = 27556

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f0d0bce7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 551 ; free virtual = 27556

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 222805182

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 551 ; free virtual = 27555

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ffa58aa5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 551 ; free virtual = 27555

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 249640bf2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 551 ; free virtual = 27555

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2022e2db7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 548 ; free virtual = 27553

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24a9d5244

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 548 ; free virtual = 27553

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20fded317

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 548 ; free virtual = 27553
Phase 3 Detail Placement | Checksum: 20fded317

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 548 ; free virtual = 27553

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1416a0aaf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1416a0aaf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554
INFO: [Place 30-746] Post Placement Timing Summary WNS=35.258. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a4ebe3ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554
Phase 4.1 Post Commit Optimization | Checksum: 1a4ebe3ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a4ebe3ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a4ebe3ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554
Phase 4.4 Final Placement Cleanup | Checksum: 16e6dded0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16e6dded0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 550 ; free virtual = 27554
Ending Placer Task | Checksum: f8defef3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 565 ; free virtual = 27569
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 565 ; free virtual = 27569
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 562 ; free virtual = 27569
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 564 ; free virtual = 27570
INFO: [Common 17-1381] The checkpoint '/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.runs/impl_1/vga_maze_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_maze_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 555 ; free virtual = 27560
INFO: [runtcl-4] Executing : report_utilization -file vga_maze_top_utilization_placed.rpt -pb vga_maze_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_maze_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 563 ; free virtual = 27568
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7f743cbe ConstDB: 0 ShapeSum: 796ac235 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e7b2914a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 432 ; free virtual = 27437
Post Restoration Checksum: NetGraph: 82ab660a NumContArr: 65072b40 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e7b2914a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 408 ; free virtual = 27413

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e7b2914a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 376 ; free virtual = 27381

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e7b2914a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 376 ; free virtual = 27381
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10bf53619

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 368 ; free virtual = 27373
INFO: [Route 35-416] Intermediate Timing Summary | WNS=35.255 | TNS=0.000  | WHS=-0.145 | THS=-2.952 |

Phase 2 Router Initialization | Checksum: 9f218a1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 368 ; free virtual = 27374

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10f3bf1f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.374 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 96a1f28b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.374 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 138b3875a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378
Phase 4 Rip-up And Reroute | Checksum: 138b3875a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 138b3875a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 138b3875a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378
Phase 5 Delay and Skew Optimization | Checksum: 138b3875a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17cc216ce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.530 | TNS=0.000  | WHS=0.161  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1267b1d16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378
Phase 6 Post Hold Fix | Checksum: 1267b1d16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0838252 %
  Global Horizontal Routing Utilization  = 0.0661765 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f9bd4047

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 373 ; free virtual = 27378

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f9bd4047

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 372 ; free virtual = 27377

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5bfed94b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 372 ; free virtual = 27377

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.530 | TNS=0.000  | WHS=0.161  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 5bfed94b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 372 ; free virtual = 27377
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 407 ; free virtual = 27412

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 407 ; free virtual = 27412
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 407 ; free virtual = 27412
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 403 ; free virtual = 27411
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2636.402 ; gain = 0.000 ; free physical = 403 ; free virtual = 27410
INFO: [Common 17-1381] The checkpoint '/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.runs/impl_1/vga_maze_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_maze_top_drc_routed.rpt -pb vga_maze_top_drc_routed.pb -rpx vga_maze_top_drc_routed.rpx
Command: report_drc -file vga_maze_top_drc_routed.rpt -pb vga_maze_top_drc_routed.pb -rpx vga_maze_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.runs/impl_1/vga_maze_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_maze_top_methodology_drc_routed.rpt -pb vga_maze_top_methodology_drc_routed.pb -rpx vga_maze_top_methodology_drc_routed.rpx
Command: report_methodology -file vga_maze_top_methodology_drc_routed.rpt -pb vga_maze_top_methodology_drc_routed.pb -rpx vga_maze_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.runs/impl_1/vga_maze_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_maze_top_power_routed.rpt -pb vga_maze_top_power_summary_routed.pb -rpx vga_maze_top_power_routed.rpx
Command: report_power -file vga_maze_top_power_routed.rpt -pb vga_maze_top_power_summary_routed.pb -rpx vga_maze_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_maze_top_route_status.rpt -pb vga_maze_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vga_maze_top_timing_summary_routed.rpt -pb vga_maze_top_timing_summary_routed.pb -rpx vga_maze_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_maze_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_maze_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_maze_top_bus_skew_routed.rpt -pb vga_maze_top_bus_skew_routed.pb -rpx vga_maze_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force vga_maze_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net vc/E[0] is a gated clock net sourced by a combinational pin vc/o_rom_addr_reg[10]_i_2/O, cell vc/o_rom_addr_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vc/current_player_brow is a gated clock net sourced by a combinational pin vc/current_player_brow_reg[5]_i_1/O, cell vc/current_player_brow_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vc/green_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin vc/green_reg[3]_i_1/O, cell vc/green_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[12] (net: vf/maze/ADDRARDADDR[8]) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/vcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[13] (net: vf/maze/ADDRARDADDR[9]) which is driven by a register (vs/vcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/vcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vf/maze/dout_reg has an input control pin vf/maze/dout_reg/ADDRARDADDR[14] (net: vf/maze/ADDRARDADDR[10]) which is driven by a register (vs/vcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[10] (net: vf/player/ADDRARDADDR[6]) which is driven by a register (vs/vcnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[11] (net: vf/player/ADDRARDADDR[7]) which is driven by a register (vs/vcnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[4] (net: vf/player/ADDRARDADDR[0]) which is driven by a register (vs/hcnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[5] (net: vf/player/ADDRARDADDR[1]) which is driven by a register (vs/hcnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[6] (net: vf/player/ADDRARDADDR[2]) which is driven by a register (vs/hcnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[7] (net: vf/player/ADDRARDADDR[3]) which is driven by a register (vs/hcnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[8] (net: vf/player/ADDRARDADDR[4]) which is driven by a register (vs/vcnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ADDRARDADDR[9] (net: vf/player/ADDRARDADDR[5]) which is driven by a register (vs/vcnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/hcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/hcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/hcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vf/player/dout_reg has an input control pin vf/player/dout_reg/ENARDEN (net: vf/player/pixel_valid) which is driven by a register (vs/vcnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 41 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga_maze_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:02:17 . Memory (MB): peak = 2886.414 ; gain = 241.258 ; free physical = 574 ; free virtual = 27317
INFO: [Common 17-206] Exiting Vivado at Fri Jul  9 16:20:13 2021...
