(pcb "N:\Projects\duodyne\26 input-output.MappedVideo\input-output.MappedVideo.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  265436 -70019  265868 -70076  266294 -70170.4  266710 -70301.5
            267113 -70468.5  267500 -70669.9  267868 -70904.2  268214 -71169.8
            268536 -71464.5  268830 -71786.1  269096 -72132.1  269330 -72500
            269532 -72886.9  269698 -73289.9  269830 -73705.9  269924 -74131.8
            269981 -74564.2  270000 -75000  270000 -225000  269981 -225436
            269924 -225868  269830 -226294  269698 -226710  269532 -227113
            269330 -227500  269096 -227868  268830 -228214  268536 -228536
            268214 -228830  267868 -229096  267500 -229330  267113 -229532
            266710 -229698  266294 -229830  265868 -229924  265436 -229981
            265000 -230000  40000 -230000  39564.2 -229981  39131.8 -229924
            38705.9 -229830  38289.9 -229698  37886.9 -229532  37500 -229330
            37132.1 -229096  36786.1 -228830  36464.5 -228536  36169.8 -228214
            35904.2 -227868  35669.9 -227500  35468.5 -227113  35301.5 -226710
            35170.4 -226294  35076 -225868  35019 -225436  35000 -225000
            35000 -75000  35019 -74564.2  35076 -74131.8  35170.4 -73705.9
            35301.5 -73289.9  35468.5 -72886.9  35669.9 -72500  35904.2 -72132.1
            36169.8 -71786.1  36464.5 -71464.5  36786.1 -71169.8  37132.1 -70904.2
            37500 -70669.9  37886.9 -70468.5  38289.9 -70301.5  38705.9 -70170.4
            39131.8 -70076  39564.2 -70019  40000 -70000  265000 -70000
            265436 -70019)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C12 65861.000000 -206164.000000 front -90.000000 (PN 0.1u))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U8 97738.000000 -172723.000000 front 90.000000 (PN 74LS688))
      (place U1 174700.000000 -177168.000000 front 90.000000 (PN 74LS244))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U6 249503.000000 -196980.000000 front 90.000000 (PN LM3940))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (place U5 99008.000000 -191138.000000 front 90.000000 (PN 74LVC245))
      (place U4 137489.000000 -190757.000000 front 90.000000 (PN 74LVC245))
      (place U2 215086.000000 -212474.000000 front 90.000000 (PN 74LVC245))
    )
    (component RPi:RPi_Pico_SMD_TH
      (place U3 112470.000000 -97412.000000 front 0.000000 (PN Pico))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN3 97230.000000 -148212.000000 front 0.000000 (PN 10K))
    )
    (component Resistor_THT:R_Array_SIP6
      (place RN2 90118.000000 -117605.000000 front 90.000000 (PN 10K))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R16 71830.000000 -119937.100000 front 0.000000 (PN 1K立))
      (place R15 149173.000000 -86363.000000 front 0.000000 (PN 47))
      (place R14 149173.000000 -92427.250000 front 0.000000 (PN 47))
      (place R13 149173.000000 -98491.500000 front 0.000000 (PN 2K))
      (place R12 149173.000000 -104555.750000 front 0.000000 (PN 1K))
      (place R10 135838.000000 -116589.000000 front 0.000000 (PN 2K))
      (place R9 135711.000000 -110620.000000 front 0.000000 (PN 1K))
      (place R8 135711.000000 -104555.750000 front 0.000000 (PN 510))
      (place R7 135711.000000 -98491.500000 front 0.000000 (PN 2K))
      (place R6 135711.000000 -92427.250000 front 0.000000 (PN 1K))
      (place R5 135711.000000 -86363.000000 front 0.000000 (PN 510))
      (place R4 71830.000000 -101857.000000 front 0.000000 (PN 1K立))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (place R11 149173.000000 -110620.000000 front 0.000000 (PN 510))
      (place R3 71830.000000 -107883.700000 front 0.000000 (PN 1K立))
      (place R2 71830.000000 -113910.400000 front 0.000000 (PN 1K立))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x08_P2.54mm_Vertical
      (place J2 117677.000000 -157356.000000 front -90.000000 (PN "BANK ADDRESS"))
    )
    (component "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset3.03mm_Housed_MountingHolesOffset4.94mm"
      (place J1 145998.000000 -76734.000000 front 180.000000 (PN DE15_Receptacle_HighDensity))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad
      (place H2 265000.000000 -75000.000000 front 0.000000 (PN MountingHole))
      (place H1 40000.000000 -75000.000000 front 0.000000 (PN MountingHole))
    )
    (component "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal"
      (place P2 182000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
    )
    (component "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::1"
      (place P3 258000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
    )
    (component "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::2"
      (place P1 108000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place SW1 178125.000000 -195475.000000 front 90.000000 (PN "IO PORT ADDR"))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (place C5 91642.000000 -166286.000000 front -90.000000 (PN 0.1u))
    )
    (component LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm
      (place D1 63770.000000 -81100.000000 front 180.000000 (PN LED))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::2
      (place C48 252100.000000 -183000.000000 front 180.000000 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::3
      (place C2 131774.000000 -184661.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::4
      (place C6 167080.000000 -206545.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::5
      (place C9 209244.000000 -206037.000000 front -90.000000 (PN 0.1u))
    )
    (component Resistor_THT:R_Array_SIP9::1
      (place RN1 175025.000000 -201200.000000 front 0.000000 (PN 10K))
    )
    (component "Inductor_THT:L_Axial_L5.3mm_D2.2mm_P7.62mm_Horizontal_Vishay_IM-1"
      (place L3 231540.000000 -183000.000000 front 0.000000 (PN 5.6uH))
    )
    (component "Package_DIP:DIP-20_W7.62mm::1"
      (place U15 71500.000000 -213000.000000 front 90.000000 (PN 74LS244))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::6
      (place C7 169493.000000 -170263.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::7
      (place C10 201243.000000 -206545.000000 front -90.000000 (PN 0.1u))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 64210.000000 -88120.000000 front 0.000000 (PN 470))
    )
    (component "Package_DIP:DIP-20_W7.62mm::2"
      (place U21 172075.000000 -212800.000000 front 90.000000 (PN 74LS688))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::8
      (place C3 132917.000000 -206672.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::9
      (place C29 224300.000000 -183000.000000 front 0.000000 (PN 0.1uF))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C13 241884.700000 -183000.000000 front 0.000000 (PN 10uF))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::10
      (place C11 92023.000000 -184487.000000 front -90.000000 (PN 0.1u))
    )
    (component "Package_DIP:DIP-20_W7.62mm::3"
      (place U13 138250.000000 -213000.000000 front 90.000000 (PN 74LS244))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  -1440 1390  -1440 -24250))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  9060 -24250  9060 1390))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  -1440 -24250  9060 -24250))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image RPi:RPi_Pico_SMD_TH
      (outline (path signal 120  -10500 25500  -10500 25200))
      (outline (path signal 120  -10500 25500  10500 25500))
      (outline (path signal 120  -10500 23100  -10500 22700))
      (outline (path signal 120  -10500 22833  -7493 22833))
      (outline (path signal 120  -10500 20500  -10500 20100))
      (outline (path signal 120  -10500 18000  -10500 17600))
      (outline (path signal 120  -10500 15400  -10500 15000))
      (outline (path signal 120  -10500 12900  -10500 12500))
      (outline (path signal 120  -10500 10400  -10500 10000))
      (outline (path signal 120  -10500 7800  -10500 7400))
      (outline (path signal 120  -10500 5300  -10500 4900))
      (outline (path signal 120  -10500 2700  -10500 2300))
      (outline (path signal 120  -10500 200  -10500 -200))
      (outline (path signal 120  -10500 -2300  -10500 -2700))
      (outline (path signal 120  -10500 -4900  -10500 -5300))
      (outline (path signal 120  -10500 -7400  -10500 -7800))
      (outline (path signal 120  -10500 -10000  -10500 -10400))
      (outline (path signal 120  -10500 -12500  -10500 -12900))
      (outline (path signal 120  -10500 -15100  -10500 -15500))
      (outline (path signal 120  -10500 -17600  -10500 -18000))
      (outline (path signal 120  -10500 -20100  -10500 -20500))
      (outline (path signal 120  -10500 -22700  -10500 -23100))
      (outline (path signal 120  -7493 22833  -7493 25500))
      (outline (path signal 120  -3700 -25500  -10500 -25500))
      (outline (path signal 120  -1500 -25500  -1100 -25500))
      (outline (path signal 120  1100 -25500  1500 -25500))
      (outline (path signal 120  10500 25500  10500 25200))
      (outline (path signal 120  10500 23100  10500 22700))
      (outline (path signal 120  10500 20500  10500 20100))
      (outline (path signal 120  10500 18000  10500 17600))
      (outline (path signal 120  10500 15400  10500 15000))
      (outline (path signal 120  10500 12900  10500 12500))
      (outline (path signal 120  10500 10400  10500 10000))
      (outline (path signal 120  10500 7800  10500 7400))
      (outline (path signal 120  10500 5300  10500 4900))
      (outline (path signal 120  10500 2700  10500 2300))
      (outline (path signal 120  10500 200  10500 -200))
      (outline (path signal 120  10500 -2300  10500 -2700))
      (outline (path signal 120  10500 -4900  10500 -5300))
      (outline (path signal 120  10500 -7400  10500 -7800))
      (outline (path signal 120  10500 -10000  10500 -10400))
      (outline (path signal 120  10500 -12500  10500 -12900))
      (outline (path signal 120  10500 -15100  10500 -15500))
      (outline (path signal 120  10500 -17600  10500 -18000))
      (outline (path signal 120  10500 -20100  10500 -20500))
      (outline (path signal 120  10500 -22700  10500 -23100))
      (outline (path signal 120  10500 -25500  3700 -25500))
      (outline (path signal 120  -11000 26000  11000 26000))
      (outline (path signal 120  -11000 -26000  -11000 26000))
      (outline (path signal 120  11000 26000  11000 -26000))
      (outline (path signal 120  11000 -26000  -11000 -26000))
      (outline (path signal 120  -10500 25500  10500 25500))
      (outline (path signal 120  -10500 24200  -9200 25500))
      (outline (path signal 120  -10500 -25500  -10500 25500))
      (outline (path signal 120  10500 25500  10500 -25500))
      (outline (path signal 120  10500 -25500  -10500 -25500))
      (pin Oval[A]Pad_1800x1800_um @1 -2725 24000)
      (pin Oval[A]Pad_1500x1500_um @2 -2425 20970)
      (pin Oval[A]Pad_1500x1500_um @3 2425 20970)
      (pin Oval[A]Pad_1800x1800_um @4 2725 24000)
      (pin Oval[A]Pad_1700x1700_um 1 -8890 24130)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 1@1 -8890 24130)
      (pin Oval[A]Pad_1700x1700_um 2 -8890 21590)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 2@1 -8890 21590)
      (pin Rect[A]Pad_1700x1700_um 3 -8890 19050)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 3@1 -8890 19050)
      (pin Oval[A]Pad_1700x1700_um 4 -8890 16510)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 4@1 -8890 16510)
      (pin Oval[A]Pad_1700x1700_um 5 -8890 13970)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 5@1 -8890 13970)
      (pin Oval[A]Pad_1700x1700_um 6 -8890 11430)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 6@1 -8890 11430)
      (pin Oval[A]Pad_1700x1700_um 7 -8890 8890)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 7@1 -8890 8890)
      (pin Rect[A]Pad_1700x1700_um 8 -8890 6350)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 8@1 -8890 6350)
      (pin Oval[A]Pad_1700x1700_um 9 -8890 3810)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 9@1 -8890 3810)
      (pin Oval[A]Pad_1700x1700_um 10 -8890 1270)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 10@1 -8890 1270)
      (pin Oval[A]Pad_1700x1700_um 11 -8890 -1270)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 11@1 -8890 -1270)
      (pin Oval[A]Pad_1700x1700_um 12 -8890 -3810)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 12@1 -8890 -3810)
      (pin Rect[A]Pad_1700x1700_um 13 -8890 -6350)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 13@1 -8890 -6350)
      (pin Oval[A]Pad_1700x1700_um 14 -8890 -8890)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 14@1 -8890 -8890)
      (pin Oval[A]Pad_1700x1700_um 15 -8890 -11430)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 15@1 -8890 -11430)
      (pin Oval[A]Pad_1700x1700_um 16 -8890 -13970)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 16@1 -8890 -13970)
      (pin Oval[A]Pad_1700x1700_um 17 -8890 -16510)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 17@1 -8890 -16510)
      (pin Rect[A]Pad_1700x1700_um 18 -8890 -19050)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 18@1 -8890 -19050)
      (pin Oval[A]Pad_1700x1700_um 19 -8890 -21590)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 19@1 -8890 -21590)
      (pin Oval[A]Pad_1700x1700_um 20 -8890 -24130)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 20@1 -8890 -24130)
      (pin Oval[A]Pad_1700x1700_um 21 8890 -24130)
      (pin Rect[T][900,0]Pad_3500x1700_um 21@1 8890 -24130)
      (pin Oval[A]Pad_1700x1700_um 22 8890 -21590)
      (pin Rect[T][900,0]Pad_3500x1700_um 22@1 8890 -21590)
      (pin Rect[A]Pad_1700x1700_um 23 8890 -19050)
      (pin Rect[T][900,0]Pad_3500x1700_um 23@1 8890 -19050)
      (pin Oval[A]Pad_1700x1700_um 24 8890 -16510)
      (pin Rect[T][900,0]Pad_3500x1700_um 24@1 8890 -16510)
      (pin Oval[A]Pad_1700x1700_um 25 8890 -13970)
      (pin Rect[T][900,0]Pad_3500x1700_um 25@1 8890 -13970)
      (pin Oval[A]Pad_1700x1700_um 26 8890 -11430)
      (pin Rect[T][900,0]Pad_3500x1700_um 26@1 8890 -11430)
      (pin Oval[A]Pad_1700x1700_um 27 8890 -8890)
      (pin Rect[T][900,0]Pad_3500x1700_um 27@1 8890 -8890)
      (pin Rect[A]Pad_1700x1700_um 28 8890 -6350)
      (pin Rect[T][900,0]Pad_3500x1700_um 28@1 8890 -6350)
      (pin Oval[A]Pad_1700x1700_um 29 8890 -3810)
      (pin Rect[T][900,0]Pad_3500x1700_um 29@1 8890 -3810)
      (pin Oval[A]Pad_1700x1700_um 30 8890 -1270)
      (pin Rect[T][900,0]Pad_3500x1700_um 30@1 8890 -1270)
      (pin Oval[A]Pad_1700x1700_um 31 8890 1270)
      (pin Rect[T][900,0]Pad_3500x1700_um 31@1 8890 1270)
      (pin Oval[A]Pad_1700x1700_um 32 8890 3810)
      (pin Rect[T][900,0]Pad_3500x1700_um 32@1 8890 3810)
      (pin Rect[A]Pad_1700x1700_um 33 8890 6350)
      (pin Rect[T][900,0]Pad_3500x1700_um 33@1 8890 6350)
      (pin Oval[A]Pad_1700x1700_um 34 8890 8890)
      (pin Rect[T][900,0]Pad_3500x1700_um 34@1 8890 8890)
      (pin Oval[A]Pad_1700x1700_um 35 8890 11430)
      (pin Rect[T][900,0]Pad_3500x1700_um 35@1 8890 11430)
      (pin Oval[A]Pad_1700x1700_um 36 8890 13970)
      (pin Rect[T][900,0]Pad_3500x1700_um 36@1 8890 13970)
      (pin Oval[A]Pad_1700x1700_um 37 8890 16510)
      (pin Rect[T][900,0]Pad_3500x1700_um 37@1 8890 16510)
      (pin Rect[A]Pad_1700x1700_um 38 8890 19050)
      (pin Rect[T][900,0]Pad_3500x1700_um 38@1 8890 19050)
      (pin Oval[A]Pad_1700x1700_um 39 8890 21590)
      (pin Rect[T][900,0]Pad_3500x1700_um 39@1 8890 21590)
      (pin Oval[A]Pad_1700x1700_um 40 8890 24130)
      (pin Rect[T][900,0]Pad_3500x1700_um 40@1 8890 24130)
      (pin Oval[A]Pad_1700x1700_um 41 -2540 -23900)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" (rotate 90) 41@1 -2540 -23900)
      (pin Rect[A]Pad_1700x1700_um 42 0 -23900)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" (rotate 90) 42@1 0 -23900)
      (pin Oval[A]Pad_1700x1700_um 43 2540 -23900)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" (rotate 90) 43@1 2540 -23900)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image Resistor_THT:R_Array_SIP6
      (outline (path signal 120  14140 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  14140 -1400  14140 1400))
      (outline (path signal 120  -1440 -1400  14140 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 50  -1700 -1650  14400 -1650))
      (outline (path signal 50  14400 -1650  14400 1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  14400 1650  -1700 1650))
      (outline (path signal 100  -1290 -1250  13990 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  13990 1250  -1290 1250))
      (outline (path signal 100  13990 -1250  13990 1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  5080 0  4340 0))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x08_P2.54mm_Vertical
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 1330  -3870 -19110))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  -3870 -19110  1330 -19110))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  1760 -19550  -4340 -19550))
      (outline (path signal 50  1760 1800  1760 -19550))
      (outline (path signal 50  -4340 -19550  -4340 1800))
      (outline (path signal 100  -3810 -19050  -3810 1270))
      (outline (path signal 100  1270 -19050  -3810 -19050))
      (outline (path signal 100  1270 270  1270 -19050))
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  270 1270  1270 270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
    )
    (image "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset3.03mm_Housed_MountingHolesOffset4.94mm"
      (outline (path signal 120  250 2564.34  0 2131.32))
      (outline (path signal 120  -250 2564.34  250 2564.34))
      (outline (path signal 120  0 2131.32  -250 2564.34))
      (outline (path signal 120  -19800 -6930  -19800 1670))
      (outline (path signal 120  11170 1670  11170 -6930))
      (outline (path signal 120  -19800 1670  11170 1670))
      (outline (path signal 50  -20250 2150  -20250 -13900))
      (outline (path signal 50  -20250 -13900  11650 -13900))
      (outline (path signal 50  11650 2150  -20250 2150))
      (outline (path signal 50  11650 -13900  11650 2150))
      (outline (path signal 100  -19740 -7390  11110 -7390))
      (outline (path signal 100  3835 -13390  3835 -7390))
      (outline (path signal 100  -14315 -12390  -14315 -7390))
      (outline (path signal 100  6585 -6990  6585 -2050))
      (outline (path signal 100  10685 -12390  10685 -7390))
      (outline (path signal 100  11110 -7390  11110 -6990))
      (outline (path signal 100  -14315 -7390  -19315 -7390))
      (outline (path signal 100  5685 -12390  10685 -12390))
      (outline (path signal 100  -15215 -6990  -15215 -2050))
      (outline (path signal 100  -19740 1610  -19740 -6990))
      (outline (path signal 100  -19315 -12390  -14315 -12390))
      (outline (path signal 100  3835 -7390  -12465 -7390))
      (outline (path signal 100  11110 -6990  11110 1610))
      (outline (path signal 100  -19315 -7390  -19315 -12390))
      (outline (path signal 100  5685 -7390  5685 -12390))
      (outline (path signal 100  -18415 -6990  -18415 -2050))
      (outline (path signal 100  11110 -6990  -19740 -6990))
      (outline (path signal 100  9785 -6990  9785 -2050))
      (outline (path signal 100  11110 1610  -19740 1610))
      (outline (path signal 100  -19740 -6990  11110 -6990))
      (outline (path signal 100  -12465 -7390  -12465 -13390))
      (outline (path signal 100  10685 -7390  5685 -7390))
      (outline (path signal 100  -12465 -13390  3835 -13390))
      (outline (path signal 100  -19740 -6990  -19740 -7390))
      (outline (path signal 0  9820.35 -2014.64  9835 -2050  9816.57 -2295.92  9761.69 -2536.35
            9671.6 -2765.91  9548.29 -2979.48  9394.54 -3172.28  9213.76 -3340.02
            9010 -3478.94  8787.81 -3585.94  8552.16 -3658.63  8308.31 -3695.39
            8061.69 -3695.39  7817.84 -3658.63  7582.19 -3585.94  7360 -3478.94
            7156.24 -3340.02  6975.46 -3172.28  6821.71 -2979.48  6698.4 -2765.91
            6608.31 -2536.35  6553.43 -2295.92  6535 -2050  6549.65 -2014.64
            6585 -2000  6620.35 -2014.64  6635 -2050  6652.31 -2281.02  6703.86 -2506.87
            6788.5 -2722.52  6904.33 -2923.15  7048.77 -3104.27  7218.59 -3261.84
            7410 -3392.34  7618.72 -3492.85  7840.09 -3561.14  8069.17 -3595.67
            8300.83 -3595.67  8529.91 -3561.14  8751.28 -3492.85  8960 -3392.34
            9151.41 -3261.84  9321.23 -3104.27  9465.67 -2923.15  9581.5 -2722.52
            9666.14 -2506.87  9717.69 -2281.02  9735 -2050  9749.65 -2014.64
            9785 -2000))
      (outline (path signal 0  -15179.6 -2014.64  -15165 -2050  -15183.4 -2295.92  -15238.3 -2536.35
            -15328.4 -2765.91  -15451.7 -2979.48  -15605.5 -3172.28  -15786.2 -3340.02
            -15990 -3478.94  -16212.2 -3585.94  -16447.8 -3658.63  -16691.7 -3695.39
            -16938.3 -3695.39  -17182.2 -3658.63  -17417.8 -3585.94  -17640 -3478.94
            -17843.8 -3340.02  -18024.5 -3172.28  -18178.3 -2979.48  -18301.6 -2765.91
            -18391.7 -2536.35  -18446.6 -2295.92  -18465 -2050  -18450.4 -2014.64
            -18415 -2000  -18379.6 -2014.64  -18365 -2050  -18347.7 -2281.02
            -18296.1 -2506.87  -18211.5 -2722.52  -18095.7 -2923.15  -17951.2 -3104.27
            -17781.4 -3261.84  -17590 -3392.34  -17381.3 -3492.85  -17159.9 -3561.14
            -16930.8 -3595.67  -16699.2 -3595.67  -16470.1 -3561.14  -16248.7 -3492.85
            -16040 -3392.34  -15848.6 -3261.84  -15678.8 -3104.27  -15534.3 -2923.15
            -15418.5 -2722.52  -15333.9 -2506.87  -15282.3 -2281.02  -15265 -2050
            -15250.4 -2014.64  -15215 -2000))
      (pin Round[A]Pad_4000_um 0 8185 -2050)
      (pin Round[A]Pad_4000_um 0@1 -16815 -2050)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 -2290 0)
      (pin Round[A]Pad_1600_um 3 -4580 0)
      (pin Round[A]Pad_1600_um 4 -6870 0)
      (pin Round[A]Pad_1600_um 5 -9160 0)
      (pin Round[A]Pad_1600_um 6 1145 -1980)
      (pin Round[A]Pad_1600_um 7 -1145 -1980)
      (pin Round[A]Pad_1600_um 8 -3435 -1980)
      (pin Round[A]Pad_1600_um 9 -5725 -1980)
      (pin Round[A]Pad_1600_um 10 -8015 -1980)
      (pin Round[A]Pad_1600_um 11 0 -3960)
      (pin Round[A]Pad_1600_um 12 -2290 -3960)
      (pin Round[A]Pad_1600_um 13 -4580 -3960)
      (pin Round[A]Pad_1600_um 14 -6870 -3960)
      (pin Round[A]Pad_1600_um 15 -9160 -3960)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (pin Round[A]Pad_6400_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal"
      (outline (path signal 120  13390 5210  13390 -66170))
      (outline (path signal 120  4270 -32530  13390 -32530))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  13390 -66170  4270 -66170))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  4270 -28430  13390 -28430))
      (outline (path signal 120  4270 -66170  4270 5210))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 50  13780 -66560  13780 5600))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 5600  -1350 -66560))
      (outline (path signal 50  -1350 -66560  13780 -66560))
      (outline (path signal 100  4380 -28430  13280 -28430))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  4380 -60640  -320 -60640))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -61280  4380 -61280))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  13280 -66060  4380 -66060))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  4380 -58100  -320 -58100))
      (outline (path signal 100  -320 -56200  4380 -56200))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  13280 5100  13280 -66060))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -32530  13280 -32530))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  4380 -53020  -320 -53020))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  4380 -66060  4380 4100))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  -320 -51120  4380 -51120))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  -320 -53660  4380 -53660))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -58740  4380 -58740))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  4380 -55560  -320 -55560))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 -50480  -320 -50480))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 41 0 -50800)
      (pin Round[A]Pad_1700_um 42 2540 -50800)
      (pin Round[A]Pad_1700_um 43 0 -53340)
      (pin Round[A]Pad_1700_um 44 2540 -53340)
      (pin Round[A]Pad_1700_um 45 0 -55880)
      (pin Round[A]Pad_1700_um 46 2540 -55880)
      (pin Round[A]Pad_1700_um 47 0 -58420)
      (pin Round[A]Pad_1700_um 48 2540 -58420)
      (pin Round[A]Pad_1700_um 49 0 -60960)
      (pin Round[A]Pad_1700_um 50 2540 -60960)
    )
    (image "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::1"
      (outline (path signal 120  4270 -28430  13390 -28430))
      (outline (path signal 120  4270 -66170  4270 5210))
      (outline (path signal 120  13390 -66170  4270 -66170))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 -32530  13390 -32530))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  13390 5210  13390 -66170))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 50  -1350 -66560  13780 -66560))
      (outline (path signal 50  13780 -66560  13780 5600))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 5600  -1350 -66560))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  4380 -58100  -320 -58100))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  13280 -66060  4380 -66060))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -53660  4380 -53660))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -58740  4380 -58740))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -51120  4380 -51120))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 -28430  13280 -28430))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -55560  -320 -55560))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  13280 5100  13280 -66060))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  4380 -53020  -320 -53020))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  -320 -56200  4380 -56200))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -32530  13280 -32530))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  4380 -50480  -320 -50480))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  4380 -60640  -320 -60640))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  4380 -66060  4380 4100))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (outline (path signal 100  -320 -61280  4380 -61280))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 41 0 -50800)
      (pin Round[A]Pad_1700_um 42 2540 -50800)
      (pin Round[A]Pad_1700_um 43 0 -53340)
      (pin Round[A]Pad_1700_um 44 2540 -53340)
      (pin Round[A]Pad_1700_um 45 0 -55880)
      (pin Round[A]Pad_1700_um 46 2540 -55880)
      (pin Round[A]Pad_1700_um 47 0 -58420)
      (pin Round[A]Pad_1700_um 48 2540 -58420)
      (pin Round[A]Pad_1700_um 49 0 -60960)
      (pin Round[A]Pad_1700_um 50 2540 -60960)
    )
    (image "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::2"
      (outline (path signal 120  4270 -32530  13390 -32530))
      (outline (path signal 120  13390 5210  13390 -66170))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  13390 -66170  4270 -66170))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  4270 -28430  13390 -28430))
      (outline (path signal 120  4270 -66170  4270 5210))
      (outline (path signal 50  -1350 5600  -1350 -66560))
      (outline (path signal 50  -1350 -66560  13780 -66560))
      (outline (path signal 50  13780 -66560  13780 5600))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -56200  4380 -56200))
      (outline (path signal 100  4380 -55560  -320 -55560))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  -320 -51120  4380 -51120))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  4380 -32530  13280 -32530))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  4380 -58100  -320 -58100))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -53020  -320 -53020))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  13280 -66060  4380 -66060))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  -320 -53660  4380 -53660))
      (outline (path signal 100  -320 -61280  4380 -61280))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  4380 -50480  -320 -50480))
      (outline (path signal 100  -320 -58740  4380 -58740))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  4380 -66060  4380 4100))
      (outline (path signal 100  13280 5100  13280 -66060))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  4380 -28430  13280 -28430))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  4380 -60640  -320 -60640))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 41 0 -50800)
      (pin Round[A]Pad_1700_um 42 2540 -50800)
      (pin Round[A]Pad_1700_um 43 0 -53340)
      (pin Round[A]Pad_1700_um 44 2540 -53340)
      (pin Round[A]Pad_1700_um 45 0 -55880)
      (pin Round[A]Pad_1700_um 46 2540 -55880)
      (pin Round[A]Pad_1700_um 47 0 -58420)
      (pin Round[A]Pad_1700_um 48 2540 -58420)
      (pin Round[A]Pad_1700_um 49 0 -60960)
      (pin Round[A]Pad_1700_um 50 2540 -60960)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm
      (outline (path signal 120  2830 -3750  3230 -3750))
      (outline (path signal 120  0 -1080  0 -3750))
      (outline (path signal 120  -290 -3750  -290 -7610))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  2830 -4870  2830 -3750))
      (outline (path signal 120  2540 -3750  2540 -1080))
      (outline (path signal 120  0 -3750  0 -3750))
      (outline (path signal 120  2540 -1080  2540 -3750))
      (outline (path signal 120  0 -3750  0 -1080))
      (outline (path signal 120  -290 -3750  2830 -3750))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  3230 -4870  2830 -4870))
      (outline (path signal 120  2540 -3750  2540 -3750))
      (outline (path signal 120  2830 -3750  2830 -7610))
      (outline (path signal 120  3230 -3750  3230 -4870))
      (outline (path signal 0  1630.48 -6030.62  1861.85 -6101.98  2080 -6207.04  2280.05 -6343.43
            2457.54 -6508.12  2608.51 -6697.42  2729.57 -6907.11  2818.03 -7132.5
            2871.91 -7368.55  2890 -7610  2872.43 -7652.43  2830 -7670  2787.57 -7652.43
            2770 -7610  2751.53 -7375.35  2696.59 -7146.48  2606.51 -6929.01
            2483.53 -6728.32  2330.66 -6549.34  2151.68 -6396.48  1950.99 -6273.49
            1733.53 -6183.41  1504.65 -6128.47  1270 -6110  1035.35 -6128.47
            806.475 -6183.41  589.014 -6273.49  388.322 -6396.48  209.34 -6549.34
            56.475 -6728.32  -66.51 -6929.01  -156.585 -7146.48  -211.533 -7375.35
            -230 -7610  -247.574 -7652.43  -290 -7670  -332.426 -7652.43
            -350 -7610  -331.906 -7368.55  -278.028 -7132.5  -189.57 -6907.11
            -68.507 -6697.42  82.456 -6508.12  259.947 -6343.43  460 -6207.04
            678.148 -6101.98  909.516 -6030.62  1148.94 -5994.53  1391.06 -5994.53))
      (outline (path signal 50  -1250 -9450  3750 -9450))
      (outline (path signal 50  -1250 1250  -1250 -9450))
      (outline (path signal 50  3750 -9450  3750 1250))
      (outline (path signal 50  3750 1250  -1250 1250))
      (outline (path signal 100  2770 -4810  2770 -3810))
      (outline (path signal 100  2540 -3810  2540 -3810))
      (outline (path signal 100  2770 -3810  2770 -7610))
      (outline (path signal 100  0 0  0 -3810))
      (outline (path signal 100  2540 -3810  2540 0))
      (outline (path signal 100  2540 0  2540 -3810))
      (outline (path signal 100  -230 -3810  -230 -7610))
      (outline (path signal 100  2770 -3810  3170 -3810))
      (outline (path signal 100  0 -3810  0 -3810))
      (outline (path signal 100  3170 -3810  3170 -4810))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  3170 -4810  2770 -4810))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  -230 -3810  2770 -3810))
      (outline (path signal 100  0 -3810  0 0))
      (outline (path signal 0  1614.91 -6098.86  1836.28 -6167.15  2045 -6267.66  2236.41 -6398.16
            2406.23 -6555.73  2550.67 -6736.85  2666.5 -6937.48  2751.14 -7153.13
            2802.69 -7378.98  2820 -7610  2805.36 -7645.35  2770 -7660  2734.64 -7645.35
            2720 -7610  2702.15 -7383.17  2649.03 -7161.93  2561.96 -6951.71
            2443.07 -6757.71  2295.3 -6584.69  2122.29 -6436.93  1928.29 -6318.04
            1718.08 -6230.97  1496.83 -6177.85  1270 -6160  1043.17 -6177.85
            821.925 -6230.97  611.714 -6318.04  417.711 -6436.93  244.695 -6584.69
            96.925 -6757.71  -21.959 -6951.71  -109.032 -7161.93  -162.148 -7383.17
            -180 -7610  -194.645 -7645.35  -230 -7660  -265.355 -7645.35
            -280 -7610  -262.688 -7378.98  -211.138 -7153.13  -126.502 -6937.48
            -10.67 -6736.85  133.77 -6555.73  303.591 -6398.16  495 -6267.66
            703.721 -6167.15  925.093 -6098.86  1154.17 -6064.33  1385.83 -6064.33))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::2
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::3
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::4
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::5
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Resistor_THT:R_Array_SIP9::1
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Inductor_THT:L_Axial_L5.3mm_D2.2mm_P7.62mm_Horizontal_Vishay_IM-1"
      (outline (path signal 120  1040 1220  1040 -1220))
      (outline (path signal 120  6580 -1220  6580 1220))
      (outline (path signal 120  6580 1220  1040 1220))
      (outline (path signal 120  1040 -1220  6580 -1220))
      (outline (path signal 50  8670 1350  -1050 1350))
      (outline (path signal 50  8670 -1350  8670 1350))
      (outline (path signal 50  -1050 -1350  8670 -1350))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 100  7620 0  6460 0))
      (outline (path signal 100  1160 1100  1160 -1100))
      (outline (path signal 100  1160 -1100  6460 -1100))
      (outline (path signal 100  6460 -1100  6460 1100))
      (outline (path signal 100  0 0  1160 0))
      (outline (path signal 100  6460 1100  1160 1100))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::1"
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::6
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::7
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::2"
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::8
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::9
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::10
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::3"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Round[A]Pad_6400_um
      (shape (circle F.Cu 6400))
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1500x1500_um
      (shape (path F.Cu 1500  0 0  0 0))
      (shape (path B.Cu 1500  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack "Rect[T][-900,0]Pad_3500x1700_um"
      (shape (rect F.Cu -2650 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[T][900,0]Pad_3500x1700_um
      (shape (rect F.Cu -850 -850 2650 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C12-2 U8-10 U6-2 U5-1 U5-10 U4-1 U4-10 U3-3 U3-3@1 U3-8 U3-8@1 U3-13 U3-13@1
        U3-18 U3-18@1 U2-1 U2-10 U1-10 J1-5 J1-6 J1-7 J1-8 J1-10 H2-1 H1-1 P2-49 P2-50
        P3-49 P3-50 P1-49 P1-50 C5-2 D1-1 C48-2 C2-2 C6-2 C9-2 U15-10 C7-2 C10-2 U21-10
        C3-2 C29-2 C13-2 C11-2 U13-10)
    )
    (net VCC
      (pins C12-1 U8-20 U1-20 RN3-1 P2-1 P2-2 P3-1 P3-2 P1-1 P1-2 C5-1 C2-1 C6-1 C9-1
        RN1-1 L3-1 U15-20 C7-1 C10-1 R1-2 U21-20 C3-1 C11-1 U13-20)
    )
    (net "Net-(#FLG07-pwr)"
      (pins U6-1 C48-1 L3-2 C29-1 C13-1)
    )
    (net "Net-(D1-A)"
      (pins D1-2 R1-1)
    )
    (net "Net-(J1-Pad1)"
      (pins R7-2 R6-2 R5-2 J1-1)
    )
    (net "Net-(J1-Pad2)"
      (pins R10-2 R9-2 R8-2 J1-2)
    )
    (net "Net-(J1-Pad3)"
      (pins R13-2 R12-2 R11-2 J1-3)
    )
    (net "unconnected-(J1-Pad4)"
      (pins J1-4)
    )
    (net "unconnected-(J1-Pad9)"
      (pins J1-9)
    )
    (net "unconnected-(J1-Pad11)"
      (pins J1-11)
    )
    (net "unconnected-(J1-Pad12)"
      (pins J1-12)
    )
    (net "Net-(J1-Pad13)"
      (pins R14-1 J1-13)
    )
    (net "Net-(J1-Pad14)"
      (pins R15-1 J1-14)
    )
    (net -12V
      (pins P2-37 P2-38)
    )
    (net "unconnected-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J2-Pin_2)"
      (pins U8-3 RN3-9 J2-2)
    )
    (net "Net-(J2-Pin_4)"
      (pins U8-5 RN3-8 J2-4)
    )
    (net "Net-(J2-Pin_6)"
      (pins U8-7 RN3-7 J2-6)
    )
    (net "Net-(J2-Pin_8)"
      (pins U8-9 RN3-6 J2-8)
    )
    (net "Net-(J2-Pin_10)"
      (pins U8-12 RN3-5 J2-10)
    )
    (net "Net-(J2-Pin_12)"
      (pins U8-14 RN3-4 J2-12)
    )
    (net "Net-(J2-Pin_14)"
      (pins U8-16 RN3-3 J2-14)
    )
    (net "~{M1}"
      (pins P1-11 U15-13)
    )
    (net "~{IORQ}"
      (pins P1-7 U15-11)
    )
    (net "~{WR}"
      (pins P1-5 U15-15)
    )
    (net "Net-(J2-Pin_16)"
      (pins U8-18 RN3-2 J2-16)
    )
    (net A0
      (pins P2-35 U13-2)
    )
    (net A1
      (pins P2-33 U13-4)
    )
    (net A2
      (pins P2-31 U13-6)
    )
    (net A3
      (pins P2-29 U13-8)
    )
    (net A4
      (pins P2-27 U13-11)
    )
    (net A5
      (pins P2-25 U13-13)
    )
    (net A6
      (pins P2-23 U13-15)
    )
    (net A7
      (pins P2-21 U13-17)
    )
    (net +12V
      (pins P2-19 P2-20)
    )
    (net D0
      (pins U2-11 P3-33)
    )
    (net D1
      (pins U2-12 P3-31)
    )
    (net D2
      (pins U2-13 P3-29)
    )
    (net D3
      (pins U2-14 P3-27)
    )
    (net D4
      (pins U2-15 P3-25)
    )
    (net D5
      (pins U2-16 P3-23)
    )
    (net D6
      (pins U2-17 P3-21)
    )
    (net D7
      (pins U2-18 P3-19)
    )
    (net "/bus/~{RD}"
      (pins P1-3)
    )
    (net ZERO
      (pins U1-1 U1-19 J2-1 J2-3 J2-5 J2-7 J2-9 J2-11 J2-13 J2-15 SW1-2 SW1-4 SW1-6
        SW1-8 SW1-10 U15-1 U15-19 U13-1 U13-19)
    )
    (net "~{MREQ}"
      (pins P1-9 U15-8)
    )
    (net "/bus/~{INT0}"
      (pins P1-17)
    )
    (net "/bus/~{RES_IN}"
      (pins P1-20)
    )
    (net "/bus/~{RES_OUT}"
      (pins P1-21)
    )
    (net "/bus/~{WAIT}"
      (pins P1-25)
    )
    (net "/bus/~{EIRQ7}"
      (pins P1-31)
    )
    (net "/bus/~{EIRQ6}"
      (pins P1-33)
    )
    (net "~{bWR}"
      (pins R2-1 U15-5)
    )
    (net "/bus/~{EIRQ5}"
      (pins P1-35)
    )
    (net bA0
      (pins U4-11 U13-18)
    )
    (net "/bus/~{EIRQ4}"
      (pins P1-37)
    )
    (net "/bus/~{EIRQ3}"
      (pins P1-39)
    )
    (net "~{bM1}"
      (pins U15-7 U21-2)
    )
    (net bA7
      (pins U4-18 U21-17 U13-3)
    )
    (net bA6
      (pins U4-17 U21-15 U13-5)
    )
    (net bA5
      (pins U4-16 U21-13 U13-7)
    )
    (net bA4
      (pins U4-15 U21-11 U13-9)
    )
    (net "~{bIORQ}"
      (pins U15-9 U21-1)
    )
    (net bA1
      (pins U4-12 U13-16)
    )
    (net bA2
      (pins U4-13 U13-14)
    )
    (net bA3
      (pins U4-14 U21-8 U13-12)
    )
    (net /bus/D15
      (pins P3-3)
    )
    (net /bus/D31
      (pins P3-4)
    )
    (net /bus/D14
      (pins P3-5)
    )
    (net /bus/D30
      (pins P3-6)
    )
    (net /bus/D13
      (pins P3-7)
    )
    (net /bus/D29
      (pins P3-8)
    )
    (net /bus/D12
      (pins P3-9)
    )
    (net /bus/D28
      (pins P3-10)
    )
    (net /bus/D11
      (pins P3-11)
    )
    (net /bus/D27
      (pins P3-12)
    )
    (net /bus/D10
      (pins P3-13)
    )
    (net /bus/D26
      (pins P3-14)
    )
    (net /bus/D9
      (pins P3-15)
    )
    (net /bus/D25
      (pins P3-16)
    )
    (net /bus/D8
      (pins P3-17)
    )
    (net /bus/D24
      (pins P3-18)
    )
    (net /bus/D23
      (pins P3-20)
    )
    (net /bus/D22
      (pins P3-22)
    )
    (net /bus/D21
      (pins P3-24)
    )
    (net /bus/D20
      (pins P3-26)
    )
    (net /bus/D19
      (pins P3-28)
    )
    (net /bus/D18
      (pins P3-30)
    )
    (net /bus/D17
      (pins P3-32)
    )
    (net /bus/D16
      (pins P3-34)
    )
    (net "/bus/~{BUSERR}"
      (pins P3-35)
    )
    (net /bus/UDS
      (pins P3-36)
    )
    (net "/bus/~{VPA}"
      (pins P3-37)
    )
    (net /bus/LDS
      (pins P3-38)
    )
    (net "/bus/~{VMA}"
      (pins P3-39)
    )
    (net /bus/S2
      (pins P3-40)
    )
    (net "/bus/~{BHE}"
      (pins P3-41)
    )
    (net /bus/S1
      (pins P3-42)
    )
    (net /bus/IPL2
      (pins P3-43)
    )
    (net /bus/S0
      (pins P3-44)
    )
    (net /bus/IPL1
      (pins P3-45)
    )
    (net /bus/AUXCLK3
      (pins P3-46)
    )
    (net /bus/IPL0
      (pins P3-47)
    )
    (net /bus/AUXCLK2
      (pins P3-48)
    )
    (net "/bus/~{BAI}"
      (pins P1-40 P1-42)
    )
    (net /bus/A31
      (pins P2-4)
    )
    (net "/bus/~{EIRQ2}"
      (pins P1-41)
    )
    (net /bus/A30
      (pins P2-6)
    )
    (net "/bus/~{EIRQ1}"
      (pins P1-43)
    )
    (net /bus/A29
      (pins P2-8)
    )
    (net "/bus/~{IEI}"
      (pins P1-44 P1-46)
    )
    (net /bus/A28
      (pins P2-10)
    )
    (net "/bus/~{EIRQ0}"
      (pins P1-45)
    )
    (net /bus/A27
      (pins P2-12)
    )
    (net A15
      (pins U1-17 P2-3)
    )
    (net /bus/A26
      (pins P2-14)
    )
    (net A14
      (pins U1-15 P2-5)
    )
    (net /bus/A25
      (pins P2-16)
    )
    (net A13
      (pins U1-13 P2-7)
    )
    (net /bus/A24
      (pins P2-18)
    )
    (net A12
      (pins U1-11 P2-9)
    )
    (net A11
      (pins U1-8 P2-11)
    )
    (net A10
      (pins U1-6 P2-13)
    )
    (net A9
      (pins U1-4 P2-15)
    )
    (net A8
      (pins U1-2 P2-17)
    )
    (net A23
      (pins U8-17 P2-22)
    )
    (net A22
      (pins U8-15 P2-24)
    )
    (net A21
      (pins U8-13 P2-26)
    )
    (net /bus/IC3
      (pins P2-39)
    )
    (net A20
      (pins U8-11 P2-28)
    )
    (net /bus/IC2
      (pins P2-41)
    )
    (net A19
      (pins U8-8 P2-30)
    )
    (net /bus/IC1
      (pins P2-43)
    )
    (net A18
      (pins U8-6 P2-32)
    )
    (net /bus/IC0
      (pins P2-45)
    )
    (net A17
      (pins U8-4 P2-34)
    )
    (net /bus/AUXCLK1
      (pins P2-47)
    )
    (net /bus/AUXCLK0
      (pins P2-48)
    )
    (net /bus/E
      (pins P1-4)
    )
    (net /bus/ST
      (pins P1-6)
    )
    (net /bus/PHI
      (pins P1-8)
    )
    (net A16
      (pins U8-2 P2-36)
    )
    (net "/bus/~{INT2}"
      (pins P1-10)
    )
    (net "/bus/~{INT1}"
      (pins P1-12)
    )
    (net "/bus/~{BUSACK}"
      (pins P1-13)
    )
    (net /bus/CRUCLK
      (pins P1-14)
    )
    (net V_RW
      (pins U3-12 U3-12@1 R2-2)
    )
    (net /bus/CRUOUT
      (pins P1-16)
    )
    (net /bus/CRUIN
      (pins P1-18)
    )
    (net "/bus/~{NMI}"
      (pins P1-19)
    )
    (net "~{CS_VIDEO}"
      (pins R3-1 U21-19)
    )
    (net VDSEL
      (pins U3-11 U3-11@1 RN2-5 R3-2)
    )
    (net /bus/USER8
      (pins P1-22)
    )
    (net "/bus/~{BUSRQ}"
      (pins P1-23)
    )
    (net /bus/USER7
      (pins P1-24)
    )
    (net bCLK
      (pins R4-1 U15-18)
    )
    (net /bus/USER6
      (pins P1-26)
    )
    (net "/bus/~{HALT}"
      (pins P1-27)
    )
    (net /bus/USER5
      (pins P1-28)
    )
    (net "/bus/~{RFSH}"
      (pins P1-29)
    )
    (net /bus/USER4
      (pins P1-30)
    )
    (net /bus/USER3
      (pins P1-32)
    )
    (net /bus/USER2
      (pins P1-34)
    )
    (net /bus/USER1
      (pins P1-36)
    )
    (net /bus/USER0
      (pins P1-38)
    )
    (net V_CLK
      (pins U3-31 U3-31@1 R4-2)
    )
    (net VGAR500
      (pins U3-29 U3-29@1 R5-1)
    )
    (net VGAR1K
      (pins U3-27 U3-27@1 R6-1)
    )
    (net VGAR2K
      (pins U3-26 U3-26@1 R7-1)
    )
    (net /bus/I2C_SCL
      (pins P1-47)
    )
    (net /bus/I2C_SDA
      (pins P1-48)
    )
    (net VGAG500
      (pins U3-25 U3-25@1 R8-1)
    )
    (net VGAG1L
      (pins U3-24 U3-24@1 R9-1)
    )
    (net VGAG2K
      (pins U3-22 U3-22@1 R10-1)
    )
    (net VGAB500
      (pins U3-21 U3-21@1 R11-1)
    )
    (net VGAB1K
      (pins U3-20 U3-20@1 R12-1)
    )
    (net VGAB2K
      (pins U3-19 U3-19@1 R13-1)
    )
    (net HSYNC
      (pins U3-34 U3-34@1 R14-2)
    )
    (net VSYNC
      (pins U3-32 U3-32@1 R15-2)
    )
    (net "~{BANK_SEL}"
      (pins U8-19 R16-1)
    )
    (net "~{vBANK_SEL}"
      (pins U3-14 U3-14@1 RN2-6 R16-2)
    )
    (net "Net-(RN1-R1)"
      (pins SW1-1 RN1-2 U21-18)
    )
    (net "Net-(RN1-R2)"
      (pins SW1-3 RN1-3 U21-16)
    )
    (net "Net-(RN1-R3)"
      (pins SW1-5 RN1-4 U21-14)
    )
    (net "Net-(RN1-R4)"
      (pins SW1-7 RN1-5 U21-12)
    )
    (net "Net-(RN1-R5)"
      (pins SW1-9 RN1-6 U21-9)
    )
    (net "unconnected-(RN1-R6-Pad7)"
      (pins RN1-7)
    )
    (net "unconnected-(RN1-R7-Pad8)"
      (pins RN1-8)
    )
    (net "Net-(RN1-R8)"
      (pins RN1-9 U21-3 U21-4 U21-5 U21-6 U21-7)
    )
    (net +3.3V
      (pins U6-3 U5-20 U4-20 U3-39 U3-39@1 U2-20 RN2-1)
    )
    (net VADDR_HIGH
      (pins U5-19 U3-17 U3-17@1 RN2-2)
    )
    (net VADDR_LOW
      (pins U4-19 U3-16 U3-16@1 RN2-3)
    )
    (net VDATA
      (pins U3-15 U3-15@1 U2-19 RN2-4)
    )
    (net bA15
      (pins U5-18 U1-3)
    )
    (net bA14
      (pins U5-17 U1-5)
    )
    (net bA13
      (pins U5-16 U1-7)
    )
    (net bA12
      (pins U5-15 U1-9)
    )
    (net bA11
      (pins U5-14 U1-12)
    )
    (net bA10
      (pins U5-13 U1-14)
    )
    (net bA9
      (pins U5-12 U1-16)
    )
    (net bA8
      (pins U5-11 U1-18)
    )
    (net V_DA7
      (pins U5-2 U4-2 U3-10 U3-10@1 U2-2)
    )
    (net V_DA6
      (pins U5-3 U4-3 U3-9 U3-9@1 U2-3)
    )
    (net V_DA5
      (pins U5-4 U4-4 U3-7 U3-7@1 U2-4)
    )
    (net V_DA4
      (pins U5-5 U4-5 U3-6 U3-6@1 U2-5)
    )
    (net V_DA3
      (pins U5-6 U4-6 U3-5 U3-5@1 U2-6)
    )
    (net V_DA2
      (pins U5-7 U4-7 U3-4 U3-4@1 U2-7)
    )
    (net V_DA1
      (pins U5-8 U4-8 U3-2 U3-2@1 U2-8)
    )
    (net V_DA0
      (pins U5-9 U4-9 U3-1 U3-1@1 U2-9)
    )
    (net "unconnected-(U3-GND-Pad23)"
      (pins U3-23 U3-23@1)
    )
    (net "unconnected-(U3-GND-Pad28)"
      (pins U3-28 U3-28@1)
    )
    (net "unconnected-(U3-RUN-Pad30)"
      (pins U3-30 U3-30@1)
    )
    (net "unconnected-(U3-AGND-Pad33)"
      (pins U3-33 U3-33@1)
    )
    (net "unconnected-(U3-ADC_VREF-Pad35)"
      (pins U3-35 U3-35@1)
    )
    (net "unconnected-(U3-3V3-Pad36)"
      (pins U3-36 U3-36@1)
    )
    (net "unconnected-(U3-3V3_EN-Pad37)"
      (pins U3-37 U3-37@1)
    )
    (net "unconnected-(U3-GND-Pad38)"
      (pins U3-38 U3-38@1)
    )
    (net "unconnected-(U3-VBUS-Pad40)"
      (pins U3-40 U3-40@1)
    )
    (net "unconnected-(U3-SWCLK-Pad41)"
      (pins U3-41 U3-41@1)
    )
    (net "unconnected-(U3-GND-Pad42)"
      (pins U3-42 U3-42@1)
    )
    (net "unconnected-(U3-SWDIO-Pad43)"
      (pins U3-43 U3-43@1)
    )
    (net "~{bMREQ}"
      (pins U8-1 U15-12)
    )
    (net "unconnected-(U15-O3b-Pad3)"
      (pins U15-3)
    )
    (net "unconnected-(U15-I1a-Pad4)"
      (pins U15-4)
    )
    (net CLK
      (pins P1-15 U15-2)
    )
    (net "/bus/~{TEND1}"
      (pins P2-40)
    )
    (net "/bus/~{DREQ1}"
      (pins P2-42)
    )
    (net "/bus/~{TEND0}"
      (pins P2-44)
    )
    (net "/bus/~{DREQ0}"
      (pins P2-46)
    )
    (net "unconnected-(U15-I2a-Pad6)"
      (pins U15-6)
    )
    (net "unconnected-(U15-O2a-Pad14)"
      (pins U15-14)
    )
    (net "unconnected-(U15-O1a-Pad16)"
      (pins U15-16)
    )
    (net "unconnected-(U15-I3b-Pad17)"
      (pins U15-17)
    )
    (class kicad_default "" +3.3V /bus/A24 /bus/A25 /bus/A26 /bus/A27 /bus/A28
      /bus/A29 /bus/A30 /bus/A31 /bus/AUXCLK0 /bus/AUXCLK1 /bus/AUXCLK2 /bus/AUXCLK3
      /bus/CRUCLK /bus/CRUIN /bus/CRUOUT /bus/D10 /bus/D11 /bus/D12 /bus/D13
      /bus/D14 /bus/D15 /bus/D16 /bus/D17 /bus/D18 /bus/D19 /bus/D20 /bus/D21
      /bus/D22 /bus/D23 /bus/D24 /bus/D25 /bus/D26 /bus/D27 /bus/D28 /bus/D29
      /bus/D30 /bus/D31 /bus/D8 /bus/D9 /bus/E /bus/I2C_SCL /bus/I2C_SDA /bus/IC0
      /bus/IC1 /bus/IC2 /bus/IC3 /bus/IPL0 /bus/IPL1 /bus/IPL2 /bus/LDS /bus/PHI
      /bus/S0 /bus/S1 /bus/S2 /bus/ST /bus/UDS /bus/USER0 /bus/USER1 /bus/USER2
      /bus/USER3 /bus/USER4 /bus/USER5 /bus/USER6 /bus/USER7 /bus/USER8 "/bus/~{BAI}"
      "/bus/~{BHE}" "/bus/~{BUSACK}" "/bus/~{BUSERR}" "/bus/~{BUSRQ}" "/bus/~{DREQ0}"
      "/bus/~{DREQ1}" "/bus/~{EIRQ0}" "/bus/~{EIRQ1}" "/bus/~{EIRQ2}" "/bus/~{EIRQ3}"
      "/bus/~{EIRQ4}" "/bus/~{EIRQ5}" "/bus/~{EIRQ6}" "/bus/~{EIRQ7}" "/bus/~{HALT}"
      "/bus/~{IEI}" "/bus/~{INT0}" "/bus/~{INT1}" "/bus/~{INT2}" "/bus/~{NMI}"
      "/bus/~{RD}" "/bus/~{RES_IN}" "/bus/~{RES_OUT}" "/bus/~{RFSH}" "/bus/~{TEND0}"
      "/bus/~{TEND1}" "/bus/~{VMA}" "/bus/~{VPA}" "/bus/~{WAIT}" A0 A1 A10
      A11 A12 A13 A14 A15 A16 A17 A18 A19 A2 A20 A21 A22 A23 A3 A4 A5 A6 A7
      A8 A9 CLK D0 D1 D2 D3 D4 D5 D6 D7 HSYNC "Net-(#FLG07-pwr)" "Net-(D1-A)"
      "Net-(J1-Pad1)" "Net-(J1-Pad13)" "Net-(J1-Pad14)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J2-Pin_10)" "Net-(J2-Pin_12)" "Net-(J2-Pin_14)" "Net-(J2-Pin_16)"
      "Net-(J2-Pin_2)" "Net-(J2-Pin_4)" "Net-(J2-Pin_6)" "Net-(J2-Pin_8)"
      "Net-(RN1-R1)" "Net-(RN1-R2)" "Net-(RN1-R3)" "Net-(RN1-R4)" "Net-(RN1-R5)"
      "Net-(RN1-R8)" VADDR_HIGH VADDR_LOW VDATA VDSEL VGAB1K VGAB2K VGAB500
      VGAG1L VGAG2K VGAG500 VGAR1K VGAR2K VGAR500 VSYNC V_CLK V_DA0 V_DA1
      V_DA2 V_DA3 V_DA4 V_DA5 V_DA6 V_DA7 V_RW ZERO bA0 bA1 bA10 bA11 bA12
      bA13 bA14 bA15 bA2 bA3 bA4 bA5 bA6 bA7 bA8 bA9 bCLK "unconnected-(J1-Pad11)"
      "unconnected-(J1-Pad12)" "unconnected-(J1-Pad15)" "unconnected-(J1-Pad4)"
      "unconnected-(J1-Pad9)" "unconnected-(RN1-R6-Pad7)" "unconnected-(RN1-R7-Pad8)"
      "unconnected-(U15-I1a-Pad4)" "unconnected-(U15-I2a-Pad6)" "unconnected-(U15-I3b-Pad17)"
      "unconnected-(U15-O1a-Pad16)" "unconnected-(U15-O2a-Pad14)" "unconnected-(U15-O3b-Pad3)"
      "unconnected-(U3-3V3-Pad36)" "unconnected-(U3-3V3_EN-Pad37)" "unconnected-(U3-ADC_VREF-Pad35)"
      "unconnected-(U3-AGND-Pad33)" "unconnected-(U3-GND-Pad23)" "unconnected-(U3-GND-Pad28)"
      "unconnected-(U3-GND-Pad38)" "unconnected-(U3-GND-Pad42)" "unconnected-(U3-RUN-Pad30)"
      "unconnected-(U3-SWCLK-Pad41)" "unconnected-(U3-SWDIO-Pad43)" "unconnected-(U3-VBUS-Pad40)"
      "~{BANK_SEL}" "~{CS_VIDEO}" "~{IORQ}" "~{M1}" "~{MREQ}" "~{WR}" "~{bIORQ}"
      "~{bM1}" "~{bMREQ}" "~{bWR}" "~{vBANK_SEL}"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +12V -12V GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class ThinPower
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 700)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
