+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/pendigits_10_01_2022__21_46/
+ keep=50
+ synclk=50
+ [[ / == \/ ]]
+ len=66
+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/pendigits_10_01_2022__21_46
+ maindir=/home/balkon00/PrintedTrees
+ testdir=/home/balkon00/PrintedTrees/test/pareto
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/sim
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/hdl
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results
+ resdir=/home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46
+ rm -rf /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/0 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/1 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/10 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/11 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/12 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/13 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/14 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/15 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/16 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/17 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/18 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/19 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/2 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/20 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/21 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/22 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/23 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/24 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/25 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/26 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/27 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/28 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/29 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/3 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/30 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/31 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/32 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/33 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/34 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/35 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/36 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/37 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/38 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/39 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/4 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/40 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/5 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/6 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/7 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/8 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/9 /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/results.txt
+ resfile=/home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/results.txt
+ reportsdir=/home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/*'
+ netldir=/home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/*'
+ libpath=/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
+ lib=PPDK_Standard_Library_1.0V_25C_TYP_X1.db
+ libverilog=PPDK_Standard_Library_1.0V_25C_TYP_X1.v
+ '[' -f /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db ']'
+ sed -i '/ENV_LIBRARY_PATH=/ c\export ENV_LIBRARY_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_DB=/ c\export ENV_LIBRARY_DB="PPDK_Standard_Library_1.0V_25C_TYP_X1.db"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_CLK_PERIOD=/ c\export ENV_CLK_PERIOD="50000000"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_VERILOG_PATH=/ c\export ENV_LIBRARY_VERILOG_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ area_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ delay_rpt_dc=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ power_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/pendigits_10_01_2022__21_46 --load-mode init --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/pendigits_10_01_2022__21_46/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt --new-inputs
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15 <= 63)?
     (X4 <= 104)?
       (X9 <= 55)?
         (X14 <= 133)?
          349
        :
           (X13 <= 38)?
             (X12 <= 143)?
              19
            :
              21
          :
             (X9 <= 19)?
              1
            :
              28
      :
         (X5 <= 170)?
           (X7 <= 155)?
             (X15 <= 3)?
               (X5 <= 23)?
                2
              :
                 (X9 <= 227)?
                  682
                :
                   (X11 <= 159)?
                    1
                  :
                    8
            :
               (X5 <= 143)?
                17
              :
                2
          :
             (X10 <= 210)?
               (X0 <= 196)?
                 (X13 <= 28)?
                   (X12 <= 148)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13 <= 93)?
                  4
                :
                  1
            :
              38
        :
           (X9 <= 160)?
             (X14 <= 42)?
               (X6 <= 127)?
                 (X10 <= 88)?
                   (X7 <= 140)?
                    1
                  :
                    4
                :
                   (X2 <= 79)?
                     (X0 <= 69)?
                      2
                    :
                       (X5 <= 193)?
                        1
                      :
                        1
                  :
                     (X1 <= 195)?
                      1
                    :
                      91
              :
                 (X9 <= 120)?
                   (X0 <= 221)?
                    1
                  :
                    7
                :
                  33
            :
               (X10 <= 111)?
                 (X12 <= 131)?
                  19
                :
                   (X7 <= 156)?
                    6
                  :
                    1
              :
                 (X9 <= 143)?
                   (X13 <= 37)?
                     (X8 <= 124)?
                       (X6 <= 9)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5 <= 183)?
                    2
                  :
                    7
          :
             (X0 <= 83)?
               (X7 <= 228)?
                 (X11 <= 118)?
                   (X3 <= 243)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1 <= 138)?
                  3
                :
                  24
            :
               (X1 <= 237)?
                207
              :
                 (X7 <= 160)?
                   (X13 <= 38)?
                    1
                  :
                    5
                :
                   (X5 <= 227)?
                    29
                  :
                    2
    :
       (X14 <= 145)?
         (X3 <= 234)?
           (X10 <= 209)?
             (X7 <= 137)?
               (X9 <= 81)?
                13
              :
                 (X5 <= 97)?
                  11
                :
                  1
            :
               (X0 <= 51)?
                 (X8 <= 101)?
                   (X13 <= 58)?
                     (X12 <= 67)?
                      1
                    :
                       (X1 <= 111)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3 <= 219)?
                     (X2 <= 6)?
                       (X3 <= 198)?
                         (X4 <= 157)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13 <= 116)?
                        211
                      :
                        1
                  :
                     (X2 <= 84)?
                      9
                    :
                      4
              :
                 (X10 <= 148)?
                   (X3 <= 196)?
                     (X5 <= 174)?
                      2
                    :
                       (X5 <= 219)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0 <= 90)?
                     (X9 <= 150)?
                      5
                    :
                       (X3 <= 170)?
                         (X2 <= 82)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7 <= 174)?
                      1
                    :
                      29
          :
             (X1 <= 142)?
               (X6 <= 133)?
                 (X13 <= 35)?
                  6
                :
                  4
              :
                11
            :
               (X9 <= 81)?
                 (X0 <= 124)?
                  2
                :
                  3
              :
                 (X0 <= 3)?
                   (X3 <= 195)?
                    10
                  :
                     (X2 <= 124)?
                      3
                    :
                       (X2 <= 173)?
                        2
                      :
                        1
                :
                   (X9 <= 124)?
                     (X0 <= 180)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7 <= 196)?
             (X2 <= 229)?
               (X4 <= 137)?
                 (X9 <= 67)?
                   (X0 <= 128)?
                    2
                  :
                    7
                :
                   (X6 <= 183)?
                     (X2 <= 123)?
                      6
                    :
                       (X14 <= 64)?
                         (X1 <= 212)?
                          1
                        :
                           (X10 <= 68)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12 <= 64)?
                   (X15 <= 36)?
                    6
                  :
                     (X13 <= 4)?
                      1
                    :
                      3
                :
                   (X9 <= 47)?
                     (X15 <= 42)?
                      3
                    :
                       (X14 <= 40)?
                        1
                      :
                        2
                  :
                     (X3 <= 250)?
                       (X0 <= 182)?
                         (X6 <= 225)?
                           (X6 <= 96)?
                            1
                          :
                            16
                        :
                           (X1 <= 182)?
                            2
                          :
                            3
                      :
                         (X1 <= 248)?
                          1
                        :
                          3
                    :
                       (X5 <= 156)?
                        1
                      :
                         (X13 <= 42)?
                           (X2 <= 221)?
                            643
                          :
                             (X13 <= 9)?
                              16
                            :
                              1
                        :
                           (X10 <= 180)?
                            1
                          :
                            1
            :
               (X5 <= 219)?
                 (X13 <= 27)?
                   (X4 <= 197)?
                     (X2 <= 243)?
                      2
                    :
                      9
                  :
                     (X10 <= 95)?
                      2
                    :
                      23
                :
                   (X9 <= 99)?
                     (X9 <= 67)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1 <= 205)?
                  8
                :
                   (X6 <= 152)?
                     (X11 <= 127)?
                      64
                    :
                      1
                  :
                     (X15 <= 19)?
                       (X11 <= 73)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5 <= 229)?
              92
            :
               (X2 <= 150)?
                 (X11 <= 97)?
                   (X10 <= 152)?
                    2
                  :
                    25
                :
                   (X2 <= 104)?
                    55
                  :
                     (X1 <= 241)?
                       (X1 <= 212)?
                        1
                      :
                         (X14 <= 74)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13 <= 46)?
                   (X11 <= 38)?
                    1
                  :
                    76
                :
                   (X11 <= 123)?
                    2
                  :
                    1
      :
         (X3 <= 224)?
           (X6 <= 84)?
             (X9 <= 109)?
               (X14 <= 253)?
                1
              :
                1
            :
              38
          :
             (X8 <= 68)?
               (X8 <= 64)?
                6
              :
                1
            :
               (X1 <= 238)?
                 (X10 <= 1)?
                   (X6 <= 214)?
                    12
                  :
                    4
                :
                   (X13 <= 104)?
                    257
                  :
                    1
              :
                 (X14 <= 239)?
                  3
                :
                  1
        :
           (X8 <= 88)?
             (X9 <= 22)?
               (X8 <= 32)?
                 (X4 <= 122)?
                   (X0 <= 32)?
                    15
                  :
                     (X5 <= 183)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4 <= 168)?
                   (X8 <= 50)?
                     (X7 <= 74)?
                       (X12 <= 127)?
                        1
                      :
                        2
                    :
                       (X7 <= 116)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1 <= 230)?
                    26
                  :
                     (X6 <= 160)?
                      3
                    :
                      1
            :
               (X9 <= 124)?
                 (X5 <= 224)?
                  335
                :
                   (X2 <= 81)?
                    56
                  :
                     (X4 <= 155)?
                      3
                    :
                      25
              :
                 (X10 <= 137)?
                  2
                :
                  1
          :
             (X15 <= 40)?
               (X6 <= 165)?
                 (X2 <= 73)?
                  18
                :
                   (X13 <= 20)?
                    80
                  :
                     (X2 <= 105)?
                      3
                    :
                      7
              :
                 (X8 <= 183)?
                   (X2 <= 124)?
                    108
                  :
                     (X4 <= 221)?
                       (X5 <= 202)?
                        2
                      :
                        16
                    :
                       (X8 <= 134)?
                         (X0 <= 19)?
                           (X2 <= 137)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2 <= 140)?
                          2
                        :
                          3
                :
                   (X2 <= 136)?
                     (X14 <= 189)?
                       (X1 <= 174)?
                        1
                      :
                        8
                    :
                       (X7 <= 182)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0 <= 73)?
                27
              :
                1
  :
     (X13 <= 152)?
       (X0 <= 91)?
         (X14 <= 127)?
           (X1 <= 216)?
             (X8 <= 223)?
               (X12 <= 237)?
                34
              :
                 (X5 <= 210)?
                  1
                :
                  2
            :
              5
          :
             (X3 <= 215)?
               (X4 <= 81)?
                2
              :
                8
            :
               (X9 <= 92)?
                 (X15 <= 151)?
                  59
                :
                   (X11 <= 27)?
                    1
                  :
                    1
              :
                2
        :
           (X8 <= 3)?
             (X0 <= 19)?
              1
            :
              13
          :
             (X1 <= 178)?
               (X15 <= 165)?
                 (X2 <= 124)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6 <= 78)?
           (X14 <= 168)?
             (X9 <= 76)?
               (X15 <= 200)?
                324
              :
                1
            :
               (X13 <= 13)?
                 (X11 <= 51)?
                  4
                :
                  2
              :
                 (X15 <= 65)?
                  1
                :
                  12
          :
             (X12 <= 147)?
              17
            :
              29
        :
           (X15 <= 104)?
             (X7 <= 116)?
               (X10 <= 82)?
                 (X2 <= 83)?
                  1
                :
                  4
              :
                 (X0 <= 132)?
                  2
                :
                  3
            :
               (X11 <= 22)?
                 (X3 <= 239)?
                   (X4 <= 120)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15 <= 134)?
               (X7 <= 87)?
                3
              :
                17
            :
              177
    :
       (X8 <= 134)?
         (X14 <= 214)?
           (X12 <= 40)?
            9
          :
             (X11 <= 81)?
               (X12 <= 238)?
                16
              :
                12
            :
               (X1 <= 90)?
                1
              :
                331
        :
           (X13 <= 191)?
             (X6 <= 36)?
              4
            :
               (X11 <= 116)?
                 (X5 <= 97)?
                   (X9 <= 10)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5 <= 165)?
                  3
                :
                  1
          :
             (X12 <= 211)?
               (X5 <= 140)?
                377
              :
                 (X12 <= 111)?
                  47
                :
                  1
            :
              1
      :
         (X7 <= 63)?
           (X2 <= 129)?
             (X6 <= 250)?
               (X4 <= 142)?
                716
              :
                 (X3 <= 118)?
                  1
                :
                  1
            :
               (X15 <= 216)?
                11
              :
                4
          :
             (X11 <= 142)?
               (X6 <= 13)?
                1
              :
                1
            :
              11
        :
           (X9 <= 150)?
             (X12 <= 32)?
              1
            :
              31
          :
             (X5 <= 42)?
               (X6 <= 124)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc/accuracy.txt
+ accuracy=9.682e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc/
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/acc/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 86 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 496165650.0      0.00       0.0 1222754816.0                           13802976.0000
    0:00:04 496165650.0      0.00       0.0 1222754816.0                           13802976.0000
    0:00:04 496165650.0      0.00       0.0 1222754816.0                           13802976.0000
    0:00:04 496165650.0      0.00       0.0 1222754816.0                           13802976.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 496126770.0      0.00       0.0 1223346944.0                           13812902.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:05 594385800.0      0.00       0.0 1380371712.0 net6027                   19024848.0000
    0:00:06 590555910.0      0.00       0.0 1347355776.0 net5961                   18848004.0000
    0:00:06 591377160.0      0.00       0.0 1307382144.0 net6461                   18820664.0000
    0:00:07 591377160.0      0.00       0.0 1307355392.0 net4735                   18820664.0000
    0:00:07 589835560.0      0.00       0.0 1301413632.0 net5328                   18756434.0000
    0:00:09 589835560.0      0.00       0.0 1301091072.0 net6061                   18756434.0000
    0:00:09 589129130.0      0.00       0.0 1298194560.0 net6553                   18740846.0000
    0:00:13 585909620.0      0.00       0.0 1293264000.0 net5877                   18612590.0000
    0:00:13 578017840.0      0.00       0.0 1285514752.0 net22117                  18316072.0000
    0:00:14 574791800.0      0.00       0.0 1280901376.0 net4968                   18158014.0000
    0:00:14 573985290.0      0.00       0.0 1279774848.0 net6615                   18118498.0000
    0:00:15 573985290.0      0.00       0.0 1279745408.0 net5606                   18118498.0000
    0:00:17 573985290.0      0.00       0.0 1279721600.0                           18118498.0000
    0:00:17 573985290.0      0.00       0.0 1279721600.0                           18118498.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17 573985290.0      0.00       0.0 1279721600.0                           18118498.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:21 572165460.0      0.00       0.0 1276787200.0                           18038976.0000
    0:00:22 580610240.0      0.00       0.0 1285104896.0 net5686                   18387222.0000
    0:00:23 587217500.0      0.00       0.0 1290052352.0 net15067                  18638526.0000
    0:00:26 586350500.0      0.00       0.0 1288565632.0 net25971                  18599542.0000
    0:00:29 583482560.0      0.00       0.0 1285881728.0 net6451                   18494468.0000
    0:00:30 574456210.0      0.00       0.0 1277357184.0 net27286                  18148090.0000
    0:00:33 574456210.0      0.00       0.0 1277378560.0                           18148090.0000
    0:00:33 574456210.0      0.00       0.0 1277378560.0                           18148090.0000
    0:00:33 574456210.0      0.00       0.0 1277378560.0                           18148090.0000
    0:00:33 574456210.0      0.00       0.0 1277378560.0                           18148090.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=574456210.000000
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=36868696.000
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2101 leaf cells, ports, hiers and 2096 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:26:47 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      3488
        Number of annotated net delay arcs  :      3488
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966981411.030273 ns, Total Simulation Time : 4999966981411.030273 ns

======================================================================
Summary:
Total number of nets = 2096
Number of annotated nets = 2096 (100.00%)
Total number of leaf cells = 1968
Number of fully annotated leaf cells = 1968 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.24 MB
CPU usage for this session: 23 seconds 
Elapsed time for this session: 24 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0250
+ echo -e 'Sol\tAccuracy\tArea\tDelay\tPower'
+ echo -e 'acc\t9.682e-01\t574456210.000000\t36868696.000\t0.0250'
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/acc.sv
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/pendigits_10_01_2022__21_46 --load-mode all --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46 --keep-pareto-solutions 50
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/pendigits_10_01_2022__21_46/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
++ find /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46 -type d -name '[0-9]*'
++ sed 's_.*/\([0-9][0-9]*\)_\1_g'
++ awk 'BEGIN {max=0} {if ($1 > max) max=$1} END {print max}'
+ pareto_sols=41
++ seq 0 41
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/0 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/0/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:1] <= 34)?
     (X4[7:2] <= 26)?
       (X9[7:1] <= 33)?
         (X14[7:2] <= 35)?
          349
        :
           (X13[7:1] <= 19)?
             (X12 <= 146)?
              19
            :
              21
          :
             (X9[7:3] <= 1)?
              1
            :
              28
      :
         (X5[7:2] <= 46)?
           (X7[7:2] <= 39)?
             (X15[7:1] <= 3)?
               (X5[7:2] <= 8)?
                2
              :
                 (X9[7:1] <= 114)?
                  682
                :
                   (X11[7:2] <= 40)?
                    1
                  :
                    8
            :
               (X5[7:2] <= 40)?
                17
              :
                2
          :
             (X10[7:2] <= 56)?
               (X0[7:3] <= 26)?
                 (X13[7:2] <= 10)?
                   (X12[7:3] <= 22)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:1] <= 49)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:3] <= 21)?
             (X14[7:1] <= 23)?
               (X6[7:2] <= 34)?
                 (X10[7:2] <= 25)?
                   (X7[7:1] <= 72)?
                    1
                  :
                    4
                :
                   (X2[7:2] <= 22)?
                     (X0[7:2] <= 18)?
                      2
                    :
                       (X5 <= 196)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 47)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 16)?
                   (X0[7:2] <= 57)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 9)?
                 (X12[7:2] <= 34)?
                  19
                :
                   (X7 <= 160)?
                    6
                  :
                    1
              :
                 (X9[7:2] <= 37)?
                   (X13[7:1] <= 17)?
                     (X8[7:4] <= 8)?
                       (X6[7:2] <= 2)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:2] <= 48)?
                    2
                  :
                    7
          :
             (X0[7:2] <= 22)?
               (X7[7:1] <= 115)?
                 (X11[7:2] <= 32)?
                   (X3[7:2] <= 62)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:1] <= 72)?
                  3
                :
                  24
            :
               (X1[7:3] <= 30)?
                207
              :
                 (X7[7:2] <= 38)?
                   (X13 <= 40)?
                    1
                  :
                    5
                :
                   (X5[7:4] <= 16)?
                    29
                  :
                    2
    :
       (X14 <= 146)?
         (X3[7:3] <= 31)?
           (X10[7:3] <= 27)?
             (X7[7:2] <= 34)?
               (X9[7:3] <= 12)?
                13
              :
                 (X5 <= 96)?
                  11
                :
                  1
            :
               (X0[7:2] <= 18)?
                 (X8[7:3] <= 14)?
                   (X13[7:2] <= 19)?
                     (X12[7:1] <= 33)?
                      1
                    :
                       (X1[7:4] <= 9)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:2] <= 55)?
                     (X2[7:2] <= 6)?
                       (X3[7:1] <= 104)?
                         (X4[7:1] <= 84)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:1] <= 61)?
                        211
                      :
                        1
                  :
                     (X2[7:3] <= 13)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 19)?
                   (X3[7:4] <= 13)?
                     (X5[7:2] <= 44)?
                      2
                    :
                       (X5[7:4] <= 16)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 8)?
                     (X9[7:2] <= 39)?
                      5
                    :
                       (X3[7:2] <= 45)?
                         (X2[7:3] <= 11)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:2] <= 46)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 19)?
               (X6[7:4] <= 12)?
                 (X13[7:3] <= 4)?
                  6
                :
                  4
              :
                11
            :
               (X9 <= 83)?
                 (X0[7:3] <= 16)?
                  2
                :
                  3
              :
                 (X0[7:2] <= 4)?
                   (X3[7:3] <= 26)?
                    10
                  :
                     (X2[7:1] <= 60)?
                      3
                    :
                       (X2[7:3] <= 24)?
                        2
                      :
                        1
                :
                   (X9 <= 128)?
                     (X0[7:2] <= 42)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 51)?
             (X2[7:2] <= 62)?
               (X4[7:3] <= 17)?
                 (X9[7:3] <= 11)?
                   (X0[7:5] <= 6)?
                    2
                  :
                    7
                :
                   (X6[7:2] <= 49)?
                     (X2[7:2] <= 33)?
                      6
                    :
                       (X14[7:2] <= 20)?
                         (X1[7:1] <= 107)?
                          1
                        :
                           (X10[7:3] <= 10)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:2] <= 17)?
                   (X15[7:1] <= 20)?
                    6
                  :
                     (X13[7:3] <= 1)?
                      1
                    :
                      3
                :
                   (X9[7:1] <= 25)?
                     (X15[7:3] <= 6)?
                      3
                    :
                       (X14[7:3] <= 5)?
                        1
                      :
                        2
                  :
                     (X3[7:1] <= 127)?
                       (X0[7:2] <= 46)?
                         (X6[7:3] <= 32)?
                           (X6[7:4] <= 6)?
                            1
                          :
                            16
                        :
                           (X1 <= 185)?
                            2
                          :
                            3
                      :
                         (X1[7:2] <= 63)?
                          1
                        :
                          3
                    :
                       (X5[7:1] <= 78)?
                        1
                      :
                         (X13[7:2] <= 13)?
                           (X2[7:2] <= 58)?
                            643
                          :
                             (X13[7:4] <= 3)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 27)?
                 (X13[7:3] <= 6)?
                   (X4[7:5] <= 6)?
                     (X2[7:2] <= 61)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:3] <= 12)?
                     (X9[7:1] <= 37)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:1] <= 102)?
                  8
                :
                   (X6[7:3] <= 23)?
                     (X11[7:4] <= 11)?
                      64
                    :
                      1
                  :
                     (X15[7:2] <= 9)?
                       (X11[7:3] <= 9)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:1] <= 115)?
              92
            :
               (X2[7:1] <= 79)?
                 (X11[7:2] <= 27)?
                   (X10[7:2] <= 42)?
                    2
                  :
                    25
                :
                   (X2[7:4] <= 10)?
                    55
                  :
                     (X1[7:2] <= 60)?
                       (X1[7:1] <= 106)?
                        1
                      :
                         (X14[7:1] <= 36)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:2] <= 11)?
                   (X11[7:3] <= 5)?
                    1
                  :
                    76
                :
                   (X11[7:2] <= 31)?
                    2
                  :
                    1
      :
         (X3[7:2] <= 56)?
           (X6[7:2] <= 21)?
             (X9[7:1] <= 54)?
               (X14[7:5] <= 7)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 3)?
               (X8[7:4] <= 4)?
                6
              :
                1
            :
               (X1[7:2] <= 64)?
                 (X10[7:3] <= 0)?
                   (X6[7:2] <= 58)?
                    12
                  :
                    4
                :
                   (X13[7:2] <= 27)?
                    257
                  :
                    1
              :
                 (X14[7:2] <= 63)?
                  3
                :
                  1
        :
           (X8[7:1] <= 46)?
             (X9[7:1] <= 11)?
               (X8[7:1] <= 18)?
                 (X4[7:1] <= 61)?
                   (X0[7:3] <= 6)?
                    15
                  :
                     (X5[7:1] <= 96)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 22)?
                   (X8[7:1] <= 25)?
                     (X7[7:1] <= 39)?
                       (X12[7:2] <= 34)?
                        1
                      :
                        2
                    :
                       (X7[7:2] <= 28)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:3] <= 28)?
                    26
                  :
                     (X6[7:3] <= 22)?
                      3
                    :
                      1
            :
               (X9[7:2] <= 31)?
                 (X5[7:2] <= 57)?
                  335
                :
                   (X2[7:2] <= 20)?
                    56
                  :
                     (X4[7:4] <= 12)?
                      3
                    :
                      25
              :
                 (X10[7:1] <= 68)?
                  2
                :
                  1
          :
             (X15[7:2] <= 12)?
               (X6 <= 169)?
                 (X2[7:3] <= 10)?
                  18
                :
                   (X13[7:1] <= 11)?
                    80
                  :
                     (X2[7:1] <= 51)?
                      3
                    :
                      7
              :
                 (X8[7:2] <= 48)?
                   (X2[7:3] <= 15)?
                    108
                  :
                     (X4[7:2] <= 55)?
                       (X5[7:1] <= 104)?
                        2
                      :
                        16
                    :
                       (X8[7:2] <= 34)?
                         (X0[7:1] <= 13)?
                           (X2[7:2] <= 34)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 19)?
                          2
                        :
                          3
                :
                   (X2[7:1] <= 69)?
                     (X14[7:3] <= 24)?
                       (X1[7:3] <= 25)?
                        1
                      :
                        8
                    :
                       (X7[7:2] <= 45)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 10)?
                27
              :
                1
  :
     (X13[7:1] <= 76)?
       (X0[7:2] <= 26)?
         (X14[7:3] <= 19)?
           (X1[7:2] <= 54)?
             (X8[7:3] <= 31)?
               (X12[7:2] <= 61)?
                34
              :
                 (X5[7:2] <= 53)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:2] <= 56)?
               (X4 <= 83)?
                2
              :
                8
            :
               (X9[7:2] <= 27)?
                 (X15[7:2] <= 39)?
                  59
                :
                   (X11[7:2] <= 7)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:2] <= 4)?
             (X0[7:1] <= 14)?
              1
            :
              13
          :
             (X1[7:2] <= 42)?
               (X15[7:4] <= 12)?
                 (X2[7:1] <= 64)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:2] <= 24)?
           (X14[7:4] <= 12)?
             (X9[7:3] <= 11)?
               (X15[7:3] <= 25)?
                324
              :
                1
            :
               (X13[7:1] <= 6)?
                 (X11[7:2] <= 13)?
                  4
                :
                  2
              :
                 (X15[7:1] <= 34)?
                  1
                :
                  12
          :
             (X12 <= 149)?
              17
            :
              29
        :
           (X15[7:1] <= 53)?
             (X7[7:3] <= 15)?
               (X10[7:4] <= 7)?
                 (X2[7:1] <= 42)?
                  1
                :
                  4
              :
                 (X0 <= 134)?
                  2
                :
                  3
            :
               (X11[7:2] <= 10)?
                 (X3 <= 239)?
                   (X4 <= 122)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:2] <= 34)?
               (X7[7:2] <= 24)?
                3
              :
                17
            :
              177
    :
       (X8[7:2] <= 38)?
         (X14[7:3] <= 27)?
           (X12[7:2] <= 10)?
            9
          :
             (X11[7:3] <= 10)?
               (X12[7:2] <= 62)?
                16
              :
                12
            :
               (X1[7:3] <= 11)?
                1
              :
                331
        :
           (X13[7:1] <= 96)?
             (X6[7:1] <= 22)?
              4
            :
               (X11[7:1] <= 61)?
                 (X5[7:2] <= 28)?
                   (X9[7:3] <= 5)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:2] <= 43)?
                  3
                :
                  1
          :
             (X12[7:2] <= 55)?
               (X5 <= 143)?
                377
              :
                 (X12[7:4] <= 7)?
                  47
                :
                  1
            :
              1
      :
         (X7 <= 65)?
           (X2[7:2] <= 30)?
             (X6[7:4] <= 16)?
               (X4[7:5] <= 4)?
                716
              :
                 (X3[7:3] <= 17)?
                  1
                :
                  1
            :
               (X15[7:2] <= 54)?
                11
              :
                4
          :
             (X11[7:1] <= 76)?
               (X6[7:2] <= 4)?
                1
              :
                1
            :
              11
        :
           (X9[7:2] <= 41)?
             (X12[7:2] <= 8)?
              1
            :
              31
          :
             (X5[7:2] <= 11)?
               (X6[7:3] <= 17)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/0/accuracy.txt
+ accuracy=9.642e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/0/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/0/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 92 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 340639780.0      0.00       0.0 830183744.0                           9526353.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 405578770.0      0.00       0.0 918243072.0 net3575                   12935769.0000
    0:00:04 402849950.0      0.00       0.0 888147264.0 net3763                   12790660.0000
    0:00:05 401545550.0      0.00       0.0 884875008.0 net4564                   12726938.0000
    0:00:06 401545550.0      0.00       0.0 884809280.0 net3628                   12726938.0000
    0:00:06 400780090.0      0.00       0.0 883916800.0 net5415                   12691855.0000
    0:00:08 398981700.0      0.00       0.0 879929664.0 net4168                   12609172.0000
    0:00:09 394992810.0      0.00       0.0 875499968.0 net4620                   12453858.0000
    0:00:09 394992810.0      0.00       0.0 875447424.0 net4953                   12453858.0000
    0:00:09 394600360.0      0.00       0.0 874907328.0 net3765                   12438798.0000
    0:00:10 394600360.0      0.00       0.0 874886400.0 net4382                   12438798.0000
    0:00:11 394600360.0      0.00       0.0 874801536.0                           12438798.0000
    0:00:11 394600360.0      0.00       0.0 874801536.0                           12438798.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 394600360.0      0.00       0.0 874801536.0                           12438798.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:13 394186300.0      0.00       0.0 874045632.0                           12414343.0000
    0:00:14 399440400.0      0.00       0.0 880774912.0 net4261                   12656015.0000
    0:00:15 401338260.0      0.00       0.0 880822720.0 net3919                   12726600.0000
    0:00:16 401338260.0      0.00       0.0 880785792.0 net4800                   12726600.0000
    0:00:16 400341230.0      0.00       0.0 879579328.0 net17078                  12687143.0000
    0:00:18 399245810.0      0.00       0.0 877241664.0 net3922                   12638272.0000
    0:00:19 394928860.0      0.00       0.0 873681664.0 net18934                  12472613.0000
    0:00:21 394928860.0      0.00       0.0 873681664.0                           12472613.0000
    0:00:21 394928860.0      0.00       0.0 873681664.0                           12472613.0000
    0:00:21 394928860.0      0.00       0.0 873681664.0                           12472613.0000
    0:00:21 394928860.0      0.00       0.0 873681664.0                           12472613.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=394928860.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29283416.000
+ '[' 29283416 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1478 leaf cells, ports, hiers and 1473 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:28:56 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2391
        Number of annotated net delay arcs  :      2391
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964765181.129883 ns, Total Simulation Time : 4999964765181.129883 ns

======================================================================
Summary:
Total number of nets = 1473
Number of annotated nets = 1473 (100.00%)
Total number of leaf cells = 1345
Number of fully annotated leaf cells = 1345 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.83 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0172
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/0.sv
+ echo -e '0\t9.642e-01\t394928860.000000\t29283416.000\t0.0172'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/1 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/1/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:1] <= 29)?
     (X4[7:3] <= 15)?
       (X9[7:1] <= 29)?
         (X14[7:1] <= 70)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:3] <= 18)?
              19
            :
              21
          :
             (X9[7:4] <= 0)?
              1
            :
              28
      :
         (X5[7:2] <= 43)?
           (X7[7:4] <= 10)?
             (X15[7:4] <= 0)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9[7:4] <= 16)?
                  682
                :
                   (X11[7:5] <= 5)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 10)?
                17
              :
                2
          :
             (X10[7:2] <= 53)?
               (X0[7:3] <= 25)?
                 (X13[7:2] <= 7)?
                   (X12[7:2] <= 35)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:3] <= 11)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:3] <= 21)?
             (X14[7:4] <= 3)?
               (X6[7:5] <= 4)?
                 (X10[7:3] <= 13)?
                   (X7[7:3] <= 17)?
                    1
                  :
                    4
                :
                   (X2[7:1] <= 41)?
                     (X0[7:4] <= 2)?
                      2
                    :
                       (X5[7:4] <= 12)?
                        1
                      :
                        1
                  :
                     (X1[7:1] <= 98)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 2)?
                   (X0[7:4] <= 16)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:3] <= 14)?
                 (X12[7:3] <= 16)?
                  19
                :
                   (X7[7:3] <= 25)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:3] <= 6)?
                     (X8[7:3] <= 17)?
                       (X6[7:3] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 4)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 10)?
               (X7[7:3] <= 28)?
                 (X11[7:2] <= 28)?
                   (X3[7:2] <= 64)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 10)?
                  3
                :
                  24
            :
               (X1[7:2] <= 59)?
                207
              :
                 (X7[7:2] <= 42)?
                   (X13[7:2] <= 11)?
                    1
                  :
                    5
                :
                   (X5[7:3] <= 29)?
                    29
                  :
                    2
    :
       (X14[7:2] <= 38)?
         (X3[7:1] <= 117)?
           (X10[7:2] <= 54)?
             (X7[7:5] <= 4)?
               (X9[7:4] <= 5)?
                13
              :
                 (X5[7:4] <= 7)?
                  11
                :
                  1
            :
               (X0[7:5] <= 3)?
                 (X8[7:2] <= 28)?
                   (X13[7:3] <= 10)?
                     (X12[7:4] <= 9)?
                      1
                    :
                       (X1[7:2] <= 28)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:3] <= 1)?
                       (X3[7:1] <= 99)?
                         (X4[7:6] <= 2)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 7)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 2)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 11)?
                   (X3[7:5] <= 6)?
                     (X5[7:2] <= 44)?
                      2
                    :
                       (X5[7:5] <= 8)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 8)?
                     (X9[7:3] <= 19)?
                      5
                    :
                       (X3[7:6] <= 3)?
                         (X2[7:3] <= 8)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 11)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 9)?
               (X6[7:5] <= 4)?
                 (X13[7:4] <= 4)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 4)?
                 (X0[7:3] <= 15)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:4] <= 12)?
                    10
                  :
                     (X2[7:4] <= 8)?
                      3
                    :
                       (X2[7:4] <= 11)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 1)?
                     (X0[7:5] <= 4)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 49)?
             (X2[7:1] <= 118)?
               (X4[7:3] <= 18)?
                 (X9[7:3] <= 13)?
                   (X0[7:5] <= 8)?
                    2
                  :
                    7
                :
                   (X6[7:2] <= 49)?
                     (X2[7:1] <= 62)?
                      6
                    :
                       (X14[7:4] <= 7)?
                         (X1[7:2] <= 53)?
                          1
                        :
                           (X10[7:3] <= 10)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:3] <= 8)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:1] <= 24)?
                     (X15[7:3] <= 5)?
                      3
                    :
                       (X14[7:5] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:3] <= 23)?
                         (X6[7:4] <= 16)?
                           (X6[7:4] <= 7)?
                            1
                          :
                            16
                        :
                           (X1[7:2] <= 50)?
                            2
                          :
                            3
                      :
                         (X1[7:4] <= 16)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:1] <= 112)?
                            643
                          :
                             (X13[7:4] <= 5)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5 <= 219)?
                 (X13[7:4] <= 2)?
                   (X4[7:4] <= 12)?
                     (X2[7:3] <= 29)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 6)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 2)?
                     (X9[7:4] <= 3)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:2] <= 51)?
                  8
                :
                   (X6[7:4] <= 13)?
                     (X11[7:3] <= 19)?
                      64
                    :
                      1
                  :
                     (X15[7:1] <= 10)?
                       (X11[7:3] <= 12)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 28)?
              92
            :
               (X2[7:2] <= 38)?
                 (X11[7:3] <= 14)?
                   (X10[7:3] <= 20)?
                    2
                  :
                    25
                :
                   (X2[7:3] <= 13)?
                    55
                  :
                     (X1[7:1] <= 120)?
                       (X1[7:4] <= 15)?
                        1
                      :
                         (X14[7:4] <= 5)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 10)?
                   (X11[7:5] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 15)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 14)?
           (X6[7:2] <= 24)?
             (X9[7:2] <= 27)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:1] <= 35)?
               (X8[7:4] <= 5)?
                6
              :
                1
            :
               (X1[7:2] <= 60)?
                 (X10[7:5] <= 0)?
                   (X6[7:3] <= 25)?
                    12
                  :
                    4
                :
                   (X13[7:3] <= 18)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 16)?
                  3
                :
                  1
        :
           (X8[7:2] <= 24)?
             (X9[7:2] <= 6)?
               (X8[7:3] <= 5)?
                 (X4[7:4] <= 10)?
                   (X0[7:2] <= 8)?
                    15
                  :
                     (X5[7:4] <= 12)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 23)?
                   (X8[7:2] <= 12)?
                     (X7[7:4] <= 3)?
                       (X12[7:4] <= 9)?
                        1
                      :
                        2
                    :
                       (X7[7:3] <= 15)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:2] <= 58)?
                    26
                  :
                     (X6[7:4] <= 10)?
                      3
                    :
                      1
            :
               (X9[7:2] <= 31)?
                 (X5[7:5] <= 7)?
                  335
                :
                   (X2[7:4] <= 5)?
                    56
                  :
                     (X4[7:3] <= 21)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 15)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:5] <= 5)?
                 (X2[7:3] <= 10)?
                  18
                :
                   (X13[7:2] <= 5)?
                    80
                  :
                     (X2[7:3] <= 13)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:4] <= 16)?
                       (X5[7:5] <= 8)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 8)?
                         (X0[7:4] <= 4)?
                           (X2[7:1] <= 68)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 20)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 7)?
                     (X14[7:3] <= 24)?
                       (X1[7:3] <= 22)?
                        1
                      :
                        8
                    :
                       (X7[7:2] <= 47)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:2] <= 16)?
                27
              :
                1
  :
     (X13[7:2] <= 40)?
       (X0[7:2] <= 23)?
         (X14[7:4] <= 6)?
           (X1[7:3] <= 26)?
             (X8[7:4] <= 14)?
               (X12[7:2] <= 61)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 13)?
               (X4[7:2] <= 22)?
                2
              :
                8
            :
               (X9[7:3] <= 13)?
                 (X15 <= 152)?
                  59
                :
                   (X11[7:5] <= 1)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:4] <= 1)?
              1
            :
              13
          :
             (X1[7:4] <= 10)?
               (X15[7:4] <= 10)?
                 (X2[7:1] <= 62)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:1] <= 39)?
           (X14[7:3] <= 21)?
             (X9[7:3] <= 10)?
               (X15[7:4] <= 13)?
                324
              :
                1
            :
               (X13[7:4] <= 2)?
                 (X11[7:3] <= 6)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 6)?
                  1
                :
                  12
          :
             (X12[7:1] <= 74)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:4] <= 6)?
               (X10[7:6] <= 1)?
                 (X2[7:4] <= 6)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 32)?
                  2
                :
                  3
            :
               (X11[7:5] <= 1)?
                 (X3[7:3] <= 30)?
                   (X4[7:1] <= 60)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:1] <= 67)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 3)?
         (X14[7:4] <= 13)?
           (X12[7:3] <= 5)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:5] <= 7)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:1] <= 98)?
             (X6[7:3] <= 4)?
              4
            :
               (X11[7:4] <= 7)?
                 (X5[7:2] <= 25)?
                   (X9[7:5] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 10)?
                  3
                :
                  1
          :
             (X12[7:4] <= 13)?
               (X5[7:3] <= 20)?
                377
              :
                 (X12[7:3] <= 14)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:3] <= 8)?
           (X2[7:5] <= 4)?
             (X6[7:3] <= 32)?
               (X4[7:2] <= 37)?
                716
              :
                 (X3[7:2] <= 29)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:2] <= 35)?
               (X6[7:4] <= 5)?
                1
              :
                1
            :
              11
        :
           (X9[7:2] <= 35)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:2] <= 9)?
               (X6[7:3] <= 16)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/1/accuracy.txt
+ accuracy=9.630e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/1/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/1/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 99 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 315718170.0      0.00       0.0 775247424.0                           8870158.0000
    0:00:03 315718170.0      0.00       0.0 775247424.0                           8870158.0000
    0:00:03 315718170.0      0.00       0.0 775247424.0                           8870158.0000
    0:00:03 315718170.0      0.00       0.0 775247424.0                           8870158.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 315222450.0      0.00       0.0 774082368.0                           8860308.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 376432590.0      0.00       0.0 850966656.0 net4181                   12125709.0000
    0:00:04 376808120.0      0.00       0.0 827607104.0 net4265                   12105336.0000
    0:00:04 375582190.0      0.00       0.0 821918208.0 net4387                   12056147.0000
    0:00:06 375582190.0      0.00       0.0 821808000.0 net4042                   12056147.0000
    0:00:06 374775680.0      0.00       0.0 820211904.0 net4667                   12016632.0000
    0:00:08 373762360.0      0.00       0.0 818314368.0 net4246                   11976625.0000
    0:00:08 368246450.0      0.00       0.0 812730368.0 net3391                   11756391.0000
    0:00:09 367854000.0      0.00       0.0 812297280.0 net4026                   11741331.0000
    0:00:10 367854000.0      0.00       0.0 812258240.0                           11741331.0000
    0:00:10 367854000.0      0.00       0.0 812258240.0                           11741331.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 367854000.0      0.00       0.0 812258240.0                           11741331.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:12 367897220.0      0.00       0.0 812758272.0                           11760121.0000
    0:00:13 372464200.0      0.00       0.0 818433216.0 net4129                   11945062.0000
    0:00:15 375580460.0      0.00       0.0 820306112.0 net3871                   12065259.0000
    0:00:17 374362060.0      0.00       0.0 818643264.0 net4537                   12015647.0000
    0:00:19 368475310.0      0.00       0.0 813102784.0                           11789748.0000
    0:00:19 368475310.0      0.00       0.0 813102784.0                           11789748.0000
    0:00:19 368475310.0      0.00       0.0 813102784.0                           11789748.0000
    0:00:19 368475310.0      0.00       0.0 813102784.0                           11789748.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=368475310.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30837790.000
+ '[' 30837790 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1383 leaf cells, ports, hiers and 1378 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:30:47 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2211
        Number of annotated net delay arcs  :      2211
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999969420747.839844 ns, Total Simulation Time : 4999969420747.839844 ns

======================================================================
Summary:
Total number of nets = 1378
Number of annotated nets = 1378 (100.00%)
Total number of leaf cells = 1250
Number of fully annotated leaf cells = 1250 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.61 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0161
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/1.sv
+ echo -e '1\t9.630e-01\t368475310.000000\t30837790.000\t0.0161'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/2 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/2/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:1] <= 31)?
     (X4[7:2] <= 27)?
       (X9[7:1] <= 29)?
         (X14[7:1] <= 69)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:2] <= 36)?
              19
            :
              21
          :
             (X9[7:4] <= 0)?
              1
            :
              28
      :
         (X5[7:3] <= 21)?
           (X7[7:3] <= 22)?
             (X15[7:4] <= 1)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9[7:3] <= 30)?
                  682
                :
                   (X11[7:5] <= 5)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 4)?
                17
              :
                2
          :
             (X10[7:3] <= 26)?
               (X0[7:5] <= 8)?
                 (X13[7:4] <= 1)?
                   (X12[7:4] <= 9)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:3] <= 12)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:3] <= 21)?
             (X14[7:4] <= 5)?
               (X6[7:5] <= 6)?
                 (X10[7:2] <= 19)?
                   (X7[7:3] <= 16)?
                    1
                  :
                    4
                :
                   (X2 <= 82)?
                     (X0[7:4] <= 3)?
                      2
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                        1
                  :
                     (X1[7:1] <= 98)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 7)?
                   (X0[7:4] <= 16)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 7)?
                 (X12[7:3] <= 18)?
                  19
                :
                   (X7[7:3] <= 25)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 10)?
                   (X13[7:3] <= 4)?
                     (X8[7:3] <= 17)?
                       (X6[7:2] <= 2)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 4)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 10)?
               (X7[7:4] <= 14)?
                 (X11[7:2] <= 27)?
                   (X3[7:2] <= 63)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 10)?
                  3
                :
                  24
            :
               (X1[7:2] <= 57)?
                207
              :
                 (X7[7:3] <= 20)?
                   (X13[7:2] <= 10)?
                    1
                  :
                    5
                :
                   (X5[7:4] <= 15)?
                    29
                  :
                    2
    :
       (X14[7:2] <= 37)?
         (X3[7:3] <= 29)?
           (X10[7:2] <= 54)?
             (X7[7:4] <= 9)?
               (X9[7:4] <= 7)?
                13
              :
                 (X5[7:4] <= 6)?
                  11
                :
                  1
            :
               (X0[7:4] <= 4)?
                 (X8[7:2] <= 27)?
                   (X13[7:3] <= 9)?
                     (X12[7:4] <= 6)?
                      1
                    :
                       (X1[7:5] <= 4)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 8)?
                     (X2[7:3] <= 1)?
                       (X3[7:2] <= 50)?
                         (X4[7:5] <= 6)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:3] <= 14)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 12)?
                   (X3[7:5] <= 6)?
                     (X5[7:2] <= 44)?
                      2
                    :
                       (X5[7:4] <= 15)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 13)?
                     (X9[7:4] <= 10)?
                      5
                    :
                       (X3[7:5] <= 4)?
                         (X2[7:2] <= 19)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 11)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 18)?
               (X6[7:5] <= 4)?
                 (X13[7:4] <= 3)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 5)?
                 (X0[7:3] <= 15)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:4] <= 10)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 2)?
                     (X0[7:4] <= 10)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 50)?
             (X2[7:2] <= 56)?
               (X4[7:2] <= 34)?
                 (X9[7:3] <= 12)?
                   (X0[7:5] <= 6)?
                    2
                  :
                    7
                :
                   (X6[7:3] <= 26)?
                     (X2[7:2] <= 32)?
                      6
                    :
                       (X14[7:3] <= 13)?
                         (X1[7:2] <= 52)?
                          1
                        :
                           (X10[7:3] <= 8)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:4] <= 5)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:1] <= 21)?
                     (X15[7:3] <= 5)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 32)?
                       (X0[7:3] <= 23)?
                         (X6[7:4] <= 16)?
                           (X6[7:4] <= 6)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 28)?
                            2
                          :
                            3
                      :
                         (X1[7:4] <= 15)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2 <= 221)?
                            643
                          :
                             (X13[7:4] <= 4)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 10)?
                            1
                          :
                            1
            :
               (X5[7:1] <= 110)?
                 (X13[7:4] <= 2)?
                   (X4[7:5] <= 6)?
                     (X2[7:3] <= 29)?
                      2
                    :
                      9
                  :
                     (X10[7:3] <= 12)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 2)?
                     (X9[7:4] <= 3)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 26)?
                  8
                :
                   (X6[7:3] <= 22)?
                     (X11[7:4] <= 10)?
                      64
                    :
                      1
                  :
                     (X15[7:1] <= 12)?
                       (X11[7:3] <= 12)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:3] <= 19)?
                 (X11[7:3] <= 13)?
                   (X10[7:2] <= 40)?
                    2
                  :
                    25
                :
                   (X2[7:3] <= 13)?
                    55
                  :
                     (X1[7:2] <= 60)?
                       (X1[7:5] <= 8)?
                        1
                      :
                         (X14[7:4] <= 5)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 9)?
                   (X11[7:4] <= 2)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 16)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 28)?
           (X6[7:3] <= 14)?
             (X9[7:2] <= 27)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:1] <= 36)?
               (X8[7:5] <= 3)?
                6
              :
                1
            :
               (X1[7:3] <= 30)?
                 (X10[7:4] <= 0)?
                   (X6[7:3] <= 26)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 5)?
                    257
                  :
                    1
              :
                 (X14[7:3] <= 32)?
                  3
                :
                  1
        :
           (X8[7:1] <= 45)?
             (X9[7:2] <= 6)?
               (X8[7:3] <= 4)?
                 (X4[7:3] <= 13)?
                   (X0[7:3] <= 4)?
                    15
                  :
                     (X5[7:4] <= 12)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:1] <= 25)?
                     (X7[7:4] <= 4)?
                       (X12[7:4] <= 8)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:2] <= 58)?
                    26
                  :
                     (X6[7:3] <= 19)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 16)?
                 (X5[7:4] <= 15)?
                  335
                :
                   (X2[7:4] <= 5)?
                    56
                  :
                     (X4[7:4] <= 12)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 7)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:4] <= 11)?
                 (X2[7:3] <= 10)?
                  18
                :
                   (X13[7:3] <= 2)?
                    80
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:3] <= 29)?
                       (X5[7:5] <= 8)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 9)?
                         (X0[7:3] <= 4)?
                           (X2[7:3] <= 17)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 20)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 4)?
                     (X14[7:5] <= 7)?
                       (X1[7:4] <= 13)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 25)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 9)?
                27
              :
                1
  :
     (X13[7:1] <= 78)?
       (X0[7:2] <= 23)?
         (X14[7:5] <= 2)?
           (X1[7:3] <= 26)?
             (X8[7:4] <= 13)?
               (X12[7:4] <= 14)?
                34
              :
                 (X5[7:3] <= 26)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 11)?
               (X4[7:3] <= 11)?
                2
              :
                8
            :
               (X9[7:2] <= 23)?
                 (X15[7:2] <= 40)?
                  59
                :
                   (X11[7:3] <= 4)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:4] <= 2)?
              1
            :
              13
          :
             (X1[7:4] <= 11)?
               (X15[7:5] <= 5)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:2] <= 20)?
           (X14[7:4] <= 10)?
             (X9[7:4] <= 5)?
               (X15[7:3] <= 25)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:3] <= 7)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 4)?
                  1
                :
                  12
          :
             (X12[7:3] <= 18)?
              17
            :
              29
        :
           (X15[7:3] <= 14)?
             (X7[7:5] <= 4)?
               (X10[7:5] <= 3)?
                 (X2[7:4] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 32)?
                  2
                :
                  3
            :
               (X11[7:4] <= 1)?
                 (X3[7:3] <= 30)?
                   (X4[7:2] <= 28)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 16)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 8)?
         (X14[7:5] <= 7)?
           (X12[7:3] <= 3)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:5] <= 7)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13 <= 193)?
             (X6[7:3] <= 4)?
              4
            :
               (X11[7:3] <= 15)?
                 (X5[7:2] <= 25)?
                   (X9[7:4] <= 3)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 9)?
                  3
                :
                  1
          :
             (X12[7:4] <= 13)?
               (X5[7:4] <= 11)?
                377
              :
                 (X12[7:4] <= 8)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:4] <= 8)?
             (X6[7:3] <= 31)?
               (X4[7:3] <= 17)?
                716
              :
                 (X3[7:3] <= 15)?
                  1
                :
                  1
            :
               (X15[7:4] <= 12)?
                11
              :
                4
          :
             (X11[7:3] <= 18)?
               (X6[7:4] <= 2)?
                1
              :
                1
            :
              11
        :
           (X9[7:2] <= 35)?
             (X12[7:3] <= 4)?
              1
            :
              31
          :
             (X5[7:2] <= 11)?
               (X6[7:3] <= 15)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/2/accuracy.txt
+ accuracy=9.563e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/2/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/2/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 104 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 293663430.0      0.00       0.0 722933952.0                           8272352.0000
    0:00:03 293663430.0      0.00       0.0 722933952.0                           8272352.0000
    0:00:03 293663430.0      0.00       0.0 722933952.0                           8272352.0000
    0:00:03 293663430.0      0.00       0.0 722933952.0                           8272352.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 293263930.0      0.00       0.0 721873728.0                           8257560.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 358437580.0      0.00       0.0 814588928.0 net3600                   11709024.0000
    0:00:04 359598010.0      0.00       0.0 791855680.0 net3113                   11718771.0000
    0:00:06 358436470.0      0.00       0.0 787316032.0 net3984                   11674296.0000
    0:00:06 356741350.0      0.00       0.0 784004096.0 net2967                   11586403.0000
    0:00:07 353262090.0      0.00       0.0 774742720.0 net3146                   11438199.0000
    0:00:08 349665650.0      0.00       0.0 770915008.0 net3251                   11297945.0000
    0:00:08 349208810.0      0.00       0.0 769458560.0 net3812                   11278170.0000
    0:00:10 349208810.0      0.00       0.0 769380800.0                           11278170.0000
    0:00:10 349208810.0      0.00       0.0 769380800.0                           11278170.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 349208810.0      0.00       0.0 769380800.0                           11278170.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 349023170.0      0.00       0.0 768463872.0                           11263603.0000
    0:00:12 352305800.0      0.00       0.0 772017536.0 net15276                  11415885.0000
    0:00:13 356230300.0      0.00       0.0 775302592.0 net13821                  11566484.0000
    0:00:14 356458720.0      0.00       0.0 776261440.0 net3028                   11576372.0000
    0:00:14 353939820.0      0.00       0.0 772797632.0 net3234                   11468284.0000
    0:00:16 353318950.0      0.00       0.0 771393024.0 net4467                   11443336.0000
    0:00:18 350571800.0      0.00       0.0 769369600.0                           11337917.0000
    0:00:18 350571800.0      0.00       0.0 769369600.0                           11337917.0000
    0:00:18 350571800.0      0.00       0.0 769369600.0                           11337917.0000
    0:00:18 350571800.0      0.00       0.0 769369600.0                           11337917.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=350571800.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31352404.000
+ '[' 31352404 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1312 leaf cells, ports, hiers and 1307 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:32:31 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2077
        Number of annotated net delay arcs  :      2077
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999969499348.350586 ns, Total Simulation Time : 4999969499348.350586 ns

======================================================================
Summary:
Total number of nets = 1307
Number of annotated nets = 1307 (100.00%)
Total number of leaf cells = 1179
Number of fully annotated leaf cells = 1179 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.80 MB
CPU usage for this session: 14 seconds 
Elapsed time for this session: 14 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0153
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/2.sv
+ echo -e '2\t9.563e-01\t350571800.000000\t31352404.000\t0.0153'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/3 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/3/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:1] <= 31)?
     (X4[7:4] <= 6)?
       (X9[7:1] <= 28)?
         (X14[7:4] <= 11)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:2] <= 36)?
              19
            :
              21
          :
             (X9[7:3] <= 2)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:4] <= 10)?
             (X15[7:3] <= 2)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9 <= 227)?
                  682
                :
                   (X11[7:3] <= 20)?
                    1
                  :
                    8
            :
               (X5[7:3] <= 18)?
                17
              :
                2
          :
             (X10[7:3] <= 26)?
               (X0[7:4] <= 12)?
                 (X13[7:3] <= 3)?
                   (X12[7:4] <= 10)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:4] <= 6)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 11)?
             (X14[7:2] <= 12)?
               (X6[7:3] <= 16)?
                 (X10[7:4] <= 5)?
                   (X7[7:4] <= 9)?
                    1
                  :
                    4
                :
                   (X2[7:2] <= 20)?
                     (X0[7:4] <= 1)?
                      2
                    :
                       (X5[7:4] <= 12)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 50)?
                      1
                    :
                      91
              :
                 (X9[7:2] <= 30)?
                   (X0[7:2] <= 55)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:2] <= 28)?
                 (X12[7:3] <= 17)?
                  19
                :
                   (X7[7:1] <= 79)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 7)?
                   (X13[7:3] <= 4)?
                     (X8[7:4] <= 7)?
                       (X6[7:2] <= 4)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:3] <= 23)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 10)?
               (X7[7:3] <= 31)?
                 (X11[7:4] <= 7)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:2] <= 37)?
                  3
                :
                  24
            :
               (X1[7:2] <= 61)?
                207
              :
                 (X7[7:4] <= 10)?
                   (X13[7:4] <= 4)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 8)?
                    29
                  :
                    2
    :
       (X14[7:3] <= 19)?
         (X3[7:4] <= 15)?
           (X10[7:2] <= 53)?
             (X7[7:4] <= 9)?
               (X9[7:3] <= 10)?
                13
              :
                 (X5[7:2] <= 25)?
                  11
                :
                  1
            :
               (X0[7:4] <= 3)?
                 (X8[7:3] <= 11)?
                   (X13[7:3] <= 8)?
                     (X12[7:3] <= 9)?
                      1
                    :
                       (X1[7:3] <= 14)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 13)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 4)?
                         (X4[7:5] <= 5)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 7)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:5] <= 7)?
                     (X5[7:1] <= 88)?
                      2
                    :
                       (X5[7:5] <= 8)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 6)?
                     (X9[7:3] <= 19)?
                      5
                    :
                       (X3[7:4] <= 11)?
                         (X2[7:3] <= 9)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:3] <= 22)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 19)?
               (X6[7:3] <= 17)?
                 (X13[7:5] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 4)?
                 (X0[7:2] <= 30)?
                  2
                :
                  3
              :
                 (X0[7:2] <= 2)?
                   (X3[7:4] <= 13)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:5] <= 4)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 8)?
                     (X0[7:5] <= 6)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 51)?
             (X2[7:3] <= 29)?
               (X4[7:3] <= 18)?
                 (X9[7:3] <= 10)?
                   (X0[7:1] <= 65)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 11)?
                     (X2[7:4] <= 9)?
                      6
                    :
                       (X14[7:4] <= 7)?
                         (X1[7:4] <= 11)?
                          1
                        :
                           (X10[7:3] <= 7)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 3)?
                   (X15[7:3] <= 4)?
                    6
                  :
                     (X13[7:3] <= 3)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 11)?
                     (X15[7:2] <= 12)?
                      3
                    :
                       (X14[7:5] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:4] <= 11)?
                         (X6[7:4] <= 15)?
                           (X6[7:1] <= 47)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 23)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 30)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:2] <= 54)?
                            643
                          :
                             (X13[7:4] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 27)?
                 (X13[7:3] <= 2)?
                   (X4[7:5] <= 7)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 6)?
                     (X9[7:3] <= 9)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 26)?
                  8
                :
                   (X6[7:4] <= 12)?
                     (X11[7:5] <= 5)?
                      64
                    :
                      1
                  :
                     (X15[7:2] <= 6)?
                       (X11[7:3] <= 9)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:1] <= 115)?
              92
            :
               (X2[7:4] <= 9)?
                 (X11[7:3] <= 12)?
                   (X10[7:2] <= 38)?
                    2
                  :
                    25
                :
                   (X2[7:3] <= 14)?
                    55
                  :
                     (X1[7:2] <= 60)?
                       (X1[7:5] <= 6)?
                        1
                      :
                         (X14[7:4] <= 5)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 3)?
                   (X11[7:3] <= 5)?
                    1
                  :
                    76
                :
                   (X11[7:4] <= 8)?
                    2
                  :
                    1
      :
         (X3[7:1] <= 112)?
           (X6[7:3] <= 11)?
             (X9[7:2] <= 25)?
               (X14[7:4] <= 16)?
                1
              :
                1
            :
              38
          :
             (X8[7:2] <= 19)?
               (X8[7:4] <= 3)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:3] <= 0)?
                   (X6[7:3] <= 27)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 7)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 16)?
                  3
                :
                  1
        :
           (X8[7:3] <= 12)?
             (X9[7:4] <= 2)?
               (X8[7:3] <= 4)?
                 (X4[7:2] <= 30)?
                   (X0[7:3] <= 3)?
                    15
                  :
                     (X5[7:3] <= 23)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:5] <= 4)?
                     (X7[7:4] <= 7)?
                       (X12[7:2] <= 31)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 6)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:3] <= 29)?
                    26
                  :
                     (X6[7:4] <= 10)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 8)?
                 (X5[7:4] <= 16)?
                  335
                :
                   (X2[7:3] <= 11)?
                    56
                  :
                     (X4[7:4] <= 11)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 8)?
                  2
                :
                  1
          :
             (X15[7:3] <= 6)?
               (X6[7:4] <= 11)?
                 (X2[7:2] <= 23)?
                  18
                :
                   (X13[7:2] <= 5)?
                    80
                  :
                     (X2[7:3] <= 13)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:3] <= 16)?
                    108
                  :
                     (X4[7:2] <= 55)?
                       (X5[7:4] <= 15)?
                        2
                      :
                        16
                    :
                       (X8[7:3] <= 16)?
                         (X0[7:2] <= 5)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:1] <= 70)?
                          2
                        :
                          3
                :
                   (X2[7:3] <= 16)?
                     (X14[7:2] <= 50)?
                       (X1[7:4] <= 9)?
                        1
                      :
                        8
                    :
                       (X7[7:2] <= 45)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 9)?
                27
              :
                1
  :
     (X13[7:2] <= 38)?
       (X0[7:4] <= 5)?
         (X14[7:3] <= 15)?
           (X1[7:3] <= 27)?
             (X8[7:5] <= 8)?
               (X12[7:3] <= 29)?
                34
              :
                 (X5[7:4] <= 15)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:3] <= 27)?
               (X4[7:2] <= 22)?
                2
              :
                8
            :
               (X9[7:3] <= 9)?
                 (X15[7:3] <= 20)?
                  59
                :
                   (X11[7:2] <= 7)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:4] <= 1)?
              1
            :
              13
          :
             (X1[7:4] <= 10)?
               (X15[7:5] <= 5)?
                 (X2[7:3] <= 17)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 7)?
           (X14[7:3] <= 23)?
             (X9[7:2] <= 19)?
               (X15[7:3] <= 28)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:5] <= 4)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 4)?
                  1
                :
                  12
          :
             (X12[7:2] <= 37)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:3] <= 15)?
               (X10[7:3] <= 10)?
                 (X2[7:1] <= 42)?
                  1
                :
                  4
              :
                 (X0[7:1] <= 65)?
                  2
                :
                  3
            :
               (X11[7:4] <= 1)?
                 (X3[7:3] <= 30)?
                   (X4[7:3] <= 14)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 4)?
               (X7[7:4] <= 5)?
                3
              :
                17
            :
              177
    :
       (X8[7:2] <= 34)?
         (X14[7:3] <= 27)?
           (X12[7:2] <= 10)?
            9
          :
             (X11[7:3] <= 10)?
               (X12[7:5] <= 8)?
                16
              :
                12
            :
               (X1[7:5] <= 3)?
                1
              :
                331
        :
           (X13[7:2] <= 51)?
             (X6[7:2] <= 7)?
              4
            :
               (X11[7:3] <= 15)?
                 (X5[7:4] <= 8)?
                   (X9[7:6] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:1] <= 82)?
                  3
                :
                  1
          :
             (X12[7:4] <= 12)?
               (X5[7:3] <= 19)?
                377
              :
                 (X12[7:3] <= 15)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:2] <= 15)?
           (X2[7:3] <= 16)?
             (X6[7:5] <= 8)?
               (X4[7:3] <= 18)?
                716
              :
                 (X3[7:3] <= 15)?
                  1
                :
                  1
            :
               (X15[7:2] <= 54)?
                11
              :
                4
          :
             (X11[7:2] <= 36)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:3] <= 19)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:3] <= 4)?
               (X6[7:2] <= 33)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/3/accuracy.txt
+ accuracy=9.551e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/3/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/3/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 108 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 249998840.0      0.00       0.0 610607936.0                           6933009.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 297514180.0      0.00       0.0 674180352.0 net3034                   9493387.0000
    0:00:03 295849910.0      0.00       0.0 655736768.0 net3918                   9406498.0000
    0:00:05 295435850.0      0.00       0.0 654675904.0 net2881                   9382043.0000
    0:00:05 293924640.0      0.00       0.0 650791680.0 net2690                   9317829.0000
    0:00:06 293239380.0      0.00       0.0 647918784.0 net3572                   9288166.0000
    0:00:07 291233910.0      0.00       0.0 645162048.0 net3082                   9194077.0000
    0:00:07 290841460.0      0.00       0.0 644694528.0 net2988                   9179017.0000
    0:00:08 290841460.0      0.00       0.0 644516160.0                           9179017.0000
    0:00:08 290841460.0      0.00       0.0 644516160.0                           9179017.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 290841460.0      0.00       0.0 644516160.0                           9179017.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 288814380.0      0.00       0.0 641575424.0                           9075533.0000
    0:00:10 293649540.0      0.00       0.0 647462528.0 net3082                   9307375.0000
    0:00:12 294206020.0      0.00       0.0 647353920.0 net3650                   9327608.0000
    0:00:12 292489730.0      0.00       0.0 643522048.0 net4153                   9253789.0000
    0:00:14 292489730.0      0.00       0.0 643505024.0 net3785                   9253789.0000
    0:00:14 290527480.0      0.00       0.0 641566784.0 net3785                   9178489.0000
    0:00:16 290527480.0      0.00       0.0 641566784.0                           9178489.0000
    0:00:16 290527480.0      0.00       0.0 641566784.0                           9178489.0000
    0:00:16 290527480.0      0.00       0.0 641566784.0                           9178489.0000
    0:00:16 290527480.0      0.00       0.0 641566784.0                           9178489.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=290527480.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25401046.000
+ '[' 25401046 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1124 leaf cells, ports, hiers and 1119 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:34:07 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1767
        Number of annotated net delay arcs  :      1767
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965920030.280273 ns, Total Simulation Time : 4999965920030.280273 ns

======================================================================
Summary:
Total number of nets = 1119
Number of annotated nets = 1119 (100.00%)
Total number of leaf cells = 991
Number of fully annotated leaf cells = 991 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.55 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0126
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/3.sv
+ echo -e '3\t9.551e-01\t290527480.000000\t25401046.000\t0.0126'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/4 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/4/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:2] <= 16)?
     (X4[7:4] <= 5)?
       (X9[7:2] <= 13)?
         (X14[7:4] <= 8)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:3] <= 18)?
              19
            :
              21
          :
             (X9[7:5] <= 0)?
              1
            :
              28
      :
         (X5[7:2] <= 43)?
           (X7[7:5] <= 5)?
             (X15[7:3] <= 0)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9[7:3] <= 28)?
                  682
                :
                   (X11[7:3] <= 20)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 2)?
                17
              :
                2
          :
             (X10[7:2] <= 52)?
               (X0[7:3] <= 24)?
                 (X13[7:5] <= 1)?
                   (X12[7:5] <= 4)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:4] <= 6)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:3] <= 22)?
             (X14[7:5] <= 1)?
               (X6[7:2] <= 34)?
                 (X10[7:3] <= 9)?
                   (X7[7:3] <= 17)?
                    1
                  :
                    4
                :
                   (X2[7:2] <= 21)?
                     (X0[7:4] <= 1)?
                      2
                    :
                       (X5[7:4] <= 9)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 49)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 15)?
                   (X0[7:2] <= 55)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:3] <= 14)?
                 (X12[7:3] <= 16)?
                  19
                :
                   (X7[7:3] <= 21)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:3] <= 4)?
                     (X8[7:4] <= 5)?
                       (X6[7:2] <= 2)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:4] <= 11)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 10)?
               (X7[7:3] <= 28)?
                 (X11[7:6] <= 0)?
                   (X3[7:4] <= 16)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:2] <= 37)?
                  3
                :
                  24
            :
               (X1[7:2] <= 60)?
                207
              :
                 (X7[7:4] <= 8)?
                   (X13[7:2] <= 9)?
                    1
                  :
                    5
                :
                   (X5[7:3] <= 29)?
                    29
                  :
                    2
    :
       (X14[7:3] <= 20)?
         (X3[7:4] <= 15)?
           (X10[7:2] <= 54)?
             (X7[7:4] <= 9)?
               (X9[7:3] <= 7)?
                13
              :
                 (X5[7:4] <= 6)?
                  11
                :
                  1
            :
               (X0[7:5] <= 1)?
                 (X8[7:4] <= 5)?
                   (X13[7:5] <= 2)?
                     (X12[7:3] <= 9)?
                      1
                    :
                       (X1[7:3] <= 14)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:4] <= 0)?
                       (X3[7:5] <= 5)?
                         (X4[7:6] <= 2)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 4)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 2)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:4] <= 12)?
                     (X5[7:1] <= 85)?
                      2
                    :
                       (X5[7:5] <= 8)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 7)?
                     (X9[7:4] <= 9)?
                      5
                    :
                       (X3[7:4] <= 12)?
                         (X2[7:3] <= 10)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:3] <= 21)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 9)?
               (X6[7:5] <= 3)?
                 (X13[7:5] <= 1)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 3)?
                 (X0[7:4] <= 7)?
                  2
                :
                  3
              :
                 (X0[7:2] <= 3)?
                   (X3[7:4] <= 12)?
                    10
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                       (X2[7:5] <= 2)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 8)?
                     (X0[7:2] <= 44)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 51)?
             (X2[7:3] <= 30)?
               (X4[7:3] <= 18)?
                 (X9[7:2] <= 18)?
                   (X0[7:4] <= 10)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 12)?
                     (X2[7:4] <= 9)?
                      6
                    :
                       (X14[7:3] <= 11)?
                         (X1[7:4] <= 12)?
                          1
                        :
                           (X10[7:3] <= 7)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 2)?
                   (X15[7:3] <= 4)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 11)?
                     (X15[7:3] <= 6)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:4] <= 11)?
                         (X6[7:3] <= 29)?
                           (X6[7:2] <= 24)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 13)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 31)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:3] <= 27)?
                            643
                          :
                             (X13[7:4] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 5)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 27)?
                 (X13[7:4] <= 0)?
                   (X4[7:4] <= 12)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 2)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:4] <= 4)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 26)?
                  8
                :
                   (X6[7:5] <= 5)?
                     (X11[7:5] <= 5)?
                      64
                    :
                      1
                  :
                     (X15[7:4] <= 0)?
                       (X11[7:3] <= 10)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:1] <= 115)?
              92
            :
               (X2[7:3] <= 17)?
                 (X11[7:4] <= 6)?
                   (X10[7:2] <= 39)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:2] <= 60)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:5] <= 2)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 5)?
                   (X11[7:3] <= 6)?
                    1
                  :
                    76
                :
                   (X11[7:4] <= 9)?
                    2
                  :
                    1
      :
         (X3[7:2] <= 57)?
           (X6[7:3] <= 10)?
             (X9[7:3] <= 12)?
               (X14[7:4] <= 16)?
                1
              :
                1
            :
              38
          :
             (X8[7:2] <= 18)?
               (X8[7:5] <= 2)?
                6
              :
                1
            :
               (X1[7:3] <= 30)?
                 (X10[7:3] <= 0)?
                   (X6[7:2] <= 52)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 6)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 16)?
                  3
                :
                  1
        :
           (X8[7:3] <= 12)?
             (X9[7:3] <= 4)?
               (X8[7:5] <= 1)?
                 (X4[7:3] <= 15)?
                   (X0[7:3] <= 1)?
                    15
                  :
                     (X5[7:3] <= 23)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:2] <= 43)?
                   (X8[7:3] <= 8)?
                     (X7[7:4] <= 5)?
                       (X12[7:4] <= 8)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 5)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:3] <= 28)?
                    26
                  :
                     (X6[7:3] <= 20)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 16)?
                 (X5[7:4] <= 15)?
                  335
                :
                   (X2[7:3] <= 11)?
                    56
                  :
                     (X4[7:4] <= 11)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 7)?
                  2
                :
                  1
          :
             (X15[7:4] <= 3)?
               (X6[7:5] <= 5)?
                 (X2[7:3] <= 11)?
                  18
                :
                   (X13[7:3] <= 3)?
                    80
                  :
                     (X2[7:3] <= 13)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:6] <= 3)?
                    108
                  :
                     (X4[7:3] <= 28)?
                       (X5[7:4] <= 14)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 8)?
                         (X0[7:4] <= 2)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 17)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 7)?
                     (X14[7:3] <= 25)?
                       (X1[7:3] <= 21)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 8)?
                27
              :
                1
  :
     (X13[7:3] <= 19)?
       (X0[7:4] <= 6)?
         (X14[7:4] <= 8)?
           (X1[7:4] <= 13)?
             (X8[7:5] <= 5)?
               (X12[7:3] <= 29)?
                34
              :
                 (X5[7:6] <= 4)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 13)?
               (X4[7:2] <= 20)?
                2
              :
                8
            :
               (X9[7:3] <= 9)?
                 (X15[7:3] <= 20)?
                  59
                :
                   (X11[7:3] <= 3)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:3] <= 2)?
              1
            :
              13
          :
             (X1[7:5] <= 6)?
               (X15[7:4] <= 10)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 5)?
           (X14[7:4] <= 11)?
             (X9[7:2] <= 20)?
               (X15[7:4] <= 13)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:4] <= 4)?
                  4
                :
                  2
              :
                 (X15[7:3] <= 9)?
                  1
                :
                  12
          :
             (X12[7:3] <= 18)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:5] <= 4)?
               (X10[7:4] <= 5)?
                 (X2[7:2] <= 21)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 16)?
                  2
                :
                  3
            :
               (X11[7:5] <= 1)?
                 (X3[7:4] <= 15)?
                   (X4[7:3] <= 13)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 4)?
               (X7[7:5] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:3] <= 17)?
         (X14[7:5] <= 7)?
           (X12[7:3] <= 4)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:5] <= 6)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:2] <= 50)?
             (X6[7:4] <= 1)?
              4
            :
               (X11[7:3] <= 14)?
                 (X5[7:4] <= 6)?
                   (X9[7:6] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 21)?
                  3
                :
                  1
          :
             (X12[7:3] <= 25)?
               (X5[7:5] <= 4)?
                377
              :
                 (X12[7:3] <= 14)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:2] <= 15)?
           (X2[7:4] <= 5)?
             (X6[7:5] <= 8)?
               (X4[7:2] <= 36)?
                716
              :
                 (X3[7:4] <= 7)?
                  1
                :
                  1
            :
               (X15[7:4] <= 13)?
                11
              :
                4
          :
             (X11[7:3] <= 18)?
               (X6[7:3] <= 3)?
                1
              :
                1
            :
              11
        :
           (X9[7:4] <= 7)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:4] <= 1)?
               (X6[7:3] <= 14)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/4/accuracy.txt
+ accuracy=9.548e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/4/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/4/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 120 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 242549820.0      0.00       0.0 594229312.0                           6770950.5000
    0:00:02 242549820.0      0.00       0.0 594229312.0                           6770950.5000
    0:00:02 242549820.0      0.00       0.0 594229312.0                           6770950.5000
    0:00:02 242549820.0      0.00       0.0 594229312.0                           6770950.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 242054100.0      0.00       0.0 592507520.0                           6761101.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 294248870.0      0.00       0.0 660301504.0 net2961                   9538924.0000
    0:00:03 293262330.0      0.00       0.0 641030144.0 net3244                   9482119.0000
    0:00:05 292163010.0      0.00       0.0 636939200.0 net3431                   9428002.0000
    0:00:05 289697550.0      0.00       0.0 632791424.0 net3501                   9319651.0000
    0:00:06 289134020.0      0.00       0.0 632424128.0 net3230                   9299687.0000
    0:00:07 285601970.0      0.00       0.0 629196352.0 net3193                   9164148.0000
    0:00:07 285145130.0      0.00       0.0 627550784.0 net3511                   9144373.0000
    0:00:08 285145130.0      0.00       0.0 627530752.0                           9144373.0000
    0:00:08 285145130.0      0.00       0.0 627530752.0                           9144373.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 285145130.0      0.00       0.0 627530752.0                           9144373.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 284774290.0      0.00       0.0 627253888.0                           9138708.0000
    0:00:10 288545400.0      0.00       0.0 631301760.0 net12842                  9301823.0000
    0:00:10 290900100.0      0.00       0.0 633452224.0 net2770                   9392182.0000
    0:00:11 290900100.0      0.00       0.0 633428800.0 net3337                   9392182.0000
    0:00:12 288677620.0      0.00       0.0 630642112.0 net3277                   9303382.0000
    0:00:13 287892720.0      0.00       0.0 629834560.0 net3835                   9273262.0000
    0:00:15 286322920.0      0.00       0.0 628595008.0                           9213022.0000
    0:00:15 286322920.0      0.00       0.0 628595008.0                           9213022.0000
    0:00:15 286322920.0      0.00       0.0 628595008.0                           9213022.0000
    0:00:15 286322920.0      0.00       0.0 628595008.0                           9213022.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=286322920.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27857786.000
+ '[' 27857786 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1105 leaf cells, ports, hiers and 1100 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:35:40 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1712
        Number of annotated net delay arcs  :      1712
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966878597.990234 ns, Total Simulation Time : 4999966878597.990234 ns

======================================================================
Summary:
Total number of nets = 1100
Number of annotated nets = 1100 (100.00%)
Total number of leaf cells = 972
Number of fully annotated leaf cells = 972 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.51 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0125
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/4.sv
+ echo -e '4\t9.548e-01\t286322920.000000\t27857786.000\t0.0125'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/5 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/5/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:2] <= 16)?
     (X4[7:3] <= 13)?
       (X9 <= 55)?
         (X14[7:2] <= 34)?
          349
        :
           (X13[7:3] <= 5)?
             (X12[7:3] <= 17)?
              19
            :
              21
          :
             (X9[7:5] <= 1)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:5] <= 5)?
             (X15[7:3] <= 0)?
               (X5[7:2] <= 5)?
                2
              :
                 (X9[7:4] <= 14)?
                  682
                :
                   (X11[7:5] <= 4)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 9)?
                17
              :
                2
          :
             (X10[7:3] <= 26)?
               (X0[7:5] <= 8)?
                 (X13[7:4] <= 2)?
                   (X12[7:2] <= 39)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 3)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 11)?
             (X14[7:4] <= 3)?
               (X6[7:4] <= 11)?
                 (X10[7:1] <= 41)?
                   (X7[7:2] <= 35)?
                    1
                  :
                    4
                :
                   (X2[7:1] <= 36)?
                     (X0[7:5] <= 1)?
                      2
                    :
                       (X5[7:4] <= 10)?
                        1
                      :
                        1
                  :
                     (X1[7:3] <= 24)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 9)?
                   (X0[7:2] <= 57)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:4] <= 9)?
                  19
                :
                   (X7[7:3] <= 20)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:4] <= 1)?
                     (X8[7:2] <= 28)?
                       (X6[7:3] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 6)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 5)?
               (X7[7:3] <= 29)?
                 (X11[7:4] <= 8)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:2] <= 35)?
                  3
                :
                  24
            :
               (X1[7:4] <= 16)?
                207
              :
                 (X7[7:4] <= 10)?
                   (X13[7:2] <= 10)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 5)?
         (X3[7:4] <= 15)?
           (X10[7:3] <= 27)?
             (X7[7:4] <= 9)?
               (X9[7:3] <= 12)?
                13
              :
                 (X5[7:5] <= 3)?
                  11
                :
                  1
            :
               (X0[7:4] <= 2)?
                 (X8[7:5] <= 3)?
                   (X13[7:4] <= 5)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:5] <= 5)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 14)?
                     (X2[7:3] <= 0)?
                       (X3[7:3] <= 26)?
                         (X4[7:4] <= 9)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 7)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 6)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 17)?
                   (X3[7:5] <= 6)?
                     (X5 <= 174)?
                      2
                    :
                       (X5[7:4] <= 16)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 4)?
                     (X9[7:5] <= 5)?
                      5
                    :
                       (X3[7:4] <= 12)?
                         (X2[7:3] <= 10)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:3] <= 22)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 11)?
               (X6[7:5] <= 4)?
                 (X13[7:2] <= 9)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 5)?
                 (X0[7:3] <= 16)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:5] <= 7)?
                    10
                  :
                     (X2[7:3] <= 15)?
                      3
                    :
                       (X2[7:4] <= 13)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 5)?
                     (X0[7:5] <= 5)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 24)?
             (X2[7:2] <= 59)?
               (X4[7:2] <= 34)?
                 (X9[7:4] <= 5)?
                   (X0[7:6] <= 1)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 15)?
                     (X2[7:2] <= 31)?
                      6
                    :
                       (X14[7:3] <= 11)?
                         (X1[7:4] <= 14)?
                          1
                        :
                           (X10[7:4] <= 5)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:3] <= 2)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 11)?
                     (X15[7:4] <= 5)?
                      3
                    :
                       (X14[7:5] <= 4)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:4] <= 13)?
                         (X6[7:3] <= 29)?
                           (X6[7:2] <= 23)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 26)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 31)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 19)?
                        1
                      :
                         (X13[7:5] <= 2)?
                           (X2[7:3] <= 28)?
                            643
                          :
                             (X13[7:5] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 10)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 14)?
                 (X13[7:4] <= 2)?
                   (X4[7:4] <= 12)?
                     (X2[7:4] <= 14)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 5)?
                     (X9[7:4] <= 4)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 26)?
                  8
                :
                   (X6[7:6] <= 0)?
                     (X11[7:6] <= 3)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 4)?
                       (X11[7:4] <= 5)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5 <= 230)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:3] <= 14)?
                   (X10[7:4] <= 11)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 1)?
                    55
                  :
                     (X1[7:2] <= 60)?
                       (X1[7:4] <= 13)?
                        1
                      :
                         (X14[7:3] <= 9)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:2] <= 10)?
                   (X11[7:3] <= 5)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 15)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 14)?
           (X6[7:3] <= 13)?
             (X9[7:3] <= 14)?
               (X14[7:3] <= 32)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 4)?
               (X8[7:3] <= 7)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:6] <= 0)?
                   (X6[7:4] <= 12)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 9)?
                    257
                  :
                    1
              :
                 (X14[7:1] <= 120)?
                  3
                :
                  1
        :
           (X8[7:3] <= 10)?
             (X9[7:2] <= 4)?
               (X8[7:2] <= 11)?
                 (X4 <= 121)?
                   (X0[7:3] <= 3)?
                    15
                  :
                     (X5[7:3] <= 22)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:2] <= 10)?
                     (X7[7:4] <= 4)?
                       (X12[7:4] <= 8)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 4)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:3] <= 28)?
                    26
                  :
                     (X6[7:3] <= 20)?
                      3
                    :
                      1
            :
               (X9 <= 124)?
                 (X5[7:6] <= 4)?
                  335
                :
                   (X2[7:4] <= 6)?
                    56
                  :
                     (X4[7:3] <= 20)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 9)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:5] <= 5)?
                 (X2[7:4] <= 5)?
                  18
                :
                   (X13[7:3] <= 4)?
                    80
                  :
                     (X2[7:3] <= 13)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:3] <= 26)?
                       (X5[7:4] <= 15)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 9)?
                         (X0[7:4] <= 3)?
                           (X2[7:3] <= 16)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 17)?
                          2
                        :
                          3
                :
                   (X2[7:3] <= 15)?
                     (X14[7:5] <= 5)?
                       (X1[7:3] <= 23)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 1)?
                27
              :
                1
  :
     (X13[7:2] <= 37)?
       (X0[7:3] <= 11)?
         (X14[7:6] <= 1)?
           (X1[7:3] <= 26)?
             (X8[7:2] <= 59)?
               (X12[7:5] <= 7)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 13)?
               (X4[7:4] <= 9)?
                2
              :
                8
            :
               (X9[7:3] <= 12)?
                 (X15[7:1] <= 76)?
                  59
                :
                   (X11[7:3] <= 2)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:3] <= 2)?
              1
            :
              13
          :
             (X1[7:5] <= 6)?
               (X15[7:5] <= 5)?
                 (X2[7:5] <= 5)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:2] <= 20)?
           (X14[7:4] <= 10)?
             (X9[7:2] <= 19)?
               (X15[7:3] <= 25)?
                324
              :
                1
            :
               (X13[7:4] <= 1)?
                 (X11[7:3] <= 6)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 2)?
                  1
                :
                  12
          :
             (X12[7:3] <= 18)?
              17
            :
              29
        :
           (X15[7:4] <= 6)?
             (X7[7:5] <= 4)?
               (X10[7:4] <= 6)?
                 (X2[7:4] <= 4)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 8)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3 <= 239)?
                   (X4[7:3] <= 15)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 4)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 8)?
         (X14[7:4] <= 13)?
           (X12[7:4] <= 0)?
            9
          :
             (X11[7:5] <= 3)?
               (X12[7:5] <= 7)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:4] <= 12)?
             (X6[7:5] <= 1)?
              4
            :
               (X11[7:4] <= 7)?
                 (X5[7:4] <= 7)?
                   (X9[7:4] <= 4)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 20)?
                  3
                :
                  1
          :
             (X12[7:3] <= 26)?
               (X5[7:4] <= 12)?
                377
              :
                 (X12[7:4] <= 6)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:5] <= 3)?
             (X6[7:4] <= 16)?
               (X4[7:2] <= 34)?
                716
              :
                 (X3[7:5] <= 5)?
                  1
                :
                  1
            :
               (X15[7:5] <= 5)?
                11
              :
                4
          :
             (X11[7:3] <= 19)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:3] <= 17)?
             (X12[7:4] <= 3)?
              1
            :
              31
          :
             (X5[7:3] <= 3)?
               (X6[7:4] <= 6)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/5/accuracy.txt
+ accuracy=9.527e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/5/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/5/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 104 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 241780730.0      0.00       0.0 585337344.0                           6862204.5000
    0:00:02 241780730.0      0.00       0.0 585337344.0                           6862204.5000
    0:00:02 241780730.0      0.00       0.0 585337344.0                           6862204.5000
    0:00:02 241780730.0      0.00       0.0 585337344.0                           6862204.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 241285010.0      0.00       0.0 584173760.0                           6852355.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 288460020.0      0.00       0.0 648164032.0 net3156                   9327002.0000
    0:00:03 292347850.0      0.00       0.0 641434816.0 net3166                   9469050.0000
    0:00:04 289894260.0      0.00       0.0 629346240.0 net3160                   9379783.0000
    0:00:05 288634810.0      0.00       0.0 626968512.0 net3326                   9325739.0000
    0:00:06 288177970.0      0.00       0.0 625619072.0 net3421                   9305964.0000
    0:00:06 283054510.0      0.00       0.0 620288128.0 net3718                   9100791.0000
    0:00:07 282662060.0      0.00       0.0 619970432.0 net3379                   9085731.0000
    0:00:08 282662060.0      0.00       0.0 619949312.0                           9085731.0000
    0:00:08 282662060.0      0.00       0.0 619949312.0                           9085731.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 282662060.0      0.00       0.0 619949312.0                           9085731.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:09 281463100.0      0.00       0.0 618475520.0                           9031156.0000
    0:00:10 288290460.0      0.00       0.0 627161280.0 net2718                   9314844.0000
    0:00:10 290002680.0      0.00       0.0 627766528.0 net3395                   9370861.0000
    0:00:11 289774260.0      0.00       0.0 626893824.0 net3180                   9360973.0000
    0:00:12 287763910.0      0.00       0.0 624095936.0 net2916                   9281510.0000
    0:00:14 283011730.0      0.00       0.0 618999296.0                           9105471.0000
    0:00:14 283011730.0      0.00       0.0 618999296.0                           9105471.0000
    0:00:14 283011730.0      0.00       0.0 618999296.0                           9105471.0000
    0:00:14 283011730.0      0.00       0.0 618999296.0                           9105471.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=283011730.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28836380.000
+ '[' 28836380 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1081 leaf cells, ports, hiers and 1076 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:37:07 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1686
        Number of annotated net delay arcs  :      1686
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963984414.150391 ns, Total Simulation Time : 4999963984414.150391 ns

======================================================================
Summary:
Total number of nets = 1076
Number of annotated nets = 1076 (100.00%)
Total number of leaf cells = 948
Number of fully annotated leaf cells = 948 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.62 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0125
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/5.sv
+ echo -e '5\t9.527e-01\t283011730.000000\t28836380.000\t0.0125'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/6 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/6/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:2] <= 17)?
     (X4[7:2] <= 25)?
       (X9[7:1] <= 28)?
         (X14[7:4] <= 8)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:3] <= 18)?
              19
            :
              21
          :
             (X9[7:3] <= 2)?
              1
            :
              28
      :
         (X5[7:3] <= 21)?
           (X7[7:4] <= 10)?
             (X15[7:4] <= 0)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9[7:5] <= 8)?
                  682
                :
                   (X11[7:4] <= 11)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 1)?
                17
              :
                2
          :
             (X10[7:4] <= 13)?
               (X0[7:3] <= 28)?
                 (X13[7:4] <= 2)?
                   (X12[7:3] <= 20)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 3)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 11)?
             (X14[7:3] <= 8)?
               (X6[7:3] <= 17)?
                 (X10[7:2] <= 21)?
                   (X7[7:4] <= 13)?
                    1
                  :
                    4
                :
                   (X2[7:1] <= 37)?
                     (X0[7:5] <= 2)?
                      2
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 49)?
                      1
                    :
                      91
              :
                 (X9[7:1] <= 64)?
                   (X0[7:2] <= 55)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 7)?
                 (X12[7:5] <= 5)?
                  19
                :
                   (X7[7:3] <= 21)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:4] <= 2)?
                     (X8[7:4] <= 6)?
                       (X6[7:1] <= 3)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:4] <= 14)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 9)?
               (X7[7:2] <= 57)?
                 (X11[7:3] <= 16)?
                   (X3[7:4] <= 16)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 14)?
                  3
                :
                  24
            :
               (X1[7:4] <= 16)?
                207
              :
                 (X7[7:4] <= 7)?
                   (X13[7:3] <= 5)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 7)?
                    29
                  :
                    2
    :
       (X14[7:4] <= 10)?
         (X3[7:3] <= 29)?
           (X10[7:3] <= 28)?
             (X7[7:4] <= 9)?
               (X9[7:3] <= 12)?
                13
              :
                 (X5[7:4] <= 6)?
                  11
                :
                  1
            :
               (X0[7:4] <= 3)?
                 (X8[7:5] <= 2)?
                   (X13[7:4] <= 4)?
                     (X12[7:3] <= 8)?
                      1
                    :
                       (X1[7:1] <= 57)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 14)?
                     (X2[7:4] <= 0)?
                       (X3[7:2] <= 50)?
                         (X4[7:3] <= 20)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 7)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 18)?
                   (X3[7:4] <= 12)?
                     (X5[7:4] <= 12)?
                      2
                    :
                       (X5[7:3] <= 27)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 13)?
                     (X9[7:4] <= 7)?
                      5
                    :
                       (X3[7:5] <= 5)?
                         (X2[7:4] <= 5)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 5)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 9)?
               (X6[7:5] <= 3)?
                 (X13[7:3] <= 7)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 5)?
                 (X0[7:3] <= 16)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:4] <= 13)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:5] <= 7)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 9)?
                     (X0[7:5] <= 6)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 24)?
             (X2[7:2] <= 58)?
               (X4[7:3] <= 19)?
                 (X9[7:3] <= 8)?
                   (X0[7:6] <= 3)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 12)?
                     (X2[7:2] <= 31)?
                      6
                    :
                       (X14[7:4] <= 5)?
                         (X1[7:5] <= 6)?
                          1
                        :
                           (X10[7:4] <= 4)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 2)?
                   (X15[7:5] <= 1)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 6)?
                     (X15[7:4] <= 4)?
                      3
                    :
                       (X14[7:5] <= 3)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:4] <= 15)?
                         (X6[7:3] <= 29)?
                           (X6[7:4] <= 6)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 14)?
                            2
                          :
                            3
                      :
                         (X1[7:1] <= 122)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 10)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:2] <= 55)?
                            643
                          :
                             (X13[7:3] <= 2)?
                              16
                            :
                              1
                        :
                           (X10[7:3] <= 23)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 27)?
                 (X13[7:4] <= 2)?
                   (X4[7:4] <= 11)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:3] <= 8)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:2] <= 51)?
                  8
                :
                   (X6[7:5] <= 3)?
                     (X11[7:4] <= 10)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 6)?
                       (X11[7:3] <= 11)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:4] <= 7)?
                   (X10[7:3] <= 20)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:1] <= 120)?
                       (X1[7:4] <= 13)?
                        1
                      :
                         (X14[7:4] <= 5)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 8)?
                   (X11[7:3] <= 5)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 15)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 14)?
           (X6[7:3] <= 12)?
             (X9[7:3] <= 14)?
               (X14[7:4] <= 16)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 5)?
               (X8[7:5] <= 3)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:5] <= 0)?
                   (X6[7:2] <= 52)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 4)?
                    257
                  :
                    1
              :
                 (X14[7:3] <= 32)?
                  3
                :
                  1
        :
           (X8[7:3] <= 11)?
             (X9[7:3] <= 3)?
               (X8[7:2] <= 9)?
                 (X4[7:3] <= 12)?
                   (X0[7:4] <= 2)?
                    15
                  :
                     (X5[7:4] <= 12)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:2] <= 11)?
                     (X7[7:3] <= 7)?
                       (X12[7:5] <= 4)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 12)?
                    26
                  :
                     (X6[7:3] <= 19)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 16)?
                 (X5[7:5] <= 7)?
                  335
                :
                   (X2[7:3] <= 11)?
                    56
                  :
                     (X4[7:4] <= 11)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 16)?
                  2
                :
                  1
          :
             (X15[7:2] <= 10)?
               (X6[7:4] <= 11)?
                 (X2[7:3] <= 10)?
                  18
                :
                   (X13[7:3] <= 2)?
                    80
                  :
                     (X2[7:4] <= 8)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 14)?
                   (X2[7:4] <= 10)?
                    108
                  :
                     (X4[7:3] <= 28)?
                       (X5[7:4] <= 13)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 8)?
                         (X0[7:4] <= 2)?
                           (X2[7:5] <= 3)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 18)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 7)?
                     (X14[7:4] <= 11)?
                       (X1[7:4] <= 13)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 3)?
                27
              :
                1
  :
     (X13[7:1] <= 75)?
       (X0[7:3] <= 11)?
         (X14[7:5] <= 1)?
           (X1[7:3] <= 26)?
             (X8[7:2] <= 56)?
               (X12[7:5] <= 6)?
                34
              :
                 (X5[7:3] <= 27)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 5)?
               (X4[7:5] <= 1)?
                2
              :
                8
            :
               (X9[7:2] <= 23)?
                 (X15[7:2] <= 40)?
                  59
                :
                   (X11[7:3] <= 4)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:2] <= 5)?
              1
            :
              13
          :
             (X1[7:5] <= 6)?
               (X15[7:4] <= 10)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 5)?
           (X14[7:3] <= 21)?
             (X9[7:5] <= 2)?
               (X15[7:4] <= 12)?
                324
              :
                1
            :
               (X13[7:2] <= 4)?
                 (X11[7:3] <= 6)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 2)?
                  1
                :
                  12
          :
             (X12[7:4] <= 9)?
              17
            :
              29
        :
           (X15[7:3] <= 11)?
             (X7[7:5] <= 2)?
               (X10[7:5] <= 3)?
                 (X2[7:5] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 32)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:2] <= 61)?
                   (X4[7:3] <= 14)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:2] <= 34)?
               (X7[7:3] <= 11)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 8)?
         (X14[7:4] <= 12)?
           (X12[7:2] <= 9)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:5] <= 3)?
                1
              :
                331
        :
           (X13[7:4] <= 12)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:2] <= 29)?
                 (X5[7:3] <= 12)?
                   (X9[7:4] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:2] <= 39)?
                  3
                :
                  1
          :
             (X12[7:4] <= 14)?
               (X5[7:5] <= 5)?
                377
              :
                 (X12[7:5] <= 3)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:4] <= 4)?
           (X2[7:3] <= 16)?
             (X6[7:2] <= 62)?
               (X4[7:2] <= 36)?
                716
              :
                 (X3[7:5] <= 4)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:4] <= 9)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:3] <= 17)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:4] <= 3)?
               (X6[7:4] <= 6)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/6/accuracy.txt
+ accuracy=9.518e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/6/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/6/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 114 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:02 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:02 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:02 290174530.0      0.00       0.0 707678912.0                           8067026.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 290174530.0      0.00       0.0 707678912.0                           8067026.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 344134190.0      0.00       0.0 783264512.0 net3269                   10909407.0000
    0:00:03 350419940.0      0.00       0.0 780106688.0 net3664                   11160605.0000
    0:00:04 347450480.0      0.00       0.0 767281664.0 net4043                   11032068.0000
    0:00:04 346097500.0      0.00       0.0 759746240.0 net4121                   10964337.0000
    0:00:05 346097500.0      0.00       0.0 759616704.0 net3537                   10964337.0000
    0:00:06 346365070.0      0.00       0.0 759370624.0 net3289                   10975212.0000
    0:00:08 344561050.0      0.00       0.0 753170048.0 net3469                   10896395.0000
    0:00:08 341399840.0      0.00       0.0 749968768.0 net3458                   10766521.0000
    0:00:08 340614940.0      0.00       0.0 749006272.0 net3794                   10736401.0000
    0:00:09 340200880.0      0.00       0.0 748219008.0 net4207                   10711946.0000
    0:00:10 340200880.0      0.00       0.0 748219008.0                           10711946.0000
    0:00:10 340200880.0      0.00       0.0 748219008.0                           10711946.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 340200880.0      0.00       0.0 748219008.0                           10711946.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 337888960.0      0.00       0.0 746496128.0                           10616907.0000
    0:00:12 343945670.0      0.00       0.0 752057728.0 net3742                   10892848.0000
    0:00:13 346856850.0      0.00       0.0 754199744.0 net4043                   11003440.0000
    0:00:14 344689350.0      0.00       0.0 751333568.0 net15287                  10905979.0000
    0:00:16 343340920.0      0.00       0.0 750235456.0 net4053                   10855895.0000
    0:00:17 341378670.0      0.00       0.0 748581888.0 net17228                  10780596.0000
    0:00:19 340986220.0      0.00       0.0 748191232.0                           10765536.0000
    0:00:19 340986220.0      0.00       0.0 748191232.0                           10765536.0000
    0:00:19 340986220.0      0.00       0.0 748191232.0                           10765536.0000
    0:00:19 340986220.0      0.00       0.0 748191232.0                           10765536.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=340986220.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=34043804.000
+ '[' 34043804 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1281 leaf cells, ports, hiers and 1276 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:38:50 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2051
        Number of annotated net delay arcs  :      2051
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999970837898.040039 ns, Total Simulation Time : 4999970837898.040039 ns

======================================================================
Summary:
Total number of nets = 1276
Number of annotated nets = 1276 (100.00%)
Total number of leaf cells = 1148
Number of fully annotated leaf cells = 1148 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.67 MB
CPU usage for this session: 14 seconds 
Elapsed time for this session: 14 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0148
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/6.sv
+ echo -e '6\t9.518e-01\t340986220.000000\t34043804.000\t0.0148'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/7 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/7/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:1] <= 28)?
     (X4[7:2] <= 26)?
       (X9[7:1] <= 28)?
         (X14[7:3] <= 17)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:1] <= 71)?
              19
            :
              21
          :
             (X9[7:1] <= 10)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:2] <= 40)?
             (X15[7:3] <= 0)?
               (X5[7:5] <= 1)?
                2
              :
                 (X9[7:3] <= 27)?
                  682
                :
                   (X11[7:5] <= 5)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 10)?
                17
              :
                2
          :
             (X10[7:4] <= 13)?
               (X0[7:5] <= 7)?
                 (X13[7:3] <= 4)?
                   (X12[7:3] <= 20)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:4] <= 6)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 10)?
             (X14[7:4] <= 4)?
               (X6[7:5] <= 4)?
                 (X10[7:2] <= 23)?
                   (X7[7:2] <= 36)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 9)?
                     (X0[7:2] <= 15)?
                      2
                    :
                       (X5[7:5] <= 6)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 10)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 18)?
                   (X0[7:3] <= 26)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 8)?
                 (X12[7:4] <= 9)?
                  19
                :
                   (X7[7:3] <= 18)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:5] <= 0)?
                     (X8[7:4] <= 8)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 6)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 11)?
               (X7[7:2] <= 58)?
                 (X11[7:5] <= 5)?
                   (X3[7:4] <= 16)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 18)?
                  3
                :
                  24
            :
               (X1[7:3] <= 32)?
                207
              :
                 (X7[7:4] <= 9)?
                   (X13[7:3] <= 6)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:4] <= 9)?
         (X3[7:1] <= 117)?
           (X10[7:3] <= 26)?
             (X7[7:2] <= 36)?
               (X9[7:4] <= 8)?
                13
              :
                 (X5[7:4] <= 7)?
                  11
                :
                  1
            :
               (X0[7:5] <= 4)?
                 (X8[7:3] <= 13)?
                   (X13[7:2] <= 13)?
                     (X12[7:3] <= 6)?
                      1
                    :
                       (X1[7:4] <= 7)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 15)?
                     (X2[7:5] <= 0)?
                       (X3[7:3] <= 24)?
                         (X4[7:5] <= 5)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 7)?
                        211
                      :
                        1
                  :
                     (X2[7:3] <= 11)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 18)?
                   (X3[7:5] <= 6)?
                     (X5[7:4] <= 11)?
                      2
                    :
                       (X5[7:5] <= 8)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 11)?
                     (X9[7:1] <= 74)?
                      5
                    :
                       (X3[7:5] <= 6)?
                         (X2[7:4] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 5)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 19)?
               (X6[7:5] <= 3)?
                 (X13[7:4] <= 3)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:3] <= 11)?
                 (X0[7:4] <= 8)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:5] <= 5)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:4] <= 12)?
                        2
                      :
                        1
                :
                   (X9[7:3] <= 15)?
                     (X0[7:5] <= 4)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 49)?
             (X2[7:4] <= 14)?
               (X4[7:1] <= 68)?
                 (X9[7:3] <= 8)?
                   (X0[7:6] <= 3)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 12)?
                     (X2[7:3] <= 15)?
                      6
                    :
                       (X14[7:4] <= 6)?
                         (X1[7:6] <= 2)?
                          1
                        :
                           (X10[7:4] <= 5)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:4] <= 1)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 6)?
                     (X15[7:4] <= 3)?
                      3
                    :
                       (X14[7:5] <= 3)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 32)?
                       (X0[7:3] <= 27)?
                         (X6[7:5] <= 7)?
                           (X6[7:3] <= 12)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 8)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 31)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 8)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:3] <= 27)?
                            643
                          :
                             (X13[7:4] <= 3)?
                              16
                            :
                              1
                        :
                           (X10[7:3] <= 24)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 15)?
                 (X13[7:5] <= 0)?
                   (X4[7:3] <= 24)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 4)?
                      2
                    :
                      23
                :
                   (X9[7:3] <= 12)?
                     (X9[7:3] <= 6)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 25)?
                  8
                :
                   (X6[7:5] <= 5)?
                     (X11[7:4] <= 8)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 5)?
                       (X11[7:3] <= 9)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:2] <= 57)?
              92
            :
               (X2[7:5] <= 4)?
                 (X11[7:5] <= 3)?
                   (X10[7:3] <= 19)?
                    2
                  :
                    25
                :
                   (X2[7:2] <= 26)?
                    55
                  :
                     (X1[7:2] <= 59)?
                       (X1[7:4] <= 13)?
                        1
                      :
                         (X14[7:5] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:2] <= 12)?
                   (X11[7:5] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:2] <= 32)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 7)?
           (X6[7:4] <= 5)?
             (X9[7:2] <= 27)?
               (X14[7:4] <= 16)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 6)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:4] <= 0)?
                   (X6[7:3] <= 29)?
                    12
                  :
                    4
                :
                   (X13[7:2] <= 25)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 16)?
                  3
                :
                  1
        :
           (X8[7:3] <= 12)?
             (X9[7:3] <= 2)?
               (X8[7:2] <= 11)?
                 (X4[7:4] <= 7)?
                   (X0[7:4] <= 0)?
                    15
                  :
                     (X5[7:3] <= 26)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:2] <= 12)?
                     (X7[7:5] <= 4)?
                       (X12[7:5] <= 4)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 3)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 16)?
                    26
                  :
                     (X6[7:3] <= 22)?
                      3
                    :
                      1
            :
               (X9[7:2] <= 31)?
                 (X5[7:5] <= 8)?
                  335
                :
                   (X2[7:5] <= 3)?
                    56
                  :
                     (X4[7:3] <= 19)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 1)?
                  2
                :
                  1
          :
             (X15[7:1] <= 21)?
               (X6[7:3] <= 21)?
                 (X2[7:4] <= 6)?
                  18
                :
                   (X13[7:4] <= 2)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 15)?
                   (X2[7:5] <= 3)?
                    108
                  :
                     (X4[7:3] <= 27)?
                       (X5[7:4] <= 13)?
                        2
                      :
                        16
                    :
                       (X8[7:2] <= 34)?
                         (X0[7:5] <= 1)?
                           (X2[7:4] <= 8)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 17)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 7)?
                     (X14[7:6] <= 3)?
                       (X1[7:4] <= 12)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 5)?
                27
              :
                1
  :
     (X13[7:1] <= 75)?
       (X0[7:3] <= 11)?
         (X14[7:6] <= 1)?
           (X1[7:4] <= 12)?
             (X8[7:4] <= 14)?
               (X12[7:4] <= 13)?
                34
              :
                 (X5[7:3] <= 28)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 11)?
               (X4[7:5] <= 3)?
                2
              :
                8
            :
               (X9[7:2] <= 22)?
                 (X15[7:2] <= 39)?
                  59
                :
                   (X11[7:3] <= 3)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:2] <= 5)?
              1
            :
              13
          :
             (X1[7:5] <= 5)?
               (X15[7:3] <= 21)?
                 (X2[7:4] <= 6)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 6)?
           (X14[7:3] <= 20)?
             (X9[7:5] <= 2)?
               (X15[7:4] <= 12)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:3] <= 6)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 4)?
                  1
                :
                  12
          :
             (X12[7:5] <= 5)?
              17
            :
              29
        :
           (X15[7:4] <= 6)?
             (X7[7:4] <= 7)?
               (X10[7:5] <= 3)?
                 (X2[7:4] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 31)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:4] <= 15)?
                   (X4[7:2] <= 29)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 4)?
               (X7[7:4] <= 8)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 5)?
         (X14[7:3] <= 27)?
           (X12[7:4] <= 0)?
            9
          :
             (X11[7:5] <= 2)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:4] <= 5)?
                1
              :
                331
        :
           (X13[7:2] <= 48)?
             (X6[7:2] <= 7)?
              4
            :
               (X11[7:4] <= 9)?
                 (X5[7:2] <= 24)?
                   (X9[7:3] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 4)?
                  3
                :
                  1
          :
             (X12[7:4] <= 12)?
               (X5[7:3] <= 17)?
                377
              :
                 (X12[7:5] <= 3)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:3] <= 16)?
             (X6[7:4] <= 16)?
               (X4[7:2] <= 37)?
                716
              :
                 (X3[7:2] <= 30)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:6] <= 3)?
               (X6[7:4] <= 2)?
                1
              :
                1
            :
              11
        :
           (X9[7:3] <= 19)?
             (X12[7:5] <= 2)?
              1
            :
              31
          :
             (X5[7:4] <= 2)?
               (X6[7:4] <= 8)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/7/accuracy.txt
+ accuracy=9.503e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/7/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/7/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 110 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:02 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:02 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:02 242583250.0      0.00       0.0 592621248.0                           6839586.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 242583250.0      0.00       0.0 592621248.0                           6839586.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 296034430.0      0.00       0.0 671352320.0 net3116                   9732710.0000
    0:00:04 295978800.0      0.00       0.0 651098624.0 net2802                   9719759.0000
    0:00:05 295457570.0      0.00       0.0 647372672.0 net3099                   9695269.0000
    0:00:05 293290070.0      0.00       0.0 643039872.0 net3725                   9597808.0000
    0:00:06 293225680.0      0.00       0.0 641260864.0 net2623                   9593093.0000
    0:00:07 288843900.0      0.00       0.0 635775040.0 net3717                   9399250.0000
    0:00:07 288843900.0      0.00       0.0 635731840.0 net3209                   9399250.0000
    0:00:08 288843900.0      0.00       0.0 635731840.0                           9399250.0000
    0:00:08 288843900.0      0.00       0.0 635731840.0                           9399250.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 288843900.0      0.00       0.0 635731840.0                           9399250.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 288059000.0      0.00       0.0 634825472.0                           9369130.0000
    0:00:10 291261260.0      0.00       0.0 638673088.0 net3236                   9503436.0000
    0:00:11 292995090.0      0.00       0.0 639819520.0 net3522                   9568848.0000
    0:00:13 292561590.0      0.00       0.0 638893056.0 net3703                   9549356.0000
    0:00:15 289814440.0      0.00       0.0 636229376.0                           9443937.0000
    0:00:15 289814440.0      0.00       0.0 636229376.0                           9443937.0000
    0:00:15 289814440.0      0.00       0.0 636229376.0                           9443937.0000
    0:00:15 289814440.0      0.00       0.0 636229376.0                           9443937.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=289814440.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31574084.000
+ '[' 31574084 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1105 leaf cells, ports, hiers and 1100 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:40:25 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1713
        Number of annotated net delay arcs  :      1713
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999970282676.410156 ns, Total Simulation Time : 4999970282676.410156 ns

======================================================================
Summary:
Total number of nets = 1100
Number of annotated nets = 1100 (100.00%)
Total number of leaf cells = 972
Number of fully annotated leaf cells = 972 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.44 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 14 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0130
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/7.sv
+ echo -e '7\t9.503e-01\t289814440.000000\t31574084.000\t0.0130'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/8 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/8/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:2] <= 16)?
     (X4[7:2] <= 26)?
       (X9[7:1] <= 29)?
         (X14[7:4] <= 9)?
          349
        :
           (X13[7:2] <= 9)?
             (X12[7:3] <= 18)?
              19
            :
              21
          :
             (X9[7:4] <= 1)?
              1
            :
              28
      :
         (X5[7:3] <= 21)?
           (X7[7:5] <= 5)?
             (X15[7:4] <= 0)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9[7:4] <= 14)?
                  682
                :
                   (X11[7:5] <= 5)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 4)?
                17
              :
                2
          :
             (X10[7:3] <= 25)?
               (X0[7:5] <= 8)?
                 (X13[7:4] <= 0)?
                   (X12[7:4] <= 9)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 3)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 10)?
             (X14[7:4] <= 4)?
               (X6[7:4] <= 10)?
                 (X10[7:2] <= 19)?
                   (X7[7:2] <= 37)?
                    1
                  :
                    4
                :
                   (X2[7:2] <= 15)?
                     (X0[7:5] <= 1)?
                      2
                    :
                       (X5[7:3] <= 23)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 46)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 15)?
                   (X0[7:2] <= 56)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 7)?
                 (X12[7:3] <= 17)?
                  19
                :
                   (X7[7:2] <= 39)?
                    6
                  :
                    1
              :
                 (X9[7:6] <= 2)?
                   (X13[7:3] <= 4)?
                     (X8[7:2] <= 29)?
                       (X6[7:3] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 4)?
               (X7[7:3] <= 28)?
                 (X11[7:3] <= 16)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 18)?
                  3
                :
                  24
            :
               (X1[7:4] <= 14)?
                207
              :
                 (X7[7:4] <= 7)?
                   (X13[7:3] <= 4)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 3)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 6)?
         (X3[7:3] <= 29)?
           (X10[7:2] <= 53)?
             (X7[7:4] <= 10)?
               (X9[7:4] <= 6)?
                13
              :
                 (X5[7:5] <= 3)?
                  11
                :
                  1
            :
               (X0[7:4] <= 0)?
                 (X8[7:6] <= 2)?
                   (X13[7:3] <= 9)?
                     (X12[7:3] <= 10)?
                      1
                    :
                       (X1[7:6] <= 2)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:3] <= 0)?
                       (X3[7:2] <= 50)?
                         (X4[7:4] <= 9)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 4)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 17)?
                   (X3[7:5] <= 6)?
                     (X5[7:1] <= 87)?
                      2
                    :
                       (X5[7:5] <= 8)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 5)?
                     (X9[7:4] <= 10)?
                      5
                    :
                       (X3[7:4] <= 11)?
                         (X2[7:3] <= 10)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 11)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 19)?
               (X6[7:5] <= 4)?
                 (X13[7:3] <= 4)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 5)?
                 (X0[7:3] <= 16)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:4] <= 13)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:5] <= 6)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 4)?
                     (X0[7:4] <= 9)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 49)?
             (X2[7:2] <= 58)?
               (X4[7:3] <= 18)?
                 (X9[7:4] <= 4)?
                   (X0[7:6] <= 3)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 7)?
                     (X2[7:3] <= 15)?
                      6
                    :
                       (X14[7:4] <= 4)?
                         (X1[7:4] <= 13)?
                          1
                        :
                           (X10[7:3] <= 8)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 1)?
                   (X15[7:4] <= 1)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:4] <= 0)?
                     (X15[7:4] <= 4)?
                      3
                    :
                       (X14[7:5] <= 0)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 32)?
                       (X0[7:3] <= 24)?
                         (X6[7:4] <= 14)?
                           (X6[7:3] <= 11)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 8)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 30)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 9)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:2] <= 54)?
                            643
                          :
                             (X13[7:4] <= 3)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 14)?
                 (X13[7:6] <= 0)?
                   (X4[7:4] <= 12)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 2)?
                     (X9[7:3] <= 7)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 26)?
                  8
                :
                   (X6[7:5] <= 3)?
                     (X11[7:6] <= 3)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 3)?
                       (X11[7:4] <= 6)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:3] <= 13)?
                   (X10[7:4] <= 11)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 2)?
                    55
                  :
                     (X1[7:2] <= 60)?
                       (X1[7:5] <= 8)?
                        1
                      :
                         (X14[7:3] <= 8)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 6)?
                   (X11[7:3] <= 5)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 16)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 7)?
           (X6[7:3] <= 12)?
             (X9[7:2] <= 27)?
               (X14[7:4] <= 16)?
                1
              :
                1
            :
              38
          :
             (X8[7:3] <= 9)?
               (X8[7:4] <= 4)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:6] <= 0)?
                   (X6[7:3] <= 26)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 4)?
                    257
                  :
                    1
              :
                 (X14[7:2] <= 61)?
                  3
                :
                  1
        :
           (X8[7:3] <= 11)?
             (X9[7:3] <= 2)?
               (X8[7:2] <= 9)?
                 (X4[7:2] <= 28)?
                   (X0[7:3] <= 4)?
                    15
                  :
                     (X5[7:3] <= 24)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:2] <= 42)?
                   (X8[7:2] <= 11)?
                     (X7[7:5] <= 1)?
                       (X12[7:6] <= 1)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:2] <= 58)?
                    26
                  :
                     (X6[7:4] <= 10)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 16)?
                 (X5[7:4] <= 14)?
                  335
                :
                   (X2[7:5] <= 4)?
                    56
                  :
                     (X4[7:3] <= 20)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 2)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:5] <= 5)?
                 (X2[7:3] <= 10)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:3] <= 13)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 12)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:4] <= 13)?
                       (X5[7:4] <= 14)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 7)?
                         (X0[7:4] <= 2)?
                           (X2[7:3] <= 16)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 18)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 6)?
                     (X14[7:5] <= 5)?
                       (X1[7:3] <= 23)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 2)?
                27
              :
                1
  :
     (X13[7:2] <= 37)?
       (X0[7:3] <= 10)?
         (X14[7:6] <= 0)?
           (X1[7:3] <= 26)?
             (X8[7:4] <= 13)?
               (X12[7:5] <= 5)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 5)?
               (X4[7:4] <= 5)?
                2
              :
                8
            :
               (X9[7:2] <= 23)?
                 (X15[7:2] <= 38)?
                  59
                :
                   (X11[7:3] <= 3)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:3] <= 2)?
              1
            :
              13
          :
             (X1[7:5] <= 5)?
               (X15[7:5] <= 5)?
                 (X2[7:6] <= 0)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 5)?
           (X14[7:3] <= 21)?
             (X9[7:4] <= 5)?
               (X15[7:3] <= 23)?
                324
              :
                1
            :
               (X13[7:4] <= 0)?
                 (X11[7:4] <= 3)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 3)?
                  1
                :
                  12
          :
             (X12[7:3] <= 17)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:5] <= 4)?
               (X10[7:4] <= 6)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 32)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:3] <= 30)?
                   (X4[7:3] <= 14)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 4)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:3] <= 18)?
         (X14[7:5] <= 6)?
           (X12[7:4] <= 0)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:5] <= 2)?
                1
              :
                331
        :
           (X13[7:6] <= 3)?
             (X6[7:5] <= 1)?
              4
            :
               (X11[7:4] <= 7)?
                 (X5[7:2] <= 25)?
                   (X9[7:4] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 20)?
                  3
                :
                  1
          :
             (X12[7:4] <= 13)?
               (X5[7:4] <= 10)?
                377
              :
                 (X12[7:4] <= 4)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:4] <= 4)?
           (X2[7:5] <= 3)?
             (X6[7:3] <= 30)?
               (X4[7:2] <= 35)?
                716
              :
                 (X3[7:5] <= 4)?
                  1
                :
                  1
            :
               (X15[7:5] <= 5)?
                11
              :
                4
          :
             (X11[7:5] <= 4)?
               (X6[7:4] <= 2)?
                1
              :
                1
            :
              11
        :
           (X9[7:4] <= 7)?
             (X12[7:4] <= 1)?
              1
            :
              31
          :
             (X5[7:3] <= 3)?
               (X6[7:3] <= 14)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/8/accuracy.txt
+ accuracy=9.497e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/8/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/8/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 117 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 240479350.0      0.00       0.0 594617984.0                           6765998.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 297013770.0      0.00       0.0 671726848.0 net2690                   9754746.0000
    0:00:04 299544720.0      0.00       0.0 654989632.0 net2709                   9823818.0000
    0:00:04 296971610.0      0.00       0.0 644754432.0 net3714                   9715586.0000
    0:00:05 296971610.0      0.00       0.0 644709120.0 net3237                   9715586.0000
    0:00:05 294087210.0      0.00       0.0 638814208.0 net3120                   9597407.0000
    0:00:06 293630370.0      0.00       0.0 636884160.0 net3077                   9577632.0000
    0:00:07 290055540.0      0.00       0.0 633373504.0 net3525                   9446773.0000
    0:00:08 290055540.0      0.00       0.0 633373504.0                           9446773.0000
    0:00:08 290055540.0      0.00       0.0 633373504.0                           9446773.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 290055540.0      0.00       0.0 633373504.0                           9446773.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 287614400.0      0.00       0.0 629457792.0                           9318834.0000
    0:00:10 292505520.0      0.00       0.0 634003136.0 net12575                  9522145.0000
    0:00:12 294860220.0      0.00       0.0 636117248.0 net3609                   9612504.0000
    0:00:12 292695080.0      0.00       0.0 633236608.0 net16893                  9528687.0000
    0:00:13 292302630.0      0.00       0.0 632868160.0 net2813                   9513627.0000
    0:00:15 288770580.0      0.00       0.0 629691904.0                           9378088.0000
    0:00:15 288770580.0      0.00       0.0 629691904.0                           9378088.0000
    0:00:15 288770580.0      0.00       0.0 629691904.0                           9378088.0000
    0:00:15 288770580.0      0.00       0.0 629691904.0                           9378088.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=288770580.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29302872.000
+ '[' 29302872 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1102 leaf cells, ports, hiers and 1097 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:41:55 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1703
        Number of annotated net delay arcs  :      1703
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968909116.450195 ns, Total Simulation Time : 4999968909116.450195 ns

======================================================================
Summary:
Total number of nets = 1097
Number of annotated nets = 1097 (100.00%)
Total number of leaf cells = 969
Number of fully annotated leaf cells = 969 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.45 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0127
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/8.sv
+ echo -e '8\t9.497e-01\t288770580.000000\t29302872.000\t0.0127'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/9 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/9/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:2] <= 14)?
     (X4[7:3] <= 11)?
       (X9[7:1] <= 28)?
         (X14[7:3] <= 17)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:3] <= 18)?
              19
            :
              21
          :
             (X9[7:2] <= 5)?
              1
            :
              28
      :
         (X5[7:3] <= 20)?
           (X7[7:3] <= 18)?
             (X15[7:3] <= 0)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9[7:4] <= 14)?
                  682
                :
                   (X11[7:4] <= 9)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 3)?
                17
              :
                2
          :
             (X10[7:4] <= 12)?
               (X0[7:4] <= 15)?
                 (X13[7:4] <= 1)?
                   (X12[7:3] <= 20)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 3)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 10)?
             (X14[7:4] <= 4)?
               (X6[7:4] <= 7)?
                 (X10[7:2] <= 19)?
                   (X7[7:3] <= 19)?
                    1
                  :
                    4
                :
                   (X2[7:2] <= 18)?
                     (X0[7:3] <= 8)?
                      2
                    :
                       (X5[7:5] <= 6)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 46)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 8)?
                   (X0[7:2] <= 54)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:5] <= 5)?
                  19
                :
                   (X7[7:3] <= 19)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:4] <= 0)?
                     (X8[7:3] <= 14)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:2] <= 21)?
               (X7[7:4] <= 14)?
                 (X11[7:4] <= 7)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 8)?
                  3
                :
                  24
            :
               (X1[7:4] <= 15)?
                207
              :
                 (X7[7:4] <= 7)?
                   (X13[7:3] <= 3)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 3)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 5)?
         (X3[7:2] <= 59)?
           (X10[7:3] <= 26)?
             (X7[7:3] <= 17)?
               (X9[7:4] <= 7)?
                13
              :
                 (X5[7:5] <= 3)?
                  11
                :
                  1
            :
               (X0[7:4] <= 0)?
                 (X8[7:5] <= 3)?
                   (X13[7:3] <= 7)?
                     (X12[7:3] <= 7)?
                      1
                    :
                       (X1[7:6] <= 3)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:5] <= 0)?
                       (X3[7:2] <= 49)?
                         (X4[7:4] <= 8)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 7)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 5)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 16)?
                   (X3[7:6] <= 3)?
                     (X5[7:4] <= 10)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 7)?
                     (X9[7:3] <= 17)?
                      5
                    :
                       (X3[7:5] <= 6)?
                         (X2[7:4] <= 5)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 5)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 9)?
               (X6[7:4] <= 8)?
                 (X13[7:4] <= 2)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 6)?
                 (X0[7:3] <= 16)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:4] <= 12)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 8)?
                     (X0[7:4] <= 9)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 49)?
             (X2[7:3] <= 29)?
               (X4[7:3] <= 18)?
                 (X9[7:3] <= 7)?
                   (X0[7:6] <= 2)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 11)?
                     (X2[7:3] <= 17)?
                      6
                    :
                       (X14[7:4] <= 4)?
                         (X1[7:5] <= 5)?
                          1
                        :
                           (X10[7:4] <= 5)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 2)?
                   (X15[7:4] <= 1)?
                    6
                  :
                     (X13[7:3] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 4)?
                     (X15[7:5] <= 1)?
                      3
                    :
                       (X14[7:5] <= 0)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:3] <= 24)?
                         (X6[7:5] <= 7)?
                           (X6[7:3] <= 12)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 8)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 30)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 19)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:3] <= 27)?
                            643
                          :
                             (X13[7:4] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 14)?
                 (X13[7:6] <= 0)?
                   (X4[7:4] <= 11)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 4)?
                     (X9[7:3] <= 5)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 26)?
                  8
                :
                   (X6[7:5] <= 5)?
                     (X11[7:6] <= 4)?
                      64
                    :
                      1
                  :
                     (X15[7:4] <= 4)?
                       (X11[7:4] <= 5)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:2] <= 57)?
              92
            :
               (X2[7:5] <= 4)?
                 (X11[7:4] <= 6)?
                   (X10[7:4] <= 11)?
                    2
                  :
                    25
                :
                   (X2[7:4] <= 5)?
                    55
                  :
                     (X1[7:2] <= 60)?
                       (X1[7:4] <= 11)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:2] <= 10)?
                   (X11[7:4] <= 2)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 15)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 7)?
           (X6[7:3] <= 11)?
             (X9[7:2] <= 27)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 4)?
               (X8[7:6] <= 2)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:6] <= 0)?
                   (X6[7:3] <= 29)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 3)?
                    257
                  :
                    1
              :
                 (X14[7:2] <= 61)?
                  3
                :
                  1
        :
           (X8[7:3] <= 12)?
             (X9[7:3] <= 3)?
               (X8[7:2] <= 10)?
                 (X4[7:3] <= 12)?
                   (X0[7:4] <= 1)?
                    15
                  :
                     (X5[7:3] <= 24)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:2] <= 11)?
                     (X7[7:6] <= 1)?
                       (X12[7:6] <= 1)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 13)?
                    26
                  :
                     (X6[7:3] <= 19)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 16)?
                 (X5[7:5] <= 7)?
                  335
                :
                   (X2[7:6] <= 1)?
                    56
                  :
                     (X4[7:4] <= 10)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 3)?
                  2
                :
                  1
          :
             (X15[7:4] <= 3)?
               (X6[7:5] <= 5)?
                 (X2[7:4] <= 5)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 13)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:3] <= 26)?
                       (X5[7:5] <= 6)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 8)?
                         (X0[7:4] <= 1)?
                           (X2[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 17)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 6)?
                     (X14[7:5] <= 6)?
                       (X1[7:5] <= 7)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 6)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 5)?
                27
              :
                1
  :
     (X13[7:1] <= 75)?
       (X0[7:3] <= 11)?
         (X14[7:6] <= 0)?
           (X1[7:4] <= 13)?
             (X8[7:5] <= 7)?
               (X12[7:5] <= 4)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 1)?
               (X4[7:5] <= 2)?
                2
              :
                8
            :
               (X9[7:2] <= 22)?
                 (X15[7:2] <= 39)?
                  59
                :
                   (X11[7:3] <= 3)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:2] <= 5)?
              1
            :
              13
          :
             (X1[7:5] <= 5)?
               (X15[7:5] <= 4)?
                 (X2[7:4] <= 6)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 2)?
           (X14[7:3] <= 21)?
             (X9[7:5] <= 2)?
               (X15[7:4] <= 10)?
                324
              :
                1
            :
               (X13[7:4] <= 0)?
                 (X11[7:3] <= 6)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 2)?
                  1
                :
                  12
          :
             (X12[7:4] <= 7)?
              17
            :
              29
        :
           (X15[7:4] <= 6)?
             (X7[7:4] <= 6)?
               (X10[7:5] <= 3)?
                 (X2[7:5] <= 3)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 14)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:3] <= 30)?
                   (X4[7:4] <= 8)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 8)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 4)?
         (X14[7:3] <= 27)?
           (X12[7:4] <= 0)?
            9
          :
             (X11[7:4] <= 4)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:6] <= 0)?
                1
              :
                331
        :
           (X13[7:6] <= 3)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 6)?
                 (X5[7:2] <= 25)?
                   (X9[7:3] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 21)?
                  3
                :
                  1
          :
             (X12[7:4] <= 13)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:4] <= 4)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:4] <= 3)?
           (X2[7:4] <= 8)?
             (X6[7:4] <= 15)?
               (X4[7:3] <= 18)?
                716
              :
                 (X3[7:5] <= 4)?
                  1
                :
                  1
            :
               (X15[7:5] <= 6)?
                11
              :
                4
          :
             (X11[7:5] <= 4)?
               (X6[7:4] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:3] <= 19)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:4] <= 2)?
               (X6[7:4] <= 6)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/9/accuracy.txt
+ accuracy=9.482e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/9/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/9/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 119 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 238698670.0      0.00       0.0 584645760.0                           6619379.0000
    0:00:03 238698670.0      0.00       0.0 584645760.0                           6619379.0000
    0:00:03 238698670.0      0.00       0.0 584645760.0                           6619379.0000
    0:00:03 238698670.0      0.00       0.0 584645760.0                           6619379.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 237974530.0      0.00       0.0 582595264.0                           6599642.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 287020850.0      0.00       0.0 645331968.0 net3365                   9186998.0000
    0:00:04 292271670.0      0.00       0.0 639575488.0 net3386                   9388794.0000
    0:00:04 290696070.0      0.00       0.0 634397568.0 net4804                   9319865.0000
    0:00:05 290696070.0      0.00       0.0 634275520.0 net3305                   9319865.0000
    0:00:05 288450250.0      0.00       0.0 629230784.0 net2643                   9230782.0000
    0:00:07 286123750.0      0.00       0.0 623028288.0 net3809                   9136433.0000
    0:00:07 281535160.0      0.00       0.0 617186304.0 net3722                   8942097.0000
    0:00:07 281535160.0      0.00       0.0 617072448.0 net3232                   8942097.0000
    0:00:08 281535160.0      0.00       0.0 617010176.0                           8942097.0000
    0:00:08 281535160.0      0.00       0.0 617010176.0                           8942097.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 281535160.0      0.00       0.0 617010176.0                           8942097.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 277524220.0      0.00       0.0 611289344.0                           8753918.0000
    0:00:10 282890640.0      0.00       0.0 619112000.0 net3071                   8991913.0000
    0:00:11 287372060.0      0.00       0.0 622218048.0 net14333                  9186214.0000
    0:00:12 286958000.0      0.00       0.0 621513600.0 net3684                   9161759.0000
    0:00:12 285210070.0      0.00       0.0 618974336.0 net3165                   9096883.0000
    0:00:14 284981650.0      0.00       0.0 617931776.0 net3800                   9086996.0000
    0:00:15 281820440.0      0.00       0.0 614657344.0                           8957122.0000
    0:00:15 281820440.0      0.00       0.0 614657344.0                           8957122.0000
    0:00:15 281820440.0      0.00       0.0 614657344.0                           8957122.0000
    0:00:15 281820440.0      0.00       0.0 614657344.0                           8957122.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=281820440.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30175178.000
+ '[' 30175178 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1084 leaf cells, ports, hiers and 1079 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:43:25 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1687
        Number of annotated net delay arcs  :      1687
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999971317400.910156 ns, Total Simulation Time : 4999971317400.910156 ns

======================================================================
Summary:
Total number of nets = 1079
Number of annotated nets = 1079 (100.00%)
Total number of leaf cells = 951
Number of fully annotated leaf cells = 951 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.62 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0123
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/9.sv
+ echo -e '9\t9.482e-01\t281820440.000000\t30175178.000\t0.0123'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/10 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/10/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:5] <= 2)?
     (X4[7:3] <= 13)?
       (X9[7:3] <= 7)?
         (X14[7:2] <= 34)?
          349
        :
           (X13[7:2] <= 10)?
             (X12[7:3] <= 17)?
              19
            :
              21
          :
             (X9[7:3] <= 3)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:3] <= 19)?
             (X15[7:4] <= 0)?
               (X5[7:4] <= 1)?
                2
              :
                 (X9[7:2] <= 58)?
                  682
                :
                   (X11[7:4] <= 10)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 4)?
                17
              :
                2
          :
             (X10[7:4] <= 14)?
               (X0[7:3] <= 25)?
                 (X13[7:5] <= 0)?
                   (X12[7:5] <= 5)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 4)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 10)?
             (X14[7:5] <= 4)?
               (X6[7:3] <= 17)?
                 (X10[7:3] <= 9)?
                   (X7[7:4] <= 8)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 10)?
                     (X0[7:4] <= 2)?
                      2
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 12)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 15)?
                   (X0[7:5] <= 6)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:3] <= 15)?
                  19
                :
                   (X7[7:4] <= 13)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:4] <= 2)?
                     (X8[7:3] <= 16)?
                       (X6[7:2] <= 2)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:4] <= 11)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 6)?
               (X7[7:5] <= 6)?
                 (X11[7:3] <= 14)?
                   (X3[7:3] <= 31)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 17)?
                  3
                :
                  24
            :
               (X1[7:6] <= 4)?
                207
              :
                 (X7[7:3] <= 17)?
                   (X13[7:4] <= 1)?
                    1
                  :
                    5
                :
                   (X5[7:2] <= 57)?
                    29
                  :
                    2
    :
       (X14[7:4] <= 9)?
         (X3[7:4] <= 14)?
           (X10[7:5] <= 7)?
             (X7[7:5] <= 4)?
               (X9[7:3] <= 9)?
                13
              :
                 (X5[7:4] <= 6)?
                  11
                :
                  1
            :
               (X0[7:3] <= 7)?
                 (X8[7:5] <= 3)?
                   (X13[7:4] <= 4)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:5] <= 1)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:5] <= 0)?
                       (X3[7:3] <= 23)?
                         (X4[7:5] <= 5)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 6)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 5)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 7)?
                   (X3[7:4] <= 11)?
                     (X5[7:5] <= 5)?
                      2
                    :
                       (X5[7:3] <= 27)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:2] <= 21)?
                     (X9[7:3] <= 19)?
                      5
                    :
                       (X3[7:3] <= 20)?
                         (X2[7:4] <= 5)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 6)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 18)?
               (X6[7:3] <= 14)?
                 (X13[7:4] <= 1)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 3)?
                 (X0[7:4] <= 7)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:4] <= 12)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:3] <= 19)?
                        2
                      :
                        1
                :
                   (X9[7:3] <= 15)?
                     (X0[7:3] <= 23)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 26)?
             (X2[7:3] <= 29)?
               (X4[7:4] <= 10)?
                 (X9[7:6] <= 1)?
                   (X0[7:4] <= 8)?
                    2
                  :
                    7
                :
                   (X6[7:2] <= 47)?
                     (X2[7:3] <= 15)?
                      6
                    :
                       (X14[7:3] <= 10)?
                         (X1[7:5] <= 6)?
                          1
                        :
                           (X10[7:5] <= 2)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 5)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 6)?
                     (X15[7:4] <= 3)?
                      3
                    :
                       (X14[7:3] <= 6)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:3] <= 23)?
                         (X6[7:4] <= 15)?
                           (X6[7:6] <= 1)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 4)?
                            2
                          :
                            3
                      :
                         (X1[7:4] <= 16)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 10)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:2] <= 54)?
                            643
                          :
                             (X13[7:3] <= 2)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 3)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 26)?
                 (X13[7:5] <= 2)?
                   (X4[7:5] <= 4)?
                     (X2[7:3] <= 28)?
                      2
                    :
                      9
                  :
                     (X10[7:3] <= 12)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 5)?
                     (X9[7:2] <= 17)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:5] <= 6)?
                  8
                :
                   (X6[7:4] <= 14)?
                     (X11[7:3] <= 16)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 1)?
                       (X11[7:2] <= 21)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:5] <= 7)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:5] <= 3)?
                   (X10[7:4] <= 10)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:3] <= 31)?
                       (X1[7:4] <= 12)?
                        1
                      :
                         (X14[7:3] <= 9)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 5)?
                   (X11[7:3] <= 5)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 15)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 27)?
           (X6[7:4] <= 4)?
             (X9[7:3] <= 14)?
               (X14[7:3] <= 32)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 4)?
               (X8[7:4] <= 4)?
                6
              :
                1
            :
               (X1[7:5] <= 7)?
                 (X10[7:4] <= 0)?
                   (X6[7:4] <= 10)?
                    12
                  :
                    4
                :
                   (X13[7:3] <= 13)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 7)?
                  3
                :
                  1
        :
           (X8[7:4] <= 6)?
             (X9[7:4] <= 1)?
               (X8[7:3] <= 3)?
                 (X4[7:5] <= 4)?
                   (X0[7:3] <= 5)?
                    15
                  :
                     (X5[7:4] <= 9)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:4] <= 3)?
                     (X7[7:5] <= 2)?
                       (X12[7:5] <= 5)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 4)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 4)?
                    26
                  :
                     (X6[7:3] <= 18)?
                      3
                    :
                      1
            :
               (X9[7:2] <= 31)?
                 (X5[7:6] <= 4)?
                  335
                :
                   (X2[7:4] <= 5)?
                    56
                  :
                     (X4[7:5] <= 5)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 4)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:5] <= 4)?
                 (X2[7:3] <= 7)?
                  18
                :
                   (X13[7:3] <= 3)?
                    80
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 14)?
                   (X2[7:4] <= 9)?
                    108
                  :
                     (X4[7:3] <= 27)?
                       (X5[7:3] <= 26)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 2)?
                         (X0[7:2] <= 4)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 17)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 3)?
                     (X14[7:4] <= 10)?
                       (X1[7:5] <= 7)?
                        1
                      :
                        8
                    :
                       (X7[7:2] <= 47)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:2] <= 21)?
                27
              :
                1
  :
     (X13[7:4] <= 11)?
       (X0[7:3] <= 10)?
         (X14[7:2] <= 31)?
           (X1[7:4] <= 14)?
             (X8[7:3] <= 26)?
               (X12[7:4] <= 13)?
                34
              :
                 (X5[7:2] <= 47)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:3] <= 27)?
               (X4[7:6] <= 1)?
                2
              :
                8
            :
               (X9[7:3] <= 13)?
                 (X15[7:4] <= 9)?
                  59
                :
                   (X11[7:4] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:4] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 10)?
               (X15[7:5] <= 5)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 7)?
           (X14[7:2] <= 41)?
             (X9[7:5] <= 3)?
               (X15[7:5] <= 6)?
                324
              :
                1
            :
               (X13[7:4] <= 0)?
                 (X11[7:4] <= 1)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 4)?
                  1
                :
                  12
          :
             (X12[7:3] <= 19)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:5] <= 4)?
               (X10[7:5] <= 5)?
                 (X2[7:4] <= 4)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 8)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:4] <= 15)?
                   (X4[7:3] <= 15)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 17)?
               (X7[7:4] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 9)?
         (X14[7:2] <= 52)?
           (X12[7:6] <= 1)?
            9
          :
             (X11[7:5] <= 1)?
               (X12[7:2] <= 60)?
                16
              :
                12
            :
               (X1[7:3] <= 12)?
                1
              :
                331
        :
           (X13[7:3] <= 23)?
             (X6[7:5] <= 1)?
              4
            :
               (X11[7:3] <= 18)?
                 (X5[7:3] <= 12)?
                   (X9[7:4] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 4)?
                  3
                :
                  1
          :
             (X12[7:4] <= 11)?
               (X5[7:3] <= 18)?
                377
              :
                 (X12[7:5] <= 3)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:3] <= 6)?
           (X2[7:3] <= 16)?
             (X6[7:4] <= 16)?
               (X4[7:4] <= 10)?
                716
              :
                 (X3[7:5] <= 4)?
                  1
                :
                  1
            :
               (X15[7:3] <= 29)?
                11
              :
                4
          :
             (X11[7:3] <= 17)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 3)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:5] <= 2)?
               (X6[7:3] <= 16)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/10/accuracy.txt
+ accuracy=9.469e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/10/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/10/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 122 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 250863470.0      0.00       0.0 615114560.0                           7033759.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:03 300526700.0      0.00       0.0 681300608.0 net3075                   9684004.0000
    0:00:03 305962720.0      0.00       0.0 676018752.0 net3084                   9876897.0000
    0:00:04 304649060.0      0.00       0.0 667264768.0 net3485                   9822710.0000
    0:00:05 302802740.0      0.00       0.0 663697984.0 net2944                   9748419.0000
    0:00:06 301432220.0      0.00       0.0 658126528.0 net3547                   9689094.0000
    0:00:07 296722820.0      0.00       0.0 653468736.0 net3295                   9508375.0000
    0:00:08 296722820.0      0.00       0.0 653468736.0                           9508375.0000
    0:00:08 296722820.0      0.00       0.0 653468736.0                           9508375.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 296722820.0      0.00       0.0 653468736.0                           9508375.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 294346510.0      0.00       0.0 650689920.0                           9408621.0000
    0:00:10 298470750.0      0.00       0.0 656083072.0 net2742                   9573251.0000
    0:00:11 301938410.0      0.00       0.0 658015040.0 net14729                  9704075.0000
    0:00:12 301545960.0      0.00       0.0 657623936.0 net13726                  9689015.0000
    0:00:12 300982430.0      0.00       0.0 656964352.0 net3074                   9669051.0000
    0:00:14 300190480.0      0.00       0.0 655376128.0 net3053                   9639199.0000
    0:00:15 296265980.0      0.00       0.0 651684096.0                           9488600.0000
    0:00:15 296265980.0      0.00       0.0 651684096.0                           9488600.0000
    0:00:15 296265980.0      0.00       0.0 651684096.0                           9488600.0000
    0:00:15 296265980.0      0.00       0.0 651684096.0                           9488600.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=296265980.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=32027324.000
+ '[' 32027324 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1126 leaf cells, ports, hiers and 1121 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:44:55 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1764
        Number of annotated net delay arcs  :      1764
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968893246.350586 ns, Total Simulation Time : 4999968893246.350586 ns

======================================================================
Summary:
Total number of nets = 1121
Number of annotated nets = 1121 (100.00%)
Total number of leaf cells = 993
Number of fully annotated leaf cells = 993 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.73 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0131
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/10.sv
+ echo -e '10\t9.469e-01\t296265980.000000\t32027324.000\t0.0131'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/11 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/11/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:3] <= 8)?
     (X4[7:2] <= 27)?
       (X9[7:1] <= 29)?
         (X14[7:3] <= 17)?
          349
        :
           (X13[7:3] <= 5)?
             (X12[7:4] <= 9)?
              19
            :
              21
          :
             (X9[7:4] <= 1)?
              1
            :
              28
      :
         (X5[7:4] <= 10)?
           (X7[7:5] <= 5)?
             (X15[7:4] <= 0)?
               (X5[7:2] <= 5)?
                2
              :
                 (X9[7:5] <= 8)?
                  682
                :
                   (X11[7:5] <= 5)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 3)?
                17
              :
                2
          :
             (X10[7:4] <= 13)?
               (X0[7:4] <= 16)?
                 (X13[7:5] <= 0)?
                   (X12[7:4] <= 9)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 3)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 10)?
             (X14[7:5] <= 3)?
               (X6[7:4] <= 8)?
                 (X10[7:4] <= 3)?
                   (X7[7:4] <= 4)?
                    1
                  :
                    4
                :
                   (X2[7:1] <= 39)?
                     (X0[7:4] <= 2)?
                      2
                    :
                       (X5[7:4] <= 10)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 12)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 5)?
                   (X0[7:4] <= 13)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:3] <= 14)?
                 (X12[7:5] <= 5)?
                  19
                :
                   (X7[7:3] <= 22)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 10)?
                   (X13[7:4] <= 2)?
                     (X8[7:4] <= 8)?
                       (X6[7:3] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 8)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 5)?
               (X7[7:5] <= 6)?
                 (X11[7:4] <= 7)?
                   (X3[7:5] <= 8)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 18)?
                  3
                :
                  24
            :
               (X1[7:2] <= 56)?
                207
              :
                 (X7[7:4] <= 9)?
                   (X13[7:4] <= 1)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 8)?
                    29
                  :
                    2
    :
       (X14[7:4] <= 11)?
         (X3[7:4] <= 15)?
           (X10[7:3] <= 28)?
             (X7[7:4] <= 9)?
               (X9[7:4] <= 7)?
                13
              :
                 (X5[7:4] <= 5)?
                  11
                :
                  1
            :
               (X0[7:4] <= 2)?
                 (X8[7:6] <= 1)?
                   (X13[7:4] <= 5)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:4] <= 10)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 8)?
                     (X2[7:3] <= 1)?
                       (X3[7:2] <= 49)?
                         (X4[7:5] <= 5)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 5)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 2)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 7)?
                   (X3[7:4] <= 12)?
                     (X5[7:5] <= 4)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 13)?
                     (X9[7:4] <= 8)?
                      5
                    :
                       (X3[7:4] <= 10)?
                         (X2[7:4] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 6)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 4)?
               (X6[7:6] <= 2)?
                 (X13[7:3] <= 5)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 1)?
                 (X0[7:5] <= 2)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:3] <= 15)?
                      3
                    :
                       (X2[7:5] <= 4)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 3)?
                     (X0[7:5] <= 2)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:3] <= 28)?
               (X4[7:5] <= 6)?
                 (X9[7:3] <= 6)?
                   (X0[7:6] <= 2)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 12)?
                     (X2[7:4] <= 8)?
                      6
                    :
                       (X14[7:4] <= 6)?
                         (X1[7:6] <= 3)?
                          1
                        :
                           (X10[7:4] <= 4)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 2)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:4] <= 1)?
                     (X15[7:3] <= 5)?
                      3
                    :
                       (X14[7:5] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:3] <= 23)?
                         (X6[7:4] <= 14)?
                           (X6[7:5] <= 4)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 14)?
                            2
                          :
                            3
                      :
                         (X1[7:4] <= 15)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:2] <= 56)?
                            643
                          :
                             (X13[7:4] <= 3)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 10)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 27)?
                 (X13[7:5] <= 1)?
                   (X4[7:5] <= 4)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 4)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:4] <= 3)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:2] <= 52)?
                  8
                :
                   (X6[7:4] <= 10)?
                     (X11[7:5] <= 5)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 1)?
                       (X11[7:4] <= 7)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:5] <= 3)?
                 (X11[7:4] <= 7)?
                   (X10[7:2] <= 39)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:4] <= 15)?
                       (X1[7:5] <= 5)?
                        1
                      :
                         (X14[7:4] <= 6)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 7)?
                   (X11[7:4] <= 2)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 13)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 14)?
           (X6[7:3] <= 13)?
             (X9[7:3] <= 15)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 6)?
               (X8[7:5] <= 3)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:4] <= 0)?
                   (X6[7:3] <= 26)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 4)?
                    257
                  :
                    1
              :
                 (X14[7:3] <= 32)?
                  3
                :
                  1
        :
           (X8[7:2] <= 22)?
             (X9[7:2] <= 4)?
               (X8[7:2] <= 7)?
                 (X4[7:3] <= 13)?
                   (X0[7:3] <= 4)?
                    15
                  :
                     (X5[7:4] <= 14)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 20)?
                   (X8[7:3] <= 6)?
                     (X7[7:5] <= 1)?
                       (X12[7:5] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 5)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 12)?
                    26
                  :
                     (X6[7:5] <= 5)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 4)?
                 (X5[7:5] <= 8)?
                  335
                :
                   (X2[7:5] <= 3)?
                    56
                  :
                     (X4[7:4] <= 11)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 6)?
                  2
                :
                  1
          :
             (X15[7:2] <= 10)?
               (X6[7:3] <= 20)?
                 (X2[7:4] <= 6)?
                  18
                :
                   (X13[7:3] <= 3)?
                    80
                  :
                     (X2[7:5] <= 2)?
                      3
                    :
                      7
              :
                 (X8[7:3] <= 23)?
                   (X2[7:5] <= 4)?
                    108
                  :
                     (X4[7:3] <= 28)?
                       (X5[7:5] <= 6)?
                        2
                      :
                        16
                    :
                       (X8[7:5] <= 4)?
                         (X0[7:4] <= 1)?
                           (X2[7:4] <= 10)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:4] <= 10)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 4)?
                     (X14[7:6] <= 2)?
                       (X1[7:4] <= 13)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 24)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 1)?
                27
              :
                1
  :
     (X13[7:1] <= 75)?
       (X0[7:3] <= 10)?
         (X14[7:5] <= 2)?
           (X1[7:2] <= 54)?
             (X8[7:4] <= 12)?
               (X12[7:5] <= 5)?
                34
              :
                 (X5[7:4] <= 12)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 2)?
               (X4[7:5] <= 3)?
                2
              :
                8
            :
               (X9[7:2] <= 25)?
                 (X15[7:2] <= 40)?
                  59
                :
                   (X11[7:3] <= 3)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:4] <= 1)?
              1
            :
              13
          :
             (X1[7:5] <= 5)?
               (X15[7:3] <= 20)?
                 (X2[7:4] <= 7)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 2)?
           (X14[7:3] <= 21)?
             (X9[7:6] <= 1)?
               (X15[7:4] <= 10)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:3] <= 6)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 2)?
                  1
                :
                  12
          :
             (X12[7:4] <= 8)?
              17
            :
              29
        :
           (X15[7:4] <= 7)?
             (X7[7:5] <= 2)?
               (X10[7:5] <= 3)?
                 (X2[7:4] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 31)?
                  2
                :
                  3
            :
               (X11[7:3] <= 0)?
                 (X3[7:3] <= 30)?
                   (X4[7:3] <= 13)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:2] <= 33)?
               (X7[7:4] <= 4)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 5)?
         (X14[7:3] <= 27)?
           (X12[7:5] <= 0)?
            9
          :
             (X11[7:5] <= 3)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:5] <= 4)?
                1
              :
                331
        :
           (X13[7:5] <= 6)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:3] <= 15)?
                 (X5[7:3] <= 13)?
                   (X9[7:4] <= 3)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 19)?
                  3
                :
                  1
          :
             (X12[7:3] <= 24)?
               (X5[7:5] <= 5)?
                377
              :
                 (X12[7:6] <= 1)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:3] <= 16)?
             (X6[7:4] <= 16)?
               (X4[7:3] <= 18)?
                716
              :
                 (X3[7:5] <= 5)?
                  1
                :
                  1
            :
               (X15[7:4] <= 11)?
                11
              :
                4
          :
             (X11[7:4] <= 9)?
               (X6[7:3] <= 2)?
                1
              :
                1
            :
              11
        :
           (X9[7:2] <= 37)?
             (X12[7:6] <= 0)?
              1
            :
              31
          :
             (X5[7:5] <= 1)?
               (X6[7:4] <= 6)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/11/accuracy.txt
+ accuracy=9.406e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/11/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/11/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 118 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 224075310.0      0.00       0.0 546357824.0                           6200432.0000
    0:00:02 224075310.0      0.00       0.0 546357824.0                           6200432.0000
    0:00:02 224075310.0      0.00       0.0 546357824.0                           6200432.0000
    0:00:02 224075310.0      0.00       0.0 546357824.0                           6200432.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 223827450.0      0.00       0.0 545769408.0                           6195507.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 269760310.0      0.00       0.0 606947968.0 net2527                   8699780.0000
    0:00:03 269899580.0      0.00       0.0 591820992.0 net2587                   8691862.0000
    0:00:04 269421130.0      0.00       0.0 588891904.0 net2750                   8662692.0000
    0:00:05 266133140.0      0.00       0.0 581966208.0 net2678                   8525189.0000
    0:00:06 262187030.0      0.00       0.0 577613184.0 net3092                   8365195.5000
    0:00:07 262187030.0      0.00       0.0 577557184.0                           8365195.5000
    0:00:07 262187030.0      0.00       0.0 577557184.0                           8365195.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 262187030.0      0.00       0.0 577557184.0                           8365195.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 261816190.0      0.00       0.0 577498752.0                           8359530.5000
    0:00:08 267562860.0      0.00       0.0 586202112.0 net3132                   8616565.0000
    0:00:10 268511790.0      0.00       0.0 586418560.0 net3153                   8651858.0000
    0:00:11 265905160.0      0.00       0.0 580700416.0 net3302                   8538772.0000
    0:00:12 263550460.0      0.00       0.0 578300672.0                           8448412.0000
    0:00:12 263550460.0      0.00       0.0 578300672.0                           8448412.0000
    0:00:12 263550460.0      0.00       0.0 578300672.0                           8448412.0000
    0:00:12 263550460.0      0.00       0.0 578300672.0                           8448412.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=263550460.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26689394.000
+ '[' 26689394 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1029 leaf cells, ports, hiers and 1024 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:46:21 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1586
        Number of annotated net delay arcs  :      1586
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968843205.509766 ns, Total Simulation Time : 4999968843205.509766 ns

======================================================================
Summary:
Total number of nets = 1024
Number of annotated nets = 1024 (100.00%)
Total number of leaf cells = 896
Number of fully annotated leaf cells = 896 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.28 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0116
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/11.sv
+ echo -e '11\t9.406e-01\t263550460.000000\t26689394.000\t0.0116'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/12 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/12/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:2] <= 26)?
       (X9[7:4] <= 4)?
         (X14[7:3] <= 15)?
          349
        :
           (X13[7:4] <= 2)?
             (X12[7:3] <= 17)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:3] <= 19)?
           (X7[7:3] <= 22)?
             (X15[7:6] <= 1)?
               (X5[7:2] <= 6)?
                2
              :
                 (X9[7:4] <= 15)?
                  682
                :
                   (X11[7:5] <= 6)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 4)?
                17
              :
                2
          :
             (X10[7:2] <= 52)?
               (X0[7:4] <= 12)?
                 (X13[7:6] <= 0)?
                   (X12[7:3] <= 18)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:3] <= 12)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 12)?
             (X14[7:5] <= 1)?
               (X6[7:4] <= 9)?
                 (X10[7:3] <= 9)?
                   (X7[7:5] <= 2)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 6)?
                     (X0[7:3] <= 7)?
                      2
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                        1
                  :
                     (X1[7:3] <= 26)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 6)?
                   (X0[7:6] <= 4)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 5)?
                 (X12[7:6] <= 2)?
                  19
                :
                   (X7[7:6] <= 4)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:4] <= 2)?
                     (X8[7:5] <= 4)?
                       (X6[7:3] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 5)?
               (X7[7:5] <= 3)?
                 (X11[7:4] <= 6)?
                   (X3[7:3] <= 32)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 6)?
                  3
                :
                  24
            :
               (X1[7:2] <= 59)?
                207
              :
                 (X7[7:3] <= 23)?
                   (X13[7:2] <= 10)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 7)?
                    29
                  :
                    2
    :
       (X14[7:3] <= 18)?
         (X3[7:3] <= 29)?
           (X10[7:5] <= 7)?
             (X7[7:5] <= 4)?
               (X9[7:5] <= 5)?
                13
              :
                 (X5[7:5] <= 1)?
                  11
                :
                  1
            :
               (X0[7:6] <= 3)?
                 (X8[7:3] <= 15)?
                   (X13[7:3] <= 7)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:5] <= 2)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 8)?
                     (X2[7:6] <= 0)?
                       (X3[7:4] <= 12)?
                         (X4[7:5] <= 5)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:3] <= 13)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 21)?
                   (X3[7:5] <= 5)?
                     (X5[7:4] <= 11)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 12)?
                     (X9[7:5] <= 2)?
                      5
                    :
                       (X3[7:5] <= 3)?
                         (X2[7:1] <= 41)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 4)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 3)?
               (X6[7:5] <= 4)?
                 (X13[7:5] <= 1)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 2)?
                 (X0[7:4] <= 7)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:6] <= 2)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:6] <= 2)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 2)?
                     (X0[7:4] <= 11)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:6] <= 4)?
               (X4[7:4] <= 9)?
                 (X9[7:4] <= 8)?
                   (X0[7:5] <= 2)?
                    2
                  :
                    7
                :
                   (X6[7:3] <= 25)?
                     (X2[7:4] <= 9)?
                      6
                    :
                       (X14[7:3] <= 12)?
                         (X1[7:3] <= 27)?
                          1
                        :
                           (X10[7:5] <= 2)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:4] <= 4)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 9)?
                     (X15[7:3] <= 2)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:4] <= 10)?
                         (X6[7:5] <= 8)?
                           (X6[7:5] <= 3)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 23)?
                            2
                          :
                            3
                      :
                         (X1[7:4] <= 13)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                         (X13[7:5] <= 2)?
                           (X2[7:6] <= 2)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 27)?
                 (X13[7:4] <= 2)?
                   (X4[7:4] <= 12)?
                     (X2[7:3] <= 30)?
                      2
                    :
                      9
                  :
                     (X10[7:3] <= 10)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 2)?
                     (X9[7:5] <= 2)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 24)?
                  8
                :
                   (X6[7:4] <= 11)?
                     (X11[7:4] <= 9)?
                      64
                    :
                      1
                  :
                     (X15 <= 19)?
                       (X11[7:4] <= 8)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 30)?
              92
            :
               (X2[7:4] <= 9)?
                 (X11[7:3] <= 11)?
                   (X10[7:3] <= 20)?
                    2
                  :
                    25
                :
                   (X2[7:3] <= 13)?
                    55
                  :
                     (X1[7:3] <= 29)?
                       (X1[7:4] <= 15)?
                        1
                      :
                         (X14[7:4] <= 2)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 7)?
                   (X11[7:4] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 5)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 28)?
           (X6[7:3] <= 11)?
             (X9[7:4] <= 5)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 2)?
               (X8[7:4] <= 6)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:5] <= 0)?
                   (X6[7:4] <= 12)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 6)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 7)?
                  3
                :
                  1
        :
           (X8[7:6] <= 2)?
             (X9[7:4] <= 1)?
               (X8[7:4] <= 1)?
                 (X4[7:4] <= 7)?
                   (X0[7:5] <= 1)?
                    15
                  :
                     (X5[7:5] <= 5)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 4)?
                   (X8[7:4] <= 2)?
                     (X7[7:5] <= 1)?
                       (X12[7:5] <= 4)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 4)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:2] <= 58)?
                    26
                  :
                     (X6[7:4] <= 10)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 8)?
                 (X5[7:6] <= 4)?
                  335
                :
                   (X2[7:4] <= 3)?
                    56
                  :
                     (X4[7:5] <= 5)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 16)?
                  2
                :
                  1
          :
             (X15[7:2] <= 10)?
               (X6[7:5] <= 5)?
                 (X2[7:4] <= 3)?
                  18
                :
                   (X13[7:3] <= 2)?
                    80
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 7)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:4] <= 15)?
                       (X5[7:4] <= 12)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 8)?
                         (X0[7:3] <= 4)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 3)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 8)?
                     (X14[7:6] <= 3)?
                       (X1[7:3] <= 22)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 8)?
                27
              :
                1
  :
     (X13[7:3] <= 22)?
       (X0[7:5] <= 3)?
         (X14[7:4] <= 7)?
           (X1[7:5] <= 7)?
             (X8[7:4] <= 11)?
               (X12[7:4] <= 13)?
                34
              :
                 (X5[7:3] <= 26)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 11)?
               (X4[7:5] <= 2)?
                2
              :
                8
            :
               (X9[7:3] <= 12)?
                 (X15[7:3] <= 21)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:4] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 11)?
               (X15[7:5] <= 4)?
                 (X2[7:3] <= 15)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:3] <= 9)?
           (X14[7:5] <= 6)?
             (X9[7:5] <= 0)?
               (X15[7:4] <= 12)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:5] <= 3)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 3)?
                  1
                :
                  12
          :
             (X12 <= 146)?
              17
            :
              29
        :
           (X15[7:5] <= 4)?
             (X7[7:4] <= 5)?
               (X10[7:5] <= 2)?
                 (X2[7:5] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 33)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:3] <= 29)?
                   (X4[7:4] <= 6)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 7)?
               (X7[7:5] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 5)?
         (X14[7:5] <= 7)?
           (X12[7:5] <= 0)?
            9
          :
             (X11[7:5] <= 1)?
               (X12[7:5] <= 5)?
                16
              :
                12
            :
               (X1[7:5] <= 3)?
                1
              :
                331
        :
           (X13[7:1] <= 97)?
             (X6[7:3] <= 4)?
              4
            :
               (X11[7:5] <= 3)?
                 (X5[7:4] <= 6)?
                   (X9[7:4] <= 3)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 19)?
                  3
                :
                  1
          :
             (X12[7:5] <= 7)?
               (X5[7:4] <= 8)?
                377
              :
                 (X12[7:4] <= 9)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:5] <= 6)?
             (X6[7:2] <= 62)?
               (X4[7:2] <= 35)?
                716
              :
                 (X3[7:2] <= 29)?
                  1
                :
                  1
            :
               (X15[7:4] <= 12)?
                11
              :
                4
          :
             (X11[7:3] <= 17)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:4] <= 8)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:5] <= 2)?
               (X6[7:4] <= 7)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/12/accuracy.txt
+ accuracy=9.369e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/12/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/12/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 209386350.0      0.00       0.0 512456704.0                           5814687.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 247749220.0      0.00       0.0 560804288.0 net2555                   7897636.0000
    0:00:03 251473020.0      0.00       0.0 554874624.0 net2663                   8034512.5000
    0:00:04 250844620.0      0.00       0.0 548505792.0 net3015                   8009987.5000
    0:00:05 248321820.0      0.00       0.0 543929216.0 net3331                   7896654.0000
    0:00:06 246752020.0      0.00       0.0 542417216.0 net3332                   7836414.0000
    0:00:06 246359570.0      0.00       0.0 542022784.0 net3029                   7821354.5000
    0:00:07 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:07 246359570.0      0.00       0.0 542022784.0                           7821354.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 246359570.0      0.00       0.0 542022784.0                           7821354.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:08 246359570.0      0.00       0.0 542022784.0                           7821354.5000
    0:00:09 249833470.0      0.00       0.0 547487552.0 net11453                  7984338.0000
    0:00:09 251010820.0      0.00       0.0 548728768.0 net3103                   8029517.5000
    0:00:10 250782400.0      0.00       0.0 547973248.0 net2732                   8019630.0000
    0:00:11 248878740.0      0.00       0.0 543506048.0 net3262                   7940356.0000
    0:00:12 247308940.0      0.00       0.0 541990080.0 net3014                   7880116.5000
    0:00:13 247308940.0      0.00       0.0 541990080.0                           7880116.5000
    0:00:13 247308940.0      0.00       0.0 541990080.0                           7880116.5000
    0:00:13 247308940.0      0.00       0.0 541990080.0                           7880116.5000
    0:00:13 247308940.0      0.00       0.0 541990080.0                           7880116.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=247308940.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29034794.000
+ '[' 29034794 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 970 leaf cells, ports, hiers and 965 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:47:41 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1486
        Number of annotated net delay arcs  :      1486
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968699115.639648 ns, Total Simulation Time : 4999968699115.639648 ns

======================================================================
Summary:
Total number of nets = 965
Number of annotated nets = 965 (100.00%)
Total number of leaf cells = 837
Number of fully annotated leaf cells = 837 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 11 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0108
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/12.sv
+ echo -e '12\t9.369e-01\t247308940.000000\t29034794.000\t0.0108'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/13 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/13/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:3] <= 12)?
       (X9[7:4] <= 3)?
         (X14[7:5] <= 4)?
          349
        :
           (X13[7:5] <= 1)?
             (X12[7:5] <= 4)?
              19
            :
              21
          :
             (X9[7:3] <= 2)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:5] <= 6)?
             (X15[7:4] <= 0)?
               (X5[7:3] <= 3)?
                2
              :
                 (X9[7:5] <= 6)?
                  682
                :
                   (X11[7:5] <= 4)?
                    1
                  :
                    8
            :
               (X5[7:3] <= 18)?
                17
              :
                2
          :
             (X10[7:4] <= 12)?
               (X0[7:5] <= 6)?
                 (X13[7:5] <= 0)?
                   (X12[7:2] <= 38)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 5)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 5)?
             (X14[7:5] <= 1)?
               (X6[7:4] <= 8)?
                 (X10[7:5] <= 3)?
                   (X7[7:5] <= 4)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 9)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 11)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 14)?
                   (X0[7:4] <= 15)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:5] <= 6)?
                  19
                :
                   (X7[7:5] <= 7)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 11)?
                   (X13[7:6] <= 1)?
                     (X8[7:5] <= 5)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:4] <= 10)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 3)?
               (X7[7:4] <= 14)?
                 (X11[7:5] <= 4)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 4)?
                  3
                :
                  24
            :
               (X1[7:3] <= 26)?
                207
              :
                 (X7[7:3] <= 20)?
                   (X13[7:4] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 8)?
                    29
                  :
                    2
    :
       (X14[7:4] <= 8)?
         (X3[7:3] <= 29)?
           (X10[7:3] <= 26)?
             (X7[7:3] <= 16)?
               (X9[7:4] <= 5)?
                13
              :
                 (X5[7:4] <= 6)?
                  11
                :
                  1
            :
               (X0[7:5] <= 2)?
                 (X8[7:5] <= 3)?
                   (X13[7:5] <= 0)?
                     (X12[7:6] <= 0)?
                      1
                    :
                       (X1[7:2] <= 29)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 14)?
                     (X2[7:3] <= 1)?
                       (X3[7:5] <= 4)?
                         (X4[7:5] <= 7)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 8)?
                        211
                      :
                        1
                  :
                     (X2[7:3] <= 11)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 18)?
                   (X3[7:5] <= 6)?
                     (X5[7:5] <= 4)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 5)?
                     (X9[7:5] <= 3)?
                      5
                    :
                       (X3[7:2] <= 48)?
                         (X2[7:5] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:3] <= 22)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 10)?
               (X6[7:4] <= 8)?
                 (X13[7:3] <= 4)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 3)?
                 (X0[7:4] <= 8)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:5] <= 5)?
                        2
                      :
                        1
                :
                   (X9[7:3] <= 15)?
                     (X0[7:5] <= 6)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:5] <= 7)?
               (X4[7:1] <= 68)?
                 (X9[7:5] <= 2)?
                   (X0[7:4] <= 8)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 10)?
                     (X2[7:4] <= 6)?
                      6
                    :
                       (X14[7:5] <= 3)?
                         (X1[7:3] <= 25)?
                          1
                        :
                           (X10[7:3] <= 9)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 1)?
                   (X15[7:4] <= 1)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:5] <= 0)?
                     (X15[7:4] <= 4)?
                      3
                    :
                       (X14[7:4] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:3] <= 23)?
                         (X6[7:4] <= 16)?
                           (X6[7:3] <= 9)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 12)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 31)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 19)?
                        1
                      :
                         (X13[7:4] <= 2)?
                           (X2[7:4] <= 14)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 5)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 3)?
                 (X13[7:3] <= 2)?
                   (X4[7:4] <= 10)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 4)?
                     (X9[7:3] <= 8)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 11)?
                  8
                :
                   (X6[7:4] <= 10)?
                     (X11[7:4] <= 8)?
                      64
                    :
                      1
                  :
                     (X15[7:3] <= 3)?
                       (X11[7:5] <= 2)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:2] <= 57)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:5] <= 3)?
                   (X10[7:4] <= 7)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 2)?
                    55
                  :
                     (X1[7:2] <= 59)?
                       (X1[7:4] <= 14)?
                        1
                      :
                         (X14[7:3] <= 9)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 3)?
                   (X11[7:4] <= 2)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 4)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 7)?
           (X6[7:5] <= 3)?
             (X9[7:4] <= 7)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 2)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:6] <= 0)?
                   (X6[7:4] <= 16)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 9)?
                    257
                  :
                    1
              :
                 (X14[7:3] <= 31)?
                  3
                :
                  1
        :
           (X8[7:4] <= 6)?
             (X9[7:4] <= 1)?
               (X8[7:5] <= 0)?
                 (X4[7:4] <= 8)?
                   (X0[7:4] <= 2)?
                    15
                  :
                     (X5[7:4] <= 11)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 6)?
                   (X8[7:4] <= 0)?
                     (X7[7:3] <= 9)?
                       (X12[7:4] <= 7)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 9)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 14)?
                    26
                  :
                     (X6[7:4] <= 9)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 9)?
                 (X5[7:4] <= 14)?
                  335
                :
                   (X2[7:1] <= 39)?
                    56
                  :
                     (X4[7:4] <= 9)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 4)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:5] <= 6)?
                 (X2[7:5] <= 2)?
                  18
                :
                   (X13[7:2] <= 5)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 7)?
                   (X2[7:4] <= 7)?
                    108
                  :
                     (X4[7:5] <= 7)?
                       (X5[7:4] <= 15)?
                        2
                      :
                        16
                    :
                       (X8[7:5] <= 5)?
                         (X0[7:3] <= 2)?
                           (X2[7:4] <= 6)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 4)?
                          2
                        :
                          3
                :
                   (X2[7:3] <= 17)?
                     (X14[7:5] <= 4)?
                       (X1[7:5] <= 5)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 6)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 5)?
                27
              :
                1
  :
     (X13[7:3] <= 19)?
       (X0[7:4] <= 5)?
         (X14[7:3] <= 13)?
           (X1[7:2] <= 54)?
             (X8[7:4] <= 12)?
               (X12[7:5] <= 4)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 6)?
               (X4[7:3] <= 8)?
                2
              :
                8
            :
               (X9[7:4] <= 3)?
                 (X15[7:4] <= 9)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 1)?
             (X0[7:5] <= 1)?
              1
            :
              13
          :
             (X1[7:3] <= 22)?
               (X15[7:5] <= 4)?
                 (X2[7:4] <= 7)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 1)?
           (X14[7:3] <= 18)?
             (X9[7:5] <= 3)?
               (X15[7:3] <= 25)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:3] <= 5)?
                  4
                :
                  2
              :
                 (X15[7:3] <= 8)?
                  1
                :
                  12
          :
             (X12[7:3] <= 18)?
              17
            :
              29
        :
           (X15[7:4] <= 7)?
             (X7[7:5] <= 4)?
               (X10[7:5] <= 4)?
                 (X2[7:5] <= 6)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 16)?
                  2
                :
                  3
            :
               (X11[7:3] <= 0)?
                 (X3[7:2] <= 59)?
                   (X4[7:6] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:2] <= 34)?
               (X7[7:4] <= 5)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 5)?
         (X14[7:3] <= 28)?
           (X12[7:4] <= 0)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:3] <= 30)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:3] <= 22)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:4] <= 5)?
                 (X5[7:4] <= 6)?
                   (X9[7:5] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 11)?
                  3
                :
                  1
          :
             (X12[7:4] <= 13)?
               (X5[7:4] <= 8)?
                377
              :
                 (X12[7:5] <= 4)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:2] <= 31)?
             (X6[7:6] <= 4)?
               (X4[7:4] <= 9)?
                716
              :
                 (X3[7:5] <= 4)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:5] <= 2)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 3)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:4] <= 3)?
               (X6[7:4] <= 8)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/13/accuracy.txt
+ accuracy=9.342e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/13/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/13/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 125 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 206645450.0      0.00       0.0 505158144.0                           5859524.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 249644020.0      0.00       0.0 555069120.0 net2474                   8038291.5000
    0:00:04 249437520.0      0.00       0.0 542052480.0 net2852                   8015879.0000
    0:00:05 248752260.0      0.00       0.0 539111872.0 net2833                   7986216.5000
    0:00:05 245527120.0      0.00       0.0 532077280.0 net2741                   7861827.0000
    0:00:06 245093620.0      0.00       0.0 531202432.0 net2774                   7842334.5000
    0:00:06 240384220.0      0.00       0.0 526756448.0 net3310                   7661616.0000
    0:00:07 239599320.0      0.00       0.0 526031744.0 net2760                   7631496.0000
    0:00:08 239187430.0      0.00       0.0 525516224.0                           7621399.0000
    0:00:08 239187430.0      0.00       0.0 525516224.0                           7621399.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 239187430.0      0.00       0.0 525516224.0                           7621399.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:09 238445750.0      0.00       0.0 525309216.0                           7610069.0000
    0:00:10 246398440.0      0.00       0.0 535482752.0 net2711                   7942797.0000
    0:00:10 249473650.0      0.00       0.0 537083520.0 net2674                   8058561.0000
    0:00:11 249245230.0      0.00       0.0 536001280.0 net2578                   8048673.5000
    0:00:12 246459220.0      0.00       0.0 531779200.0 net2898                   7939909.0000
    0:00:12 241749820.0      0.00       0.0 527282080.0 net2445                   7759190.5000
    0:00:13 240572470.0      0.00       0.0 526189312.0                           7714010.5000
    0:00:13 240572470.0      0.00       0.0 526189312.0                           7714010.5000
    0:00:13 240572470.0      0.00       0.0 526189312.0                           7714010.5000
    0:00:13 240572470.0      0.00       0.0 526189312.0                           7714010.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=240572470.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ delay=30133448.000
+ '[' 30133448 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 932 leaf cells, ports, hiers and 927 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:49:00 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1430
        Number of annotated net delay arcs  :      1430
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963490023.259766 ns, Total Simulation Time : 4999963490023.259766 ns

======================================================================
Summary:
Total number of nets = 927
Number of annotated nets = 927 (100.00%)
Total number of leaf cells = 799
Number of fully annotated leaf cells = 799 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0107
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/13.sv
+ echo -e '13\t9.342e-01\t240572470.000000\t30133448.000\t0.0107'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/14 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/14/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 3)?
     (X4[7:3] <= 13)?
       (X9[7:4] <= 4)?
         (X14[7:3] <= 16)?
          349
        :
           (X13[7:3] <= 3)?
             (X12[7:4] <= 10)?
              19
            :
              21
          :
             (X9[7:4] <= 1)?
              1
            :
              28
      :
         (X5[7:3] <= 21)?
           (X7[7:4] <= 10)?
             (X15[7:4] <= 0)?
               (X5[7:4] <= 1)?
                2
              :
                 (X9[7:4] <= 12)?
                  682
                :
                   (X11[7:5] <= 4)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 2)?
                17
              :
                2
          :
             (X10[7:4] <= 13)?
               (X0[7:4] <= 10)?
                 (X13[7:4] <= 3)?
                   (X12[7:5] <= 4)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 2)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 10)?
             (X14[7:5] <= 3)?
               (X6[7:4] <= 9)?
                 (X10[7:6] <= 2)?
                   (X7[7:5] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 9)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:3] <= 21)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 48)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 7)?
                   (X0[7:4] <= 13)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:4] <= 7)?
                  19
                :
                   (X7[7:5] <= 5)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:3] <= 4)?
                     (X8[7:4] <= 7)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:4] <= 8)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 8)?
               (X7[7:4] <= 14)?
                 (X11[7:3] <= 15)?
                   (X3[7:5] <= 6)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 10)?
                  3
                :
                  24
            :
               (X1[7:5] <= 7)?
                207
              :
                 (X7[7:5] <= 3)?
                   (X13[7:5] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 4)?
         (X3[7:2] <= 59)?
           (X10[7:4] <= 11)?
             (X7[7:4] <= 8)?
               (X9[7:4] <= 4)?
                13
              :
                 (X5[7:4] <= 4)?
                  11
                :
                  1
            :
               (X0[7:6] <= 2)?
                 (X8[7:6] <= 3)?
                   (X13[7:2] <= 14)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:4] <= 8)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 3)?
                     (X2[7:4] <= 0)?
                       (X3[7:4] <= 10)?
                         (X4[7:5] <= 4)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 9)?
                        211
                      :
                        1
                  :
                     (X2[7:2] <= 19)?
                      9
                    :
                      4
              :
                 (X10[7:5] <= 5)?
                   (X3[7:5] <= 5)?
                     (X5[7:5] <= 5)?
                      2
                    :
                       (X5[7:5] <= 2)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:6] <= 2)?
                     (X9[7:2] <= 37)?
                      5
                    :
                       (X3[7:4] <= 11)?
                         (X2[7:4] <= 6)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 5)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 10)?
               (X6[7:5] <= 1)?
                 (X13[7:5] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 4)?
                 (X0[7:5] <= 3)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:4] <= 9)?
                        2
                      :
                        1
                :
                   (X9[7:3] <= 13)?
                     (X0[7:3] <= 23)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 12)?
             (X2[7:4] <= 14)?
               (X4[7:4] <= 6)?
                 (X9[7:4] <= 3)?
                   (X0[7:5] <= 4)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 6)?
                     (X2[7:5] <= 1)?
                      6
                    :
                       (X14[7:4] <= 4)?
                         (X1[7:5] <= 5)?
                          1
                        :
                           (X10[7:6] <= 2)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:3] <= 8)?
                   (X15[7:5] <= 1)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:4] <= 2)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X14[7:4] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:3] <= 22)?
                         (X6[7:4] <= 16)?
                           (X6[7:5] <= 3)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 7)?
                            2
                          :
                            3
                      :
                         (X1[7:4] <= 14)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 3)?
                        1
                      :
                         (X13[7:4] <= 0)?
                           (X2[7:3] <= 28)?
                            643
                          :
                             (X13[7:4] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 6)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 14)?
                 (X13[7:3] <= 4)?
                   (X4[7:4] <= 10)?
                     (X2[7:4] <= 14)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 4)?
                     (X9[7:4] <= 4)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 13)?
                  8
                :
                   (X6[7:6] <= 2)?
                     (X11[7:4] <= 8)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:4] <= 5)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:3] <= 18)?
                 (X11[7:5] <= 3)?
                   (X10[7:6] <= 0)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:4] <= 16)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:5] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 5)?
                   (X11[7:4] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:2] <= 31)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 14)?
           (X6[7:3] <= 10)?
             (X9[7:4] <= 7)?
               (X14[7:4] <= 15)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 3)?
               (X8[7:3] <= 8)?
                6
              :
                1
            :
               (X1[7:5] <= 6)?
                 (X10[7:3] <= 0)?
                   (X6[7:5] <= 8)?
                    12
                  :
                    4
                :
                   (X13[7:3] <= 14)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 13)?
                  3
                :
                  1
        :
           (X8[7:3] <= 11)?
             (X9[7:3] <= 3)?
               (X8[7:4] <= 2)?
                 (X4[7:5] <= 1)?
                   (X0[7:6] <= 1)?
                    15
                  :
                     (X5[7:3] <= 23)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:2] <= 40)?
                   (X8[7:6] <= 0)?
                     (X7[7:6] <= 1)?
                       (X12[7:3] <= 13)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 8)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 14)?
                    26
                  :
                     (X6[7:3] <= 20)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 16)?
                 (X5[7:3] <= 29)?
                  335
                :
                   (X2[7:5] <= 4)?
                    56
                  :
                     (X4[7:4] <= 8)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 3)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:4] <= 10)?
                 (X2[7:5] <= 2)?
                  18
                :
                   (X13[7:4] <= 1)?
                    80
                  :
                     (X2[7:4] <= 5)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:5] <= 2)?
                    108
                  :
                     (X4[7:4] <= 12)?
                       (X5[7:3] <= 25)?
                        2
                      :
                        16
                    :
                       (X8[7:2] <= 33)?
                         (X0[7:3] <= 2)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 2)?
                          2
                        :
                          3
                :
                   (X2[7:3] <= 16)?
                     (X14[7:5] <= 6)?
                       (X1[7:4] <= 12)?
                        1
                      :
                        8
                    :
                       (X7[7:4] <= 10)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 1)?
                27
              :
                1
  :
     (X13[7:5] <= 5)?
       (X0[7:2] <= 21)?
         (X14[7:6] <= 1)?
           (X1[7:4] <= 13)?
             (X8[7:4] <= 11)?
               (X12[7:5] <= 7)?
                34
              :
                 (X5[7:4] <= 11)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 6)?
               (X4[7:3] <= 8)?
                2
              :
                8
            :
               (X9[7:4] <= 3)?
                 (X15[7:5] <= 5)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:4] <= 0)?
              1
            :
              13
          :
             (X1[7:3] <= 21)?
               (X15[7:4] <= 10)?
                 (X2[7:4] <= 9)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:6] <= 2)?
           (X14[7:3] <= 21)?
             (X9[7:4] <= 7)?
               (X15[7:4] <= 12)?
                324
              :
                1
            :
               (X13[7:3] <= 0)?
                 (X11[7:4] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:3] <= 7)?
                  1
                :
                  12
          :
             (X12[7:4] <= 9)?
              17
            :
              29
        :
           (X15[7:5] <= 3)?
             (X7[7:4] <= 7)?
               (X10[7:3] <= 12)?
                 (X2[7:5] <= 2)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 16)?
                  2
                :
                  3
            :
               (X11[7:3] <= 3)?
                 (X3[7:2] <= 60)?
                   (X4[7:3] <= 15)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 0)?
               (X7[7:5] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 7)?
         (X14[7:4] <= 13)?
           (X12[7:5] <= 1)?
            9
          :
             (X11[7:6] <= 0)?
               (X12[7:5] <= 7)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:4] <= 12)?
             (X6[7:6] <= 0)?
              4
            :
               (X11[7:4] <= 7)?
                 (X5[7:3] <= 11)?
                   (X9[7:3] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 7)?
                  3
                :
                  1
          :
             (X12[7:3] <= 25)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:2] <= 27)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 1)?
           (X2[7:3] <= 15)?
             (X6[7:4] <= 15)?
               (X4[7:5] <= 5)?
                716
              :
                 (X3[7:3] <= 15)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:5] <= 4)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:2] <= 33)?
             (X12[7:6] <= 1)?
              1
            :
              31
          :
             (X5[7:3] <= 6)?
               (X6[7:5] <= 1)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/14/accuracy.txt
+ accuracy=9.336e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/14/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/14/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 123 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 242921880.0      0.00       0.0 593976960.0                           6723084.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 293455710.0      0.00       0.0 665422464.0 net3304                   9303654.0000
    0:00:04 295016580.0      0.00       0.0 654616256.0 net3888                   9341155.0000
    0:00:05 292812580.0      0.00       0.0 643644544.0 net3374                   9247701.0000
    0:00:05 290467120.0      0.00       0.0 641480704.0 net2695                   9158160.0000
    0:00:06 288458020.0      0.00       0.0 635054208.0 net3536                   9069739.0000
    0:00:07 282549660.0      0.00       0.0 629118400.0 net4230                   8834445.0000
    0:00:07 282549660.0      0.00       0.0 629081472.0 net3455                   8834445.0000
    0:00:08 282549660.0      0.00       0.0 629023488.0                           8834445.0000
    0:00:08 282549660.0      0.00       0.0 629023488.0                           8834445.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 282549660.0      0.00       0.0 629023488.0                           8834445.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:10 281372310.0      0.00       0.0 627982144.0                           8789266.0000
    0:00:11 291058460.0      0.00       0.0 641611968.0 net3084                   9243303.0000
    0:00:11 294069280.0      0.00       0.0 641565504.0 net3864                   9354352.0000
    0:00:12 293426800.0      0.00       0.0 639910464.0 net3692                   9320010.0000
    0:00:13 290191000.0      0.00       0.0 634639040.0 net3566                   9191202.0000
    0:00:14 289734160.0      0.00       0.0 632552768.0 net3190                   9171428.0000
    0:00:15 284632310.0      0.00       0.0 627752896.0 net14454                  8975649.0000
    0:00:16 284632310.0      0.00       0.0 627752896.0                           8975649.0000
    0:00:16 284632310.0      0.00       0.0 627752896.0                           8975649.0000
    0:00:16 284632310.0      0.00       0.0 627752896.0                           8975649.0000
    0:00:16 284632310.0      0.00       0.0 627752896.0                           8975649.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=284632310.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25048412.000
+ '[' 25048412 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1094 leaf cells, ports, hiers and 1089 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:50:32 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1720
        Number of annotated net delay arcs  :      1720
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999970112633.469727 ns, Total Simulation Time : 4999970112633.469727 ns

======================================================================
Summary:
Total number of nets = 1089
Number of annotated nets = 1089 (100.00%)
Total number of leaf cells = 961
Number of fully annotated leaf cells = 961 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.52 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0123
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/14.sv
+ echo -e '14\t9.336e-01\t284632310.000000\t25048412.000\t0.0123'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/15 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/15/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:3] <= 8)?
     (X4[7:4] <= 6)?
       (X9[7:3] <= 9)?
         (X14[7:3] <= 17)?
          349
        :
           (X13[7:5] <= 1)?
             (X12[7:6] <= 2)?
              19
            :
              21
          :
             (X9[7:4] <= 2)?
              1
            :
              28
      :
         (X5[7:3] <= 19)?
           (X7[7:5] <= 8)?
             (X15[7:4] <= 0)?
               (X5[7:3] <= 1)?
                2
              :
                 (X9[7:3] <= 27)?
                  682
                :
                   (X11[7:3] <= 19)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 4)?
                17
              :
                2
          :
             (X10[7:5] <= 6)?
               (X0[7:5] <= 8)?
                 (X13[7:5] <= 0)?
                   (X12[7:6] <= 2)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:4] <= 6)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:2] <= 40)?
             (X14[7:2] <= 12)?
               (X6[7:4] <= 7)?
                 (X10[7:4] <= 5)?
                   (X7[7:6] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:4] <= 3)?
                      2
                    :
                       (X5[7:3] <= 23)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 10)?
                      1
                    :
                      91
              :
                 (X9[7:2] <= 30)?
                   (X0[7:5] <= 8)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 7)?
                 (X12[7:3] <= 15)?
                  19
                :
                   (X7[7:4] <= 11)?
                    6
                  :
                    1
              :
                 (X9[7:2] <= 37)?
                   (X13[7:5] <= 1)?
                     (X8[7:4] <= 7)?
                       (X6[7:3] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:2] <= 44)?
                    2
                  :
                    7
          :
             (X0[7:3] <= 8)?
               (X7[7:3] <= 30)?
                 (X11[7:3] <= 15)?
                   (X3[7:5] <= 7)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 5)?
                  3
                :
                  24
            :
               (X1[7:3] <= 32)?
                207
              :
                 (X7[7:4] <= 7)?
                   (X13[7:5] <= 1)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 7)?
                    29
                  :
                    2
    :
       (X14[7:2] <= 35)?
         (X3[7:4] <= 15)?
           (X10[7:5] <= 7)?
             (X7[7:4] <= 7)?
               (X9[7:4] <= 6)?
                13
              :
                 (X5[7:3] <= 14)?
                  11
                :
                  1
            :
               (X0[7:2] <= 15)?
                 (X8[7:4] <= 6)?
                   (X13[7:4] <= 7)?
                     (X12[7:4] <= 6)?
                      1
                    :
                       (X1[7:3] <= 14)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 5)?
                     (X2[7:4] <= 0)?
                       (X3[7:6] <= 2)?
                         (X4[7:5] <= 6)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 6)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:5] <= 6)?
                     (X5[7:3] <= 22)?
                      2
                    :
                       (X5[7:4] <= 15)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 6)?
                     (X9[7:5] <= 3)?
                      5
                    :
                       (X3[7:5] <= 3)?
                         (X2[7:5] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 11)?
                      1
                    :
                      29
          :
             (X1[7:6] <= 3)?
               (X6[7:4] <= 5)?
                 (X13[7:3] <= 3)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 4)?
                 (X0[7:4] <= 8)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:4] <= 12)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:4] <= 11)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 6)?
                     (X0[7:3] <= 22)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:3] <= 29)?
               (X4[7:3] <= 18)?
                 (X9[7:3] <= 7)?
                   (X0[7:3] <= 15)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 11)?
                     (X2[7:5] <= 5)?
                      6
                    :
                       (X14[7:5] <= 5)?
                         (X1[7:4] <= 11)?
                          1
                        :
                           (X10[7:5] <= 2)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 1)?
                   (X15[7:4] <= 2)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 6)?
                     (X15[7:2] <= 11)?
                      3
                    :
                       (X14[7:4] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:1] <= 125)?
                       (X0[7:5] <= 6)?
                         (X6[7:4] <= 14)?
                           (X6[7:5] <= 2)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 5)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 7)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 9)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 3)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 14)?
                 (X13[7:4] <= 0)?
                   (X4[7:5] <= 6)?
                     (X2[7:1] <= 121)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 2)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 2)?
                     (X9[7:4] <= 4)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 13)?
                  8
                :
                   (X6[7:4] <= 11)?
                     (X11[7:6] <= 2)?
                      64
                    :
                      1
                  :
                     (X15[7:3] <= 2)?
                       (X11[7:4] <= 5)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:5] <= 7)?
              92
            :
               (X2[7:5] <= 4)?
                 (X11[7:5] <= 3)?
                   (X10[7:4] <= 10)?
                    2
                  :
                    25
                :
                   (X2[7:4] <= 6)?
                    55
                  :
                     (X1[7:4] <= 13)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:4] <= 8)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 3)?
                   (X11[7:4] <= 2)?
                    1
                  :
                    76
                :
                   (X11[7:4] <= 7)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 26)?
           (X6[7:2] <= 24)?
             (X9[7:4] <= 5)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 0)?
               (X8[7:5] <= 2)?
                6
              :
                1
            :
               (X1[7:3] <= 29)?
                 (X10[7:2] <= 0)?
                   (X6[7:4] <= 10)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 3)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 16)?
                  3
                :
                  1
        :
           (X8 <= 89)?
             (X9[7:2] <= 4)?
               (X8[7:5] <= 2)?
                 (X4[7:3] <= 15)?
                   (X0[7:4] <= 2)?
                    15
                  :
                     (X5[7:3] <= 23)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 19)?
                   (X8[7:4] <= 3)?
                     (X7[7:5] <= 2)?
                       (X12[7:6] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 4)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:2] <= 55)?
                    26
                  :
                     (X6[7:5] <= 5)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 9)?
                 (X5[7:2] <= 58)?
                  335
                :
                   (X2[7:5] <= 3)?
                    56
                  :
                     (X4[7:5] <= 5)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 5)?
                  2
                :
                  1
          :
             (X15[7:4] <= 4)?
               (X6[7:4] <= 10)?
                 (X2[7:6] <= 2)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:3] <= 29)?
                       (X5[7:5] <= 6)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 9)?
                         (X0[7:2] <= 4)?
                           (X2[7:4] <= 7)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:4] <= 9)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 8)?
                     (X14[7:4] <= 11)?
                       (X1[7:4] <= 10)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 4)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 6)?
                27
              :
                1
  :
     (X13[7:2] <= 39)?
       (X0[7:3] <= 11)?
         (X14[7:5] <= 5)?
           (X1[7:6] <= 0)?
             (X8[7:4] <= 16)?
               (X12[7:3] <= 27)?
                34
              :
                 (X5[7:6] <= 3)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 14)?
               (X4[7:5] <= 3)?
                2
              :
                8
            :
               (X9[7:2] <= 23)?
                 (X15[7:5] <= 6)?
                  59
                :
                   (X11[7:2] <= 4)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:3] <= 2)?
             (X0[7:3] <= 6)?
              1
            :
              13
          :
             (X1[7:4] <= 7)?
               (X15[7:4] <= 10)?
                 (X2[7:6] <= 4)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 3)?
           (X14[7:3] <= 21)?
             (X9[7:5] <= 2)?
               (X15[7:4] <= 12)?
                324
              :
                1
            :
               (X13[7:4] <= 0)?
                 (X11[7:4] <= 1)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 2)?
                  1
                :
                  12
          :
             (X12[7:3] <= 20)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:3] <= 16)?
               (X10[7:3] <= 10)?
                 (X2[7:2] <= 21)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 8)?
                  2
                :
                  3
            :
               (X11[7:3] <= 4)?
                 (X3[7:2] <= 59)?
                   (X4[7:3] <= 13)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 3)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 7)?
         (X14[7:4] <= 11)?
           (X12[7:5] <= 1)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:3] <= 30)?
                16
              :
                12
            :
               (X1[7:3] <= 11)?
                1
              :
                331
        :
           (X13[7:2] <= 48)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:4] <= 7)?
                 (X5[7:1] <= 49)?
                   (X9[7:5] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 20)?
                  3
                :
                  1
          :
             (X12[7:6] <= 3)?
               (X5[7:5] <= 6)?
                377
              :
                 (X12[7:5] <= 4)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:3] <= 8)?
           (X2[7:4] <= 8)?
             (X6[7:3] <= 30)?
               (X4[7:5] <= 4)?
                716
              :
                 (X3[7:3] <= 13)?
                  1
                :
                  1
            :
               (X15[7:1] <= 111)?
                11
              :
                4
          :
             (X11[7:4] <= 9)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:3] <= 19)?
             (X12[7:4] <= 1)?
              1
            :
              31
          :
             (X5[7:2] <= 13)?
               (X6[7:4] <= 8)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/15/accuracy.txt
+ accuracy=9.315e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/15/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/15/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 110 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 207963830.0      0.00       0.0 508288128.0                           5814037.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 247737830.0      0.00       0.0 565147648.0 net2455                   7937274.0000
    0:00:03 246615920.0      0.00       0.0 546575872.0 net2781                   7884424.0000
    0:00:04 245059760.0      0.00       0.0 540726336.0 net2856                   7810532.0000
    0:00:06 244108930.0      0.00       0.0 538528512.0 net2853                   7771795.5000
    0:00:06 241732620.0      0.00       0.0 535912288.0 net3600                   7672041.0000
    0:00:06 241732620.0      0.00       0.0 535841728.0 net2895                   7672041.0000
    0:00:07 241732620.0      0.00       0.0 535808768.0                           7672041.0000
    0:00:07 241732620.0      0.00       0.0 535808768.0                           7672041.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 241732620.0      0.00       0.0 535808768.0                           7672041.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:09 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:09 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:09 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:09 240947720.0      0.00       0.0 535118144.0                           7641921.5000
    0:00:09 245596800.0      0.00       0.0 540939136.0 net2828                   7835727.0000
    0:00:09 246196500.0      0.00       0.0 541545216.0 net2952                   7874749.0000
    0:00:10 245927030.0      0.00       0.0 540476352.0 net2785                   7860429.5000
    0:00:12 244708630.0      0.00       0.0 538963456.0 net12394                  7810817.5000
    0:00:13 243531280.0      0.00       0.0 537944768.0                           7765638.0000
    0:00:13 243531280.0      0.00       0.0 537944768.0                           7765638.0000
    0:00:13 243531280.0      0.00       0.0 537944768.0                           7765638.0000
    0:00:13 243531280.0      0.00       0.0 537944768.0                           7765638.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=243531280.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26767310.000
+ '[' 26767310 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 958 leaf cells, ports, hiers and 953 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:51:52 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1467
        Number of annotated net delay arcs  :      1467
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966141043.389648 ns, Total Simulation Time : 4999966141043.389648 ns

======================================================================
Summary:
Total number of nets = 953
Number of annotated nets = 953 (100.00%)
Total number of leaf cells = 825
Number of fully annotated leaf cells = 825 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.36 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0109
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/15.sv
+ echo -e '15\t9.315e-01\t243531280.000000\t26767310.000\t0.0109'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/16 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/16/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:2] <= 26)?
       (X9[7:4] <= 5)?
         (X14[7:2] <= 31)?
          349
        :
           (X13[7:4] <= 3)?
             (X12[7:4] <= 8)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:4] <= 9)?
           (X7[7:4] <= 11)?
             (X15[7:5] <= 0)?
               (X5[7:3] <= 3)?
                2
              :
                 (X9[7:3] <= 29)?
                  682
                :
                   (X11[7:4] <= 12)?
                    1
                  :
                    8
            :
               (X5[7:2] <= 35)?
                17
              :
                2
          :
             (X10[7:4] <= 13)?
               (X0[7:5] <= 8)?
                 (X13[7:4] <= 1)?
                   (X12[7:4] <= 8)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:2] <= 22)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 11)?
             (X14[7:5] <= 2)?
               (X6[7:4] <= 13)?
                 (X10[7:4] <= 2)?
                   (X7[7:3] <= 17)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 5)?
                     (X0[7:3] <= 8)?
                      2
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 48)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 15)?
                   (X0[7:6] <= 4)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:6] <= 2)?
                  19
                :
                   (X7[7:5] <= 5)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 10)?
                   (X13[7:3] <= 4)?
                     (X8[7:3] <= 15)?
                       (X6[7:3] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 8)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 4)?
               (X7[7:6] <= 2)?
                 (X11[7:3] <= 12)?
                   (X3[7:4] <= 14)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 10)?
                  3
                :
                  24
            :
               (X1[7:3] <= 29)?
                207
              :
                 (X7[7:4] <= 10)?
                   (X13[7:3] <= 3)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 7)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 5)?
         (X3[7:3] <= 28)?
           (X10[7:5] <= 6)?
             (X7[7:4] <= 8)?
               (X9[7:4] <= 4)?
                13
              :
                 (X5[7:5] <= 3)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:4] <= 7)?
                   (X13[7:5] <= 2)?
                     (X12[7:5] <= 2)?
                      1
                    :
                       (X1[7:4] <= 7)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:3] <= 27)?
                     (X2[7:3] <= 1)?
                       (X3[7:3] <= 25)?
                         (X4[7:6] <= 2)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:2] <= 29)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:2] <= 46)?
                     (X5[7:3] <= 22)?
                      2
                    :
                       (X5[7:4] <= 14)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 7)?
                     (X9[7:5] <= 4)?
                      5
                    :
                       (X3[7:6] <= 3)?
                         (X2[7:3] <= 9)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 3)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 5)?
               (X6[7:4] <= 9)?
                 (X13[7:4] <= 2)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:2] <= 18)?
                 (X0[7:4] <= 7)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:3] <= 13)?
                      3
                    :
                       (X2[7:4] <= 11)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 2)?
                     (X0[7:5] <= 5)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 47)?
             (X2[7:6] <= 4)?
               (X4[7:6] <= 2)?
                 (X9[7:5] <= 2)?
                   (X0[7:5] <= 1)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 12)?
                     (X2[7:4] <= 9)?
                      6
                    :
                       (X14[7:4] <= 3)?
                         (X1[7:2] <= 54)?
                          1
                        :
                           (X10[7:4] <= 5)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:3] <= 7)?
                   (X15[7:4] <= 3)?
                    6
                  :
                     (X13[7:5] <= 1)?
                      1
                    :
                      3
                :
                   (X9[7:1] <= 21)?
                     (X15[7:5] <= 1)?
                      3
                    :
                       (X14[7:3] <= 5)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 29)?
                       (X0[7:4] <= 11)?
                         (X6[7:6] <= 4)?
                           (X6[7:5] <= 2)?
                            1
                          :
                            16
                        :
                           (X1[7:2] <= 50)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 3)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 20)?
                        1
                      :
                         (X13[7:4] <= 4)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:3] <= 22)?
                            1
                          :
                            1
            :
               (X5[7:3] <= 27)?
                 (X13[7:2] <= 6)?
                   (X4[7:3] <= 25)?
                     (X2[7:5] <= 8)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:3] <= 13)?
                     (X9[7:6] <= 1)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:2] <= 50)?
                  8
                :
                   (X6[7:5] <= 8)?
                     (X11[7:4] <= 8)?
                      64
                    :
                      1
                  :
                     (X15[7:2] <= 5)?
                       (X11[7:2] <= 18)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 14)?
              92
            :
               (X2[7:3] <= 19)?
                 (X11[7:3] <= 13)?
                   (X10[7:5] <= 5)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 4)?
                    55
                  :
                     (X1[7:5] <= 6)?
                       (X1[7:4] <= 14)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 4)?
                   (X11[7:4] <= 2)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 3)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 26)?
           (X6[7:3] <= 11)?
             (X9[7:5] <= 0)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 2)?
               (X8[7:5] <= 2)?
                6
              :
                1
            :
               (X1[7:2] <= 60)?
                 (X10[7:4] <= 1)?
                   (X6[7:5] <= 7)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 3)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 16)?
                  3
                :
                  1
        :
           (X8[7:5] <= 5)?
             (X9[7:4] <= 0)?
               (X8[7:4] <= 1)?
                 (X4[7:4] <= 8)?
                   (X0[7:5] <= 3)?
                    15
                  :
                     (X5[7:5] <= 6)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 5)?
                   (X8[7:4] <= 3)?
                     (X7[7:4] <= 4)?
                       (X12[7:4] <= 8)?
                        1
                      :
                        2
                    :
                       (X7[7:2] <= 26)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 7)?
                    26
                  :
                     (X6[7:4] <= 9)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 8)?
                 (X5[7:6] <= 4)?
                  335
                :
                   (X2[7:5] <= 3)?
                    56
                  :
                     (X4[7:3] <= 21)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 9)?
                  2
                :
                  1
          :
             (X15[7:2] <= 14)?
               (X6[7:3] <= 20)?
                 (X2[7:3] <= 7)?
                  18
                :
                   (X13[7:3] <= 5)?
                    80
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:4] <= 7)?
                    108
                  :
                     (X4[7:5] <= 7)?
                       (X5[7:4] <= 11)?
                        2
                      :
                        16
                    :
                       (X8[7:2] <= 33)?
                         (X0[7:3] <= 4)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:4] <= 8)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 7)?
                     (X14[7:5] <= 6)?
                       (X1[7:2] <= 45)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 6)?
                27
              :
                1
  :
     (X13[7:5] <= 5)?
       (X0[7:4] <= 7)?
         (X14[7:4] <= 8)?
           (X1[7:4] <= 14)?
             (X8[7:4] <= 14)?
               (X12[7:4] <= 15)?
                34
              :
                 (X5[7:4] <= 16)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 11)?
               (X4[7:5] <= 2)?
                2
              :
                8
            :
               (X9[7:3] <= 11)?
                 (X15[7:3] <= 19)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:4] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 10)?
               (X15[7:5] <= 4)?
                 (X2[7:4] <= 5)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 7)?
           (X14[7:5] <= 5)?
             (X9[7:5] <= 4)?
               (X15[7:5] <= 6)?
                324
              :
                1
            :
               (X13[7:4] <= 1)?
                 (X11[7:5] <= 2)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 6)?
                  1
                :
                  12
          :
             (X12[7:3] <= 18)?
              17
            :
              29
        :
           (X15[7:6] <= 1)?
             (X7[7:4] <= 5)?
               (X10[7:5] <= 3)?
                 (X2[7:4] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 14)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:4] <= 16)?
                   (X4[7:5] <= 3)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 16)?
               (X7[7:6] <= 2)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 10)?
         (X14[7:4] <= 12)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:5] <= 2)?
               (X12[7:3] <= 29)?
                16
              :
                12
            :
               (X1[7:5] <= 3)?
                1
              :
                331
        :
           (X13[7:1] <= 95)?
             (X6[7:3] <= 3)?
              4
            :
               (X11[7:4] <= 7)?
                 (X5[7:6] <= 2)?
                   (X9[7:4] <= 5)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 10)?
                  3
                :
                  1
          :
             (X12[7:5] <= 8)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:6] <= 2)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 1)?
           (X2[7:4] <= 10)?
             (X6[7:4] <= 16)?
               (X4[7:3] <= 17)?
                716
              :
                 (X3[7:3] <= 15)?
                  1
                :
                  1
            :
               (X15[7:4] <= 12)?
                11
              :
                4
          :
             (X11 <= 140)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 4)?
             (X12[7:4] <= 0)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:5] <= 4)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/16/accuracy.txt
+ accuracy=9.297e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/16/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/16/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 110 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 246963860.0      0.00       0.0 604102208.0                           6923679.5000
    0:00:02 246963860.0      0.00       0.0 604102208.0                           6923679.5000
    0:00:02 246963860.0      0.00       0.0 604102208.0                           6923679.5000
    0:00:02 246963860.0      0.00       0.0 604102208.0                           6923679.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 246944420.0      0.00       0.0 604380480.0                           6928642.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 303984530.0      0.00       0.0 685505856.0 net2662                   9952089.0000
    0:00:03 304018360.0      0.00       0.0 668234752.0 net2797                   9935023.0000
    0:00:04 303389960.0      0.00       0.0 662446912.0 net2904                   9910498.0000
    0:00:05 300298750.0      0.00       0.0 657355584.0 net3527                   9791826.0000
    0:00:06 299156650.0      0.00       0.0 652673664.0 net2909                   9742389.0000
    0:00:06 294818090.0      0.00       0.0 648072832.0 net3028                   9567335.0000
    0:00:07 294818090.0      0.00       0.0 648001472.0 net3328                   9567335.0000
    0:00:08 294818090.0      0.00       0.0 647979648.0                           9567335.0000
    0:00:08 294818090.0      0.00       0.0 647979648.0                           9567335.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 294818090.0      0.00       0.0 647979648.0                           9567335.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 293597520.0      0.00       0.0 646115520.0                           9503365.0000
    0:00:10 300242830.0      0.00       0.0 654942976.0 net3028                   9790441.0000
    0:00:11 301584210.0      0.00       0.0 655649728.0 net3559                   9840794.0000
    0:00:12 301584210.0      0.00       0.0 655603264.0 net3315                   9840794.0000
    0:00:12 298143330.0      0.00       0.0 651148160.0 net3194                   9702382.0000
    0:00:13 297294040.0      0.00       0.0 648735040.0 net3802                   9667547.0000
    0:00:14 294939340.0      0.00       0.0 646499200.0 net3386                   9577187.0000
    0:00:15 294939340.0      0.00       0.0 646499200.0                           9577187.0000
    0:00:15 294939340.0      0.00       0.0 646499200.0                           9577187.0000
    0:00:15 294939340.0      0.00       0.0 646499200.0                           9577187.0000
    0:00:15 294939340.0      0.00       0.0 646499200.0                           9577187.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=294939340.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=32117412.000
+ '[' 32117412 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1121 leaf cells, ports, hiers and 1116 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:53:23 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1747
        Number of annotated net delay arcs  :      1747
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966751365.589844 ns, Total Simulation Time : 4999966751365.589844 ns

======================================================================
Summary:
Total number of nets = 1116
Number of annotated nets = 1116 (100.00%)
Total number of leaf cells = 988
Number of fully annotated leaf cells = 988 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.67 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0129
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/16.sv
+ echo -e '16\t9.297e-01\t294939340.000000\t32117412.000\t0.0129'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/17 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/17/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 5)?
     (X4[7:3] <= 11)?
       (X9[7:4] <= 3)?
         (X14[7:5] <= 5)?
          349
        :
           (X13[7:5] <= 1)?
             (X12[7:6] <= 1)?
              19
            :
              21
          :
             (X9[7:4] <= 1)?
              1
            :
              28
      :
         (X5[7:5] <= 4)?
           (X7[7:5] <= 5)?
             (X15[7:4] <= 0)?
               (X5[7:3] <= 3)?
                2
              :
                 (X9[7:3] <= 26)?
                  682
                :
                   (X11[7:5] <= 4)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 4)?
                17
              :
                2
          :
             (X10[7:4] <= 13)?
               (X0[7:4] <= 12)?
                 (X13[7:4] <= 0)?
                   (X12[7:5] <= 4)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 4)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 8)?
             (X14[7:5] <= 1)?
               (X6[7:5] <= 4)?
                 (X10[7:5] <= 2)?
                   (X7[7:4] <= 8)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 5)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:4] <= 12)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 11)?
                      1
                    :
                      91
              :
                 (X9[7:2] <= 29)?
                   (X0[7:3] <= 29)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:3] <= 16)?
                 (X12[7:5] <= 6)?
                  19
                :
                   (X7[7:5] <= 0)?
                    6
                  :
                    1
              :
                 (X9[7:3] <= 18)?
                   (X13[7:6] <= 0)?
                     (X8[7:3] <= 16)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 4)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 2)?
               (X7[7:4] <= 13)?
                 (X11[7:6] <= 1)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 3)?
                  3
                :
                  24
            :
               (X1[7:2] <= 56)?
                207
              :
                 (X7[7:3] <= 20)?
                   (X13[7:4] <= 2)?
                    1
                  :
                    5
                :
                   (X5[7:4] <= 15)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 3)?
         (X3[7:2] <= 59)?
           (X10[7:4] <= 13)?
             (X7[7:3] <= 16)?
               (X9[7:3] <= 11)?
                13
              :
                 (X5[7:3] <= 12)?
                  11
                :
                  1
            :
               (X0[7:4] <= 3)?
                 (X8[7:6] <= 2)?
                   (X13[7:5] <= 2)?
                     (X12[7:6] <= 0)?
                      1
                    :
                       (X1[7:4] <= 7)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:3] <= 1)?
                       (X3[7:3] <= 23)?
                         (X4[7:6] <= 2)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 7)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 5)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 8)?
                   (X3[7:5] <= 6)?
                     (X5[7:5] <= 3)?
                      2
                    :
                       (X5[7:4] <= 14)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 4)?
                     (X9[7:5] <= 1)?
                      5
                    :
                       (X3[7:3] <= 22)?
                         (X2[7:4] <= 4)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 5)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 10)?
               (X6[7:6] <= 2)?
                 (X13[7:4] <= 2)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 3)?
                 (X0[7:3] <= 15)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 1)?
                   (X3[7:5] <= 7)?
                    10
                  :
                     (X2[7:3] <= 15)?
                      3
                    :
                       (X2[7:4] <= 12)?
                        2
                      :
                        1
                :
                   (X9[7:2] <= 30)?
                     (X0[7:5] <= 6)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 12)?
             (X2[7:5] <= 7)?
               (X4[7:3] <= 17)?
                 (X9[7:4] <= 4)?
                   (X0[7:4] <= 7)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 10)?
                     (X2[7:4] <= 5)?
                      6
                    :
                       (X14[7:5] <= 5)?
                         (X1[7:3] <= 25)?
                          1
                        :
                           (X10[7:4] <= 5)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 1)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:5] <= 1)?
                      1
                    :
                      3
                :
                   (X9[7:5] <= 0)?
                     (X15[7:5] <= 2)?
                      3
                    :
                       (X14[7:4] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:3] <= 23)?
                         (X6[7:5] <= 8)?
                           (X6[7:3] <= 9)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 23)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 31)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 7)?
                        1
                      :
                         (X13[7:5] <= 1)?
                           (X2[7:4] <= 14)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 1)?
                            1
                          :
                            1
            :
               (X5[7:5] <= 6)?
                 (X13[7:3] <= 3)?
                   (X4[7:5] <= 4)?
                     (X2[7:5] <= 8)?
                      2
                    :
                      9
                  :
                     (X10[7:3] <= 12)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:4] <= 3)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 26)?
                  8
                :
                   (X6[7:4] <= 10)?
                     (X11[7:4] <= 8)?
                      64
                    :
                      1
                  :
                     (X15[7:3] <= 3)?
                       (X11[7:2] <= 17)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:4] <= 9)?
                 (X11[7:5] <= 3)?
                   (X10[7:5] <= 2)?
                    2
                  :
                    25
                :
                   (X2[7:4] <= 4)?
                    55
                  :
                     (X1[7:3] <= 29)?
                       (X1[7:3] <= 27)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 5)?
                   (X11[7:4] <= 2)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 4)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 7)?
           (X6[7:5] <= 3)?
             (X9[7:6] <= 1)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 1)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:4] <= 13)?
                 (X10[7:6] <= 0)?
                   (X6[7:4] <= 11)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 6)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 16)?
                  3
                :
                  1
        :
           (X8[7:5] <= 3)?
             (X9[7:4] <= 1)?
               (X8[7:6] <= 0)?
                 (X4[7:4] <= 7)?
                   (X0[7:4] <= 2)?
                    15
                  :
                     (X5[7:4] <= 9)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 5)?
                   (X8[7:3] <= 5)?
                     (X7[7:4] <= 3)?
                       (X12[7:4] <= 6)?
                        1
                      :
                        2
                    :
                       (X7[7:3] <= 17)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 14)?
                    26
                  :
                     (X6[7:4] <= 9)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 8)?
                 (X5[7:4] <= 14)?
                  335
                :
                   (X2[7:4] <= 2)?
                    56
                  :
                     (X4[7:4] <= 8)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 2)?
                  2
                :
                  1
          :
             (X15[7:4] <= 2)?
               (X6[7:5] <= 4)?
                 (X2[7:5] <= 2)?
                  18
                :
                   (X13[7:3] <= 3)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 7)?
                   (X2[7:4] <= 7)?
                    108
                  :
                     (X4[7:5] <= 7)?
                       (X5[7:3] <= 25)?
                        2
                      :
                        16
                    :
                       (X8[7:3] <= 16)?
                         (X0[7:5] <= 1)?
                           (X2[7:4] <= 6)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 3)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 2)?
                     (X14[7:5] <= 5)?
                       (X1[7:4] <= 11)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 6)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 2)?
                27
              :
                1
  :
     (X13[7:3] <= 21)?
       (X0[7:4] <= 6)?
         (X14[7:5] <= 1)?
           (X1[7:2] <= 56)?
             (X8[7:5] <= 5)?
               (X12[7:5] <= 5)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 5)?
               (X4[7:3] <= 8)?
                2
              :
                8
            :
               (X9[7:4] <= 6)?
                 (X15[7:5] <= 5)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:3] <= 2)?
              1
            :
              13
          :
             (X1[7:3] <= 22)?
               (X15[7:5] <= 3)?
                 (X2[7:3] <= 16)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 4)?
           (X14[7:3] <= 20)?
             (X9[7:6] <= 0)?
               (X15[7:4] <= 12)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:3] <= 5)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 4)?
                  1
                :
                  12
          :
             (X12[7:3] <= 17)?
              17
            :
              29
        :
           (X15[7:4] <= 6)?
             (X7[7:3] <= 14)?
               (X10[7:3] <= 10)?
                 (X2[7:6] <= 2)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 15)?
                  2
                :
                  3
            :
               (X11[7:3] <= 0)?
                 (X3[7:3] <= 30)?
                   (X4[7:6] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:2] <= 31)?
               (X7[7:5] <= 2)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 2)?
         (X14[7:4] <= 13)?
           (X12[7:4] <= 0)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:4] <= 5)?
                1
              :
                331
        :
           (X13[7:4] <= 10)?
             (X6[7:4] <= 1)?
              4
            :
               (X11[7:5] <= 1)?
                 (X5[7:3] <= 12)?
                   (X9[7:5] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 19)?
                  3
                :
                  1
          :
             (X12[7:5] <= 7)?
               (X5[7:4] <= 8)?
                377
              :
                 (X12[7:4] <= 7)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:5] <= 3)?
             (X6[7:5] <= 8)?
               (X4[7:4] <= 9)?
                716
              :
                 (X3[7:3] <= 16)?
                  1
                :
                  1
            :
               (X15[7:3] <= 26)?
                11
              :
                4
          :
             (X11[7:5] <= 3)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:4] <= 6)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:4] <= 2)?
               (X6[7:4] <= 6)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/17/accuracy.txt
+ accuracy=9.290e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/17/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/17/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 128 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 202874180.0      0.00       0.0 489405536.0                           5735405.5000
    0:00:03 202874180.0      0.00       0.0 489405536.0                           5735405.5000
    0:00:03 202874180.0      0.00       0.0 489405536.0                           5735405.5000
    0:00:03 202874180.0      0.00       0.0 489405536.0                           5735405.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 202854740.0      0.00       0.0 489175424.0                           5740368.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 247535610.0      0.00       0.0 548040896.0 net2844                   8110807.5000
    0:00:04 247733950.0      0.00       0.0 534600256.0 net3051                   8098760.5000
    0:00:05 246484240.0      0.00       0.0 527541568.0 net3020                   8025818.5000
    0:00:05 245757930.0      0.00       0.0 524608192.0 net2821                   7991724.0000
    0:00:06 245757930.0      0.00       0.0 524592160.0 net2847                   7991724.0000
    0:00:06 241605010.0      0.00       0.0 520448800.0 net2353                   7831237.5000
    0:00:07 241212560.0      0.00       0.0 519893728.0 net2914                   7816177.5000
    0:00:08 241212560.0      0.00       0.0 519874752.0                           7816177.5000
    0:00:08 241212560.0      0.00       0.0 519874752.0                           7816177.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 241212560.0      0.00       0.0 519874752.0                           7816177.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:09 240427660.0      0.00       0.0 519158048.0                           7786058.0000
    0:00:10 250878390.0      0.00       0.0 533744000.0 net11776                  8228238.0000
    0:00:11 250421550.0      0.00       0.0 532074976.0 net11799                  8208463.0000
    0:00:12 246500490.0      0.00       0.0 524275808.0 net3063                   8049993.5000
    0:00:12 241791090.0      0.00       0.0 519412320.0 net11948                  7869274.5000
    0:00:13 241791090.0      0.00       0.0 519412320.0                           7869274.5000
    0:00:13 241791090.0      0.00       0.0 519412320.0                           7869274.5000
    0:00:13 241791090.0      0.00       0.0 519412320.0                           7869274.5000
    0:00:13 241791090.0      0.00       0.0 519412320.0                           7869274.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=241791090.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=33743376.000
+ '[' 33743376 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 937 leaf cells, ports, hiers and 932 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:54:43 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1424
        Number of annotated net delay arcs  :      1424
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966693531.560547 ns, Total Simulation Time : 4999966693531.560547 ns

======================================================================
Summary:
Total number of nets = 932
Number of annotated nets = 932 (100.00%)
Total number of leaf cells = 804
Number of fully annotated leaf cells = 804 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0108
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/17.sv
+ echo -e '17\t9.290e-01\t241791090.000000\t33743376.000\t0.0108'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/18 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/18/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:4] <= 4)?
       (X9[7:4] <= 2)?
         (X14[7:6] <= 3)?
          349
        :
           (X13[7:5] <= 1)?
             (X12[7:5] <= 4)?
              19
            :
              21
          :
             (X9[7:4] <= 1)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:5] <= 6)?
             (X15[7:4] <= 0)?
               (X5[7:3] <= 3)?
                2
              :
                 (X9[7:4] <= 13)?
                  682
                :
                   (X11[7:5] <= 6)?
                    1
                  :
                    8
            :
               (X5[7:3] <= 18)?
                17
              :
                2
          :
             (X10[7:4] <= 12)?
               (X0[7:6] <= 3)?
                 (X13[7:6] <= 0)?
                   (X12[7:5] <= 5)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 3)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:6] <= 2)?
             (X14[7:6] <= 1)?
               (X6[7:4] <= 8)?
                 (X10[7:5] <= 3)?
                   (X7[7:4] <= 9)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 8)?
                     (X0[7:5] <= 1)?
                      2
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                        1
                  :
                     (X1[7:5] <= 4)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 14)?
                   (X0[7:5] <= 7)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:6] <= 3)?
                  19
                :
                   (X7[7:5] <= 7)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 11)?
                   (X13[7:6] <= 1)?
                     (X8[7:5] <= 4)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 6)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 1)?
               (X7[7:4] <= 14)?
                 (X11[7:5] <= 3)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 0)?
                  3
                :
                  24
            :
               (X1[7:4] <= 10)?
                207
              :
                 (X7[7:3] <= 20)?
                   (X13[7:4] <= 1)?
                    1
                  :
                    5
                :
                   (X5[7:4] <= 16)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 3)?
         (X3[7:4] <= 15)?
           (X10[7:3] <= 26)?
             (X7[7:4] <= 8)?
               (X9[7:4] <= 4)?
                13
              :
                 (X5[7:4] <= 5)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:6] <= 2)?
                   (X13[7:6] <= 0)?
                     (X12[7:6] <= 0)?
                      1
                    :
                       (X1[7:4] <= 4)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 13)?
                     (X2[7:4] <= 0)?
                       (X3[7:5] <= 4)?
                         (X4[7:5] <= 6)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:3] <= 17)?
                        211
                      :
                        1
                  :
                     (X2[7:3] <= 11)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 18)?
                   (X3[7:5] <= 6)?
                     (X5[7:3] <= 22)?
                      2
                    :
                       (X5[7:4] <= 14)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 6)?
                     (X9[7:4] <= 5)?
                      5
                    :
                       (X3[7:4] <= 11)?
                         (X2[7:6] <= 1)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:3] <= 22)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 9)?
               (X6[7:4] <= 8)?
                 (X13[7:3] <= 3)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 2)?
                 (X0[7:4] <= 8)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:5] <= 5)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:5] <= 5)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 8)?
                     (X0[7:5] <= 5)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:4] <= 15)?
               (X4[7:3] <= 17)?
                 (X9[7:6] <= 1)?
                   (X0[7:4] <= 8)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 4)?
                     (X2[7:4] <= 6)?
                      6
                    :
                       (X14[7:4] <= 4)?
                         (X1[7:3] <= 25)?
                          1
                        :
                           (X10[7:3] <= 9)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:4] <= 1)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:5] <= 0)?
                     (X15[7:5] <= 2)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 31)?
                       (X0[7:3] <= 23)?
                         (X6[7:4] <= 16)?
                           (X6[7:4] <= 2)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 23)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 32)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 19)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:4] <= 15)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 5)?
                            1
                          :
                            1
            :
               (X5[7:5] <= 6)?
                 (X13[7:4] <= 3)?
                   (X4[7:4] <= 10)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 6)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 4)?
                     (X9[7:2] <= 17)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 11)?
                  8
                :
                   (X6[7:4] <= 9)?
                     (X11[7:4] <= 9)?
                      64
                    :
                      1
                  :
                     (X15[7:3] <= 1)?
                       (X11[7:5] <= 2)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:4] <= 9)?
                 (X11[7:6] <= 2)?
                   (X10[7:5] <= 3)?
                    2
                  :
                    25
                :
                   (X2[7:4] <= 6)?
                    55
                  :
                     (X1[7:2] <= 59)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:3] <= 6)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 4)?
                   (X11[7:3] <= 5)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 1)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 14)?
           (X6[7:5] <= 3)?
             (X9[7:5] <= 2)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 0)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:5] <= 7)?
                 (X10[7:6] <= 0)?
                   (X6[7:6] <= 4)?
                    12
                  :
                    4
                :
                   (X13[7:3] <= 13)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 15)?
                  3
                :
                  1
        :
           (X8[7:3] <= 11)?
             (X9[7:4] <= 0)?
               (X8[7:5] <= 1)?
                 (X4[7:4] <= 8)?
                   (X0[7:4] <= 2)?
                    15
                  :
                     (X5[7:5] <= 5)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 6)?
                   (X8[7:4] <= 0)?
                     (X7[7:3] <= 9)?
                       (X12[7:6] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:3] <= 15)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 14)?
                    26
                  :
                     (X6[7:4] <= 9)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 9)?
                 (X5[7:3] <= 28)?
                  335
                :
                   (X2[7:3] <= 9)?
                    56
                  :
                     (X4[7:5] <= 4)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 5)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:5] <= 5)?
                 (X2[7:4] <= 4)?
                  18
                :
                   (X13[7:2] <= 4)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:5] <= 7)?
                       (X5[7:4] <= 16)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 8)?
                         (X0[7:4] <= 0)?
                           (X2[7:4] <= 8)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:4] <= 10)?
                          2
                        :
                          3
                :
                   (X2[7:3] <= 15)?
                     (X14[7:6] <= 1)?
                       (X1[7:5] <= 8)?
                        1
                      :
                        8
                    :
                       (X7[7:6] <= 3)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 2)?
                27
              :
                1
  :
     (X13[7:4] <= 9)?
       (X0[7:4] <= 4)?
         (X14[7:4] <= 5)?
           (X1[7:4] <= 12)?
             (X8[7:4] <= 13)?
               (X12[7:5] <= 3)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 3)?
               (X4[7:3] <= 8)?
                2
              :
                8
            :
               (X9[7:5] <= 0)?
                 (X15[7:4] <= 9)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 1)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 11)?
               (X15[7:5] <= 5)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 4)?
           (X14[7:3] <= 20)?
             (X9[7:5] <= 2)?
               (X15[7:3] <= 25)?
                324
              :
                1
            :
               (X13[7:4] <= 0)?
                 (X11[7:5] <= 1)?
                  4
                :
                  2
              :
                 (X15[7:3] <= 8)?
                  1
                :
                  12
          :
             (X12[7:4] <= 8)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:5] <= 4)?
               (X10[7:5] <= 4)?
                 (X2[7:4] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 9)?
                  2
                :
                  3
            :
               (X11[7:3] <= 0)?
                 (X3[7:2] <= 60)?
                   (X4[7:6] <= 1)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 17)?
               (X7[7:4] <= 5)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 5)?
         (X14[7:3] <= 26)?
           (X12[7:3] <= 2)?
            9
          :
             (X11[7:4] <= 5)?
               (X12[7:3] <= 30)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:3] <= 22)?
             (X6[7:4] <= 0)?
              4
            :
               (X11[7:4] <= 5)?
                 (X5[7:5] <= 2)?
                   (X9[7:5] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 11)?
                  3
                :
                  1
          :
             (X12[7:4] <= 14)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:5] <= 4)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 1)?
           (X2[7:3] <= 15)?
             (X6[7:4] <= 16)?
               (X4[7:5] <= 3)?
                716
              :
                 (X3[7:4] <= 8)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:4] <= 7)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 3)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:4] <= 1)?
               (X6[7:4] <= 7)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/18/accuracy.txt
+ accuracy=9.260e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/18/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/18/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 128 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 202424370.0      0.00       0.0 493761280.0                           5666840.0000
    0:00:03 202424370.0      0.00       0.0 493761280.0                           5666840.0000
    0:00:03 202424370.0      0.00       0.0 493761280.0                           5666840.0000
    0:00:03 202424370.0      0.00       0.0 493761280.0                           5666840.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 202404930.0      0.00       0.0 493529632.0                           5671803.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 245732110.0      0.00       0.0 546831296.0 net2621                   7940127.5000
    0:00:04 246458730.0      0.00       0.0 537122624.0 net3611                   7952302.0000
    0:00:05 244802490.0      0.00       0.0 533548800.0 net2836                   7854483.0000
    0:00:05 242005340.0      0.00       0.0 527288928.0 net2447                   7741455.5000
    0:00:06 242005340.0      0.00       0.0 527268608.0 net3077                   7741455.5000
    0:00:06 239607860.0      0.00       0.0 524193024.0 net3625                   7655776.0000
    0:00:07 239607860.0      0.00       0.0 524090816.0 net2711                   7655776.0000
    0:00:08 239607860.0      0.00       0.0 524066720.0                           7655776.0000
    0:00:08 239607860.0      0.00       0.0 524066720.0                           7655776.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 239607860.0      0.00       0.0 524066720.0                           7655776.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 239607860.0      0.00       0.0 524124768.0                           7655776.0000
    0:00:09 242963660.0      0.00       0.0 530794080.0 net2377                   7803393.5000
    0:00:10 245089940.0      0.00       0.0 532242944.0 net3091                   7883865.5000
    0:00:11 244861520.0      0.00       0.0 531350080.0 net2452                   7873978.0000
    0:00:12 241755750.0      0.00       0.0 525774240.0 net3123                   7745643.0000
    0:00:13 240185950.0      0.00       0.0 524194208.0                           7685403.0000
    0:00:13 240185950.0      0.00       0.0 524194208.0                           7685403.0000
    0:00:13 240185950.0      0.00       0.0 524194208.0                           7685403.0000
    0:00:13 240185950.0      0.00       0.0 524194208.0                           7685403.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=240185950.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29992932.000
+ '[' 29992932 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 943 leaf cells, ports, hiers and 938 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:56:00 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1431
        Number of annotated net delay arcs  :      1431
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966319555.030273 ns, Total Simulation Time : 4999966319555.030273 ns

======================================================================
Summary:
Total number of nets = 938
Number of annotated nets = 938 (100.00%)
Total number of leaf cells = 810
Number of fully annotated leaf cells = 810 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.32 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0105
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/18.sv
+ echo -e '18\t9.260e-01\t240185950.000000\t29992932.000\t0.0105'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/19 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/19/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 3)?
     (X4[7:4] <= 7)?
       (X9[7:4] <= 1)?
         (X14[7:3] <= 14)?
          349
        :
           (X13[7:4] <= 2)?
             (X12[7:4] <= 9)?
              19
            :
              21
          :
             (X9[7:3] <= 1)?
              1
            :
              28
      :
         (X5[7:3] <= 21)?
           (X7[7:5] <= 5)?
             (X15[7:4] <= 0)?
               (X5[7:3] <= 3)?
                2
              :
                 (X9[7:4] <= 14)?
                  682
                :
                   (X11[7:5] <= 4)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 7)?
                17
              :
                2
          :
             (X10[7:2] <= 52)?
               (X0[7:5] <= 3)?
                 (X13[7:5] <= 2)?
                   (X12[7:4] <= 9)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 3)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 5)?
             (X14[7:4] <= 4)?
               (X6[7:4] <= 9)?
                 (X10[7:3] <= 8)?
                   (X7[7:4] <= 11)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 4)?
                     (X0[7:4] <= 4)?
                      2
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                        1
                  :
                     (X1[7:3] <= 24)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 13)?
                   (X0[7:6] <= 3)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 2)?
                 (X12[7:4] <= 9)?
                  19
                :
                   (X7[7:6] <= 2)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 7)?
                   (X13[7:4] <= 0)?
                     (X8[7:6] <= 0)?
                       (X6[7:3] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 6)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 1)?
               (X7[7:6] <= 1)?
                 (X11[7:3] <= 11)?
                   (X3[7:3] <= 32)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 6)?
                  3
                :
                  24
            :
               (X1[7:3] <= 30)?
                207
              :
                 (X7[7:3] <= 18)?
                   (X13[7:3] <= 5)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 7)?
                    29
                  :
                    2
    :
       (X14[7:2] <= 37)?
         (X3[7:5] <= 7)?
           (X10[7:5] <= 7)?
             (X7[7:6] <= 2)?
               (X9[7:4] <= 8)?
                13
              :
                 (X5[7:4] <= 3)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:4] <= 5)?
                   (X13[7:4] <= 4)?
                     (X12[7:4] <= 5)?
                      1
                    :
                       (X1[7:4] <= 5)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 8)?
                     (X2[7:4] <= 0)?
                       (X3[7:3] <= 22)?
                         (X4[7:4] <= 9)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 3)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:5] <= 5)?
                     (X5[7:4] <= 11)?
                      2
                    :
                       (X5[7:5] <= 8)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 6)?
                     (X9[7:5] <= 2)?
                      5
                    :
                       (X3[7:5] <= 2)?
                         (X2[7:4] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 2)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 7)?
               (X6[7:5] <= 3)?
                 (X13[7:4] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 0)?
                 (X0[7:4] <= 7)?
                  2
                :
                  3
              :
                 (X0[7:2] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:3] <= 14)?
                      3
                    :
                       (X2[7:5] <= 5)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 0)?
                     (X0[7:4] <= 11)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 23)?
             (X2[7:6] <= 4)?
               (X4[7:4] <= 9)?
                 (X9[7:4] <= 4)?
                   (X0[7:4] <= 7)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 12)?
                     (X2[7:3] <= 13)?
                      6
                    :
                       (X14[7:3] <= 10)?
                         (X1[7:5] <= 7)?
                          1
                        :
                           (X10[7:4] <= 4)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:4] <= 2)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 10)?
                     (X15[7:4] <= 0)?
                      3
                    :
                       (X14[7:5] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:2] <= 62)?
                       (X0[7:3] <= 20)?
                         (X6[7:6] <= 4)?
                           (X6[7:6] <= 2)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 22)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 3)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 18)?
                        1
                      :
                         (X13[7:5] <= 1)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 5)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 13)?
                 (X13[7:6] <= 0)?
                   (X4[7:3] <= 24)?
                     (X2[7:3] <= 32)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:6] <= 0)?
                     (X9[7:5] <= 2)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 24)?
                  8
                :
                   (X6[7:5] <= 5)?
                     (X11[7:4] <= 9)?
                      64
                    :
                      1
                  :
                     (X15[7:4] <= 1)?
                       (X11[7:4] <= 6)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:4] <= 9)?
                 (X11[7:4] <= 5)?
                   (X10[7:6] <= 2)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 4)?
                    55
                  :
                     (X1[7:4] <= 14)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 3)?
                   (X11[7:4] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 2)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 28)?
           (X6[7:3] <= 11)?
             (X9[7:5] <= 1)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 0)?
               (X8[7:4] <= 2)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:5] <= 0)?
                   (X6[7:2] <= 52)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 5)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 4)?
                  3
                :
                  1
        :
           (X8[7:6] <= 1)?
             (X9[7:4] <= 1)?
               (X8[7:4] <= 1)?
                 (X4[7:3] <= 14)?
                   (X0[7:4] <= 0)?
                    15
                  :
                     (X5[7:4] <= 11)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 2)?
                   (X8[7:5] <= 2)?
                     (X7[7:6] <= 0)?
                       (X12[7:5] <= 4)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 0)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 13)?
                    26
                  :
                     (X6[7:5] <= 7)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 16)?
                 (X5[7:5] <= 8)?
                  335
                :
                   (X2[7:4] <= 2)?
                    56
                  :
                     (X4[7:6] <= 2)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 2)?
                  2
                :
                  1
          :
             (X15[7:5] <= 1)?
               (X6[7:3] <= 20)?
                 (X2[7:5] <= 0)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:6] <= 2)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 14)?
                   (X2[7:4] <= 8)?
                    108
                  :
                     (X4[7:3] <= 28)?
                       (X5[7:4] <= 14)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 7)?
                         (X0[7:3] <= 3)?
                           (X2[7:5] <= 4)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 12)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 8)?
                     (X14[7:5] <= 6)?
                       (X1[7:4] <= 11)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 2)?
                27
              :
                1
  :
     (X13[7:4] <= 10)?
       (X0[7:4] <= 7)?
         (X14[7:2] <= 32)?
           (X1[7:3] <= 27)?
             (X8[7:4] <= 10)?
               (X12[7:6] <= 3)?
                34
              :
                 (X5[7:3] <= 25)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 5)?
               (X4[7:3] <= 10)?
                2
              :
                8
            :
               (X9[7:5] <= 2)?
                 (X15[7:3] <= 18)?
                  59
                :
                   (X11[7:5] <= 2)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 11)?
               (X15[7:6] <= 3)?
                 (X2[7:3] <= 11)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:2] <= 18)?
           (X14[7:6] <= 2)?
             (X9[7:6] <= 1)?
               (X15[7:3] <= 25)?
                324
              :
                1
            :
               (X13[7:6] <= 1)?
                 (X11[7:3] <= 5)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 5)?
                  1
                :
                  12
          :
             (X12[7:4] <= 9)?
              17
            :
              29
        :
           (X15[7:6] <= 2)?
             (X7[7:5] <= 2)?
               (X10[7:4] <= 4)?
                 (X2[7:3] <= 9)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 33)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:4] <= 15)?
                   (X4[7:5] <= 2)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 5)?
               (X7[7:6] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:6] <= 2)?
         (X14[7:4] <= 14)?
           (X12[7:5] <= 0)?
            9
          :
             (X11[7:5] <= 0)?
               (X12[7:3] <= 25)?
                16
              :
                12
            :
               (X1[7:5] <= 3)?
                1
              :
                331
        :
           (X13[7:3] <= 26)?
             (X6[7:3] <= 4)?
              4
            :
               (X11[7:4] <= 7)?
                 (X5[7:5] <= 3)?
                   (X9[7:6] <= 3)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:2] <= 40)?
                  3
                :
                  1
          :
             (X12[7:5] <= 8)?
               (X5[7:3] <= 17)?
                377
              :
                 (X12[7:4] <= 7)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:5] <= 2)?
             (X6[7:6] <= 4)?
               (X4[7:3] <= 17)?
                716
              :
                 (X3[7:3] <= 12)?
                  1
                :
                  1
            :
               (X15[7:4] <= 11)?
                11
              :
                4
          :
             (X11[7:2] <= 35)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 3)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:5] <= 2)?
               (X6[7:3] <= 16)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/19/accuracy.txt
+ accuracy=9.233e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/19/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/19/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 121 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 194997500.0      0.00       0.0 475037024.0                           5532628.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 237824580.0      0.00       0.0 535993152.0 net2306                   7795221.5000
    0:00:03 238236780.0      0.00       0.0 521856992.0 net2788                   7783399.0000
    0:00:04 238086830.0      0.00       0.0 518120320.0 net2233                   7788044.0000
    0:00:04 236590180.0      0.00       0.0 514104832.0 net2625                   7733492.5000
    0:00:05 236361760.0      0.00       0.0 513055136.0 net2917                   7723605.0000
    0:00:05 233178940.0      0.00       0.0 509498944.0 net3108                   7584336.0000
    0:00:06 232786490.0      0.00       0.0 509272544.0 net2649                   7569276.0000
    0:00:06 232786490.0      0.00       0.0 509272544.0                           7569276.0000
    0:00:06 232786490.0      0.00       0.0 509272544.0                           7569276.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 232786490.0      0.00       0.0 509272544.0                           7569276.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 232514850.0      0.00       0.0 507659264.0                           7540599.0000
    0:00:08 238241160.0      0.00       0.0 512762304.0 net2628                   7779281.0000
    0:00:08 238633610.0      0.00       0.0 512851296.0 net2817                   7794341.0000
    0:00:09 238219550.0      0.00       0.0 512154784.0 net11059                  7769886.0000
    0:00:10 236168150.0      0.00       0.0 509123968.0 net2947                   7685990.5000
    0:00:11 232985770.0      0.00       0.0 505790016.0 net2951                   7570191.0000
    0:00:12 232200870.0      0.00       0.0 505201344.0                           7540071.0000
    0:00:12 232200870.0      0.00       0.0 505201344.0                           7540071.0000
    0:00:12 232200870.0      0.00       0.0 505201344.0                           7540071.0000
    0:00:12 232200870.0      0.00       0.0 505201344.0                           7540071.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=232200870.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ delay=25728410.000
+ '[' 25728410 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 909 leaf cells, ports, hiers and 904 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:57:14 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1370
        Number of annotated net delay arcs  :      1370
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965317142.540039 ns, Total Simulation Time : 4999965317142.540039 ns

======================================================================
Summary:
Total number of nets = 904
Number of annotated nets = 904 (100.00%)
Total number of leaf cells = 776
Number of fully annotated leaf cells = 776 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.36 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0103
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/19.sv
+ echo -e '19\t9.233e-01\t232200870.000000\t25728410.000\t0.0103'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/20 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/20/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 5)?
     (X4[7:2] <= 25)?
       (X9[7:3] <= 7)?
         (X14[7:3] <= 14)?
          349
        :
           (X13[7:5] <= 0)?
             (X12[7:3] <= 15)?
              19
            :
              21
          :
             (X9[7:4] <= 0)?
              1
            :
              28
      :
         (X5[7:3] <= 21)?
           (X7[7:4] <= 10)?
             (X15[7:5] <= 0)?
               (X5[7:2] <= 5)?
                2
              :
                 (X9[7:4] <= 15)?
                  682
                :
                   (X11[7:4] <= 10)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 8)?
                17
              :
                2
          :
             (X10[7:5] <= 7)?
               (X0[7:3] <= 24)?
                 (X13[7:6] <= 1)?
                   (X12[7:5] <= 4)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 10)?
             (X14[7:5] <= 1)?
               (X6[7:4] <= 9)?
                 (X10[7:2] <= 17)?
                   (X7[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 3)?
                     (X0[7:4] <= 2)?
                      2
                    :
                       (X5[7:5] <= 6)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 10)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 1)?
                   (X0[7:5] <= 5)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 1)?
                 (X12[7:6] <= 2)?
                  19
                :
                   (X7[7:6] <= 4)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 1)?
                   (X13[7:5] <= 2)?
                     (X8[7:5] <= 4)?
                       (X6[7:3] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 2)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 5)?
               (X7[7:4] <= 9)?
                 (X11[7:5] <= 2)?
                   (X3[7:4] <= 14)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 9)?
                  3
                :
                  24
            :
               (X1[7:2] <= 59)?
                207
              :
                 (X7[7:3] <= 20)?
                   (X13[7:4] <= 1)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 7)?
                    29
                  :
                    2
    :
       (X14[7:3] <= 18)?
         (X3[7:4] <= 15)?
           (X10[7:6] <= 3)?
             (X7[7:5] <= 4)?
               (X9[7:5] <= 3)?
                13
              :
                 (X5[7:5] <= 1)?
                  11
                :
                  1
            :
               (X0[7:6] <= 2)?
                 (X8[7:5] <= 3)?
                   (X13[7:3] <= 7)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:5] <= 2)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 4)?
                         (X4[7:5] <= 2)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 5)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 18)?
                   (X3[7:5] <= 4)?
                     (X5[7:4] <= 11)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:2] <= 23)?
                     (X9[7:5] <= 1)?
                      5
                    :
                       (X3[7:6] <= 1)?
                         (X2[7:5] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 5)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 1)?
               (X6[7:5] <= 5)?
                 (X13[7:5] <= 2)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:3] <= 15)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:6] <= 3)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:6] <= 2)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 0)?
                     (X0[7:4] <= 10)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:6] <= 4)?
               (X4[7:4] <= 9)?
                 (X9[7:3] <= 9)?
                   (X0[7:6] <= 3)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 14)?
                     (X2[7:3] <= 14)?
                      6
                    :
                       (X14[7:4] <= 4)?
                         (X1[7:4] <= 12)?
                          1
                        :
                           (X10[7:4] <= 4)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:4] <= 2)?
                    6
                  :
                     (X13[7:3] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 3)?
                     (X15[7:4] <= 0)?
                      3
                    :
                       (X14[7:3] <= 4)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 15)?
                       (X0[7:4] <= 10)?
                         (X6[7:6] <= 4)?
                           (X6[7:5] <= 3)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 11)?
                            2
                          :
                            3
                      :
                         (X1[7:3] <= 29)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                         (X13[7:5] <= 2)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:3] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 13)?
                            1
                          :
                            1
            :
               (X5[7:2] <= 54)?
                 (X13[7:4] <= 2)?
                   (X4[7:4] <= 12)?
                     (X2[7:3] <= 30)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 5)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 3)?
                     (X9[7:6] <= 1)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 11)?
                  8
                :
                   (X6[7:5] <= 5)?
                     (X11[7:4] <= 10)?
                      64
                    :
                      1
                  :
                     (X15[7:4] <= 1)?
                       (X11[7:4] <= 6)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 14)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:5] <= 2)?
                   (X10[7:4] <= 10)?
                    2
                  :
                    25
                :
                   (X2[7:3] <= 13)?
                    55
                  :
                     (X1[7:3] <= 29)?
                       (X1[7:4] <= 13)?
                        1
                      :
                         (X14[7:3] <= 7)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 7)?
                   (X11[7:5] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 4)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 13)?
           (X6[7:4] <= 5)?
             (X9[7:4] <= 5)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 2)?
               (X8[7:5] <= 4)?
                6
              :
                1
            :
               (X1[7:3] <= 30)?
                 (X10[7:5] <= 0)?
                   (X6[7:5] <= 6)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 7)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 4)?
                  3
                :
                  1
        :
           (X8[7:5] <= 3)?
             (X9[7:4] <= 1)?
               (X8[7:4] <= 2)?
                 (X4[7:4] <= 8)?
                   (X0[7:5] <= 2)?
                    15
                  :
                     (X5[7:4] <= 11)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 2)?
                   (X8[7:4] <= 1)?
                     (X7[7:5] <= 0)?
                       (X12[7:5] <= 4)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 3)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 8)?
                    26
                  :
                     (X6[7:4] <= 7)?
                      3
                    :
                      1
            :
               (X9[7:3] <= 17)?
                 (X5[7:6] <= 4)?
                  335
                :
                   (X2[7:4] <= 4)?
                    56
                  :
                     (X4[7:6] <= 2)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 21)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:5] <= 5)?
                 (X2[7:4] <= 3)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:6] <= 4)?
                   (X2[7:3] <= 16)?
                    108
                  :
                     (X4[7:4] <= 14)?
                       (X5[7:4] <= 13)?
                        2
                      :
                        16
                    :
                       (X8[7:4] <= 8)?
                         (X0[7:2] <= 3)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 19)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 8)?
                     (X14[7:6] <= 3)?
                       (X1[7:4] <= 11)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 24)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 0)?
                27
              :
                1
  :
     (X13[7:3] <= 18)?
       (X0[7:5] <= 3)?
         (X14[7:4] <= 10)?
           (X1[7:5] <= 7)?
             (X8[7:4] <= 14)?
               (X12[7:5] <= 5)?
                34
              :
                 (X5[7:4] <= 14)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:3] <= 26)?
               (X4[7:4] <= 5)?
                2
              :
                8
            :
               (X9[7:4] <= 5)?
                 (X15[7:3] <= 19)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:3] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 9)?
               (X15[7:4] <= 9)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 5)?
           (X14[7:5] <= 4)?
             (X9[7:4] <= 4)?
               (X15[7:4] <= 13)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:5] <= 3)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 3)?
                  1
                :
                  12
          :
             (X12[7:2] <= 36)?
              17
            :
              29
        :
           (X15[7:5] <= 3)?
             (X7[7:4] <= 4)?
               (X10[7:6] <= 0)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 8)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:3] <= 29)?
                   (X4[7:4] <= 7)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 3)?
               (X7[7:6] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:2] <= 35)?
         (X14[7:5] <= 6)?
           (X12[7:4] <= 0)?
            9
          :
             (X11[7:4] <= 4)?
               (X12[7:4] <= 13)?
                16
              :
                12
            :
               (X1[7:5] <= 4)?
                1
              :
                331
        :
           (X13[7:2] <= 47)?
             (X6[7:4] <= 2)?
              4
            :
               (X11[7:4] <= 5)?
                 (X5[7:4] <= 5)?
                   (X9[7:4] <= 3)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:2] <= 39)?
                  3
                :
                  1
          :
             (X12[7:5] <= 8)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:3] <= 11)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 1)?
           (X2[7:4] <= 9)?
             (X6[7:4] <= 13)?
               (X4[7:3] <= 17)?
                716
              :
                 (X3[7:3] <= 15)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:6] <= 2)?
               (X6[7:5] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:4] <= 6)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:4] <= 4)?
               (X6[7:4] <= 7)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/20/accuracy.txt
+ accuracy=9.221e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/20/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/20/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 120 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:02 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:02 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:02 179060910.0      0.00       0.0 431836928.0                           4963327.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 179060910.0      0.00       0.0 431836928.0                           4963327.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 215320770.0      0.00       0.0 478500256.0 net2409                   6886719.5000
    0:00:03 217310740.0      0.00       0.0 471960160.0 net2268                   6958184.0000
    0:00:04 216789510.0      0.00       0.0 468017664.0 net2380                   6933694.0000
    0:00:04 215583500.0      0.00       0.0 465820096.0 net2415                   6879387.5000
    0:00:05 215583500.0      0.00       0.0 465797216.0 net2639                   6879387.5000
    0:00:06 212422290.0      0.00       0.0 462720416.0 net2750                   6749513.5000
    0:00:06 212029840.0      0.00       0.0 462171552.0 net2652                   6734453.5000
    0:00:07 212029840.0      0.00       0.0 462088128.0                           6734453.5000
    0:00:07 212029840.0      0.00       0.0 462088128.0                           6734453.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 212029840.0      0.00       0.0 462088128.0                           6734453.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:08 210830880.0      0.00       0.0 460623392.0                           6679879.0000
    0:00:09 216109130.0      0.00       0.0 465322336.0 net10679                  6889406.0000
    0:00:10 216109130.0      0.00       0.0 465305504.0 net2788                   6889406.0000
    0:00:11 213763670.0      0.00       0.0 462863520.0 net10666                  6799865.5000
    0:00:12 212978770.0      0.00       0.0 462079392.0                           6769746.0000
    0:00:12 212978770.0      0.00       0.0 462079392.0                           6769746.0000
    0:00:12 212978770.0      0.00       0.0 462079392.0                           6769746.0000
    0:00:12 212978770.0      0.00       0.0 462079392.0                           6769746.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=212978770.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=22406698.000
+ '[' 22406698 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 848 leaf cells, ports, hiers and 843 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:58:26 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1273
        Number of annotated net delay arcs  :      1273
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963454877.879883 ns, Total Simulation Time : 4999963454877.879883 ns

======================================================================
Summary:
Total number of nets = 843
Number of annotated nets = 843 (100.00%)
Total number of leaf cells = 715
Number of fully annotated leaf cells = 715 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 10 seconds 
Elapsed time for this session: 10 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=9.362e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/20.sv
+ echo -e '20\t9.221e-01\t212978770.000000\t22406698.000\t9.362e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/21 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/21/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:3] <= 13)?
       (X9[7:3] <= 7)?
         (X14[7:4] <= 6)?
          349
        :
           (X13[7:5] <= 1)?
             (X12[7:4] <= 8)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:3] <= 19)?
           (X7[7:4] <= 11)?
             (X15[7:5] <= 0)?
               (X5[7:3] <= 3)?
                2
              :
                 (X9[7:4] <= 15)?
                  682
                :
                   (X11[7:5] <= 5)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 7)?
                17
              :
                2
          :
             (X10[7:2] <= 52)?
               (X0[7:4] <= 11)?
                 (X13[7:4] <= 0)?
                   (X12[7:5] <= 5)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:3] <= 12)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 11)?
             (X14[7:4] <= 3)?
               (X6[7:4] <= 10)?
                 (X10[7:5] <= 0)?
                   (X7[7:4] <= 9)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:3] <= 6)?
                      2
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 48)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 13)?
                   (X0[7:5] <= 8)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 2)?
                 (X12[7:6] <= 2)?
                  19
                :
                   (X7[7:5] <= 5)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 5)?
                   (X13[7:4] <= 2)?
                     (X8[7:4] <= 7)?
                       (X6[7:4] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 6)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:6] <= 0)?
                 (X11[7:2] <= 25)?
                   (X3[7:4] <= 14)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:6] <= 3)?
                  3
                :
                  24
            :
               (X1[7:4] <= 14)?
                207
              :
                 (X7[7:6] <= 2)?
                   (X13[7:3] <= 4)?
                    1
                  :
                    5
                :
                   (X5[7:4] <= 14)?
                    29
                  :
                    2
    :
       (X14[7:4] <= 7)?
         (X3[7:3] <= 29)?
           (X10[7:6] <= 3)?
             (X7[7:6] <= 2)?
               (X9[7:4] <= 5)?
                13
              :
                 (X5[7:5] <= 4)?
                  11
                :
                  1
            :
               (X0[7:6] <= 0)?
                 (X8[7:3] <= 13)?
                   (X13[7:4] <= 5)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:4] <= 6)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 6)?
                     (X2[7:4] <= 0)?
                       (X3[7:2] <= 49)?
                         (X4[7:6] <= 1)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:3] <= 10)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:5] <= 5)?
                   (X3[7:3] <= 22)?
                     (X5[7:4] <= 11)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 11)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 1)?
                         (X2[7:3] <= 9)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 2)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 9)?
               (X6[7:6] <= 2)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 1)?
                 (X0[7:4] <= 7)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:4] <= 5)?
                      3
                    :
                       (X2[7:6] <= 3)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 2)?
                     (X0[7:5] <= 5)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 23)?
             (X2[7:6] <= 4)?
               (X4[7:4] <= 9)?
                 (X9[7:4] <= 5)?
                   (X0[7:5] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 11)?
                     (X2[7:3] <= 15)?
                      6
                    :
                       (X14[7:3] <= 7)?
                         (X1[7:2] <= 52)?
                          1
                        :
                           (X10[7:4] <= 5)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:3] <= 8)?
                   (X15[7:4] <= 3)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 9)?
                     (X15[7:4] <= 2)?
                      3
                    :
                       (X14[7:3] <= 5)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 13)?
                       (X0[7:4] <= 9)?
                         (X6[7:6] <= 4)?
                           (X6[7:5] <= 2)?
                            1
                          :
                            16
                        :
                           (X1[7:3] <= 25)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 1)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 10)?
                        1
                      :
                         (X13[7:6] <= 2)?
                           (X2[7:4] <= 13)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:3] <= 23)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 14)?
                 (X13[7:6] <= 1)?
                   (X4[7:5] <= 6)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 3)?
                     (X9[7:6] <= 1)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:2] <= 51)?
                  8
                :
                   (X6[7:5] <= 7)?
                     (X11[7:4] <= 10)?
                      64
                    :
                      1
                  :
                     (X15[7:2] <= 4)?
                       (X11[7:3] <= 9)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:4] <= 9)?
                 (X11[7:3] <= 10)?
                   (X10[7:5] <= 2)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:4] <= 10)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:5] <= 1)?
                   (X11[7:4] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 4)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 27)?
           (X6[7:3] <= 10)?
             (X9[7:5] <= 0)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 2)?
               (X8[7:5] <= 1)?
                6
              :
                1
            :
               (X1[7:3] <= 29)?
                 (X10[7:4] <= 0)?
                   (X6[7:6] <= 3)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 3)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 7)?
                  3
                :
                  1
        :
           (X8[7:5] <= 3)?
             (X9[7:5] <= 1)?
               (X8[7:5] <= 1)?
                 (X4[7:3] <= 14)?
                   (X0[7:4] <= 3)?
                    15
                  :
                     (X5[7:5] <= 6)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:4] <= 10)?
                   (X8[7:3] <= 4)?
                     (X7[7:4] <= 4)?
                       (X12[7:6] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 4)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 14)?
                    26
                  :
                     (X6[7:4] <= 9)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 4)?
                 (X5[7:6] <= 4)?
                  335
                :
                   (X2[7:4] <= 5)?
                    56
                  :
                     (X4[7:4] <= 10)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 16)?
                  2
                :
                  1
          :
             (X15[7:2] <= 12)?
               (X6[7:4] <= 7)?
                 (X2[7:4] <= 2)?
                  18
                :
                   (X13[7:3] <= 3)?
                    80
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 7)?
                   (X2[7:4] <= 6)?
                    108
                  :
                     (X4[7:5] <= 6)?
                       (X5[7:5] <= 4)?
                        2
                      :
                        16
                    :
                       (X8[7:2] <= 32)?
                         (X0[7:3] <= 3)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:4] <= 4)?
                          2
                        :
                          3
                :
                   (X2[7:4] <= 7)?
                     (X14[7:5] <= 5)?
                       (X1[7:2] <= 45)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 24)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 5)?
                27
              :
                1
  :
     (X13[7:5] <= 6)?
       (X0[7:5] <= 4)?
         (X14[7:4] <= 7)?
           (X1[7:4] <= 13)?
             (X8[7:5] <= 2)?
               (X12[7:3] <= 26)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 10)?
               (X4[7:5] <= 2)?
                2
              :
                8
            :
               (X9[7:4] <= 5)?
                 (X15[7:2] <= 39)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:4] <= 0)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 11)?
               (X15[7:5] <= 4)?
                 (X2[7:3] <= 11)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 3)?
           (X14[7:5] <= 4)?
             (X9[7:6] <= 2)?
               (X15[7:5] <= 6)?
                324
              :
                1
            :
               (X13[7:4] <= 0)?
                 (X11[7:4] <= 1)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 5)?
                  1
                :
                  12
          :
             (X12[7:4] <= 7)?
              17
            :
              29
        :
           (X15[7:6] <= 1)?
             (X7[7:4] <= 5)?
               (X10[7:5] <= 3)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:2] <= 31)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:5] <= 8)?
                   (X4[7:5] <= 5)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 15)?
               (X7[7:6] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:6] <= 1)?
         (X14[7:5] <= 5)?
           (X12[7:5] <= 0)?
            9
          :
             (X11[7:5] <= 2)?
               (X12[7:4] <= 13)?
                16
              :
                12
            :
               (X1[7:6] <= 1)?
                1
              :
                331
        :
           (X13[7:1] <= 95)?
             (X6[7:4] <= 2)?
              4
            :
               (X11[7:3] <= 15)?
                 (X5[7:5] <= 3)?
                   (X9[7:3] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:2] <= 41)?
                  3
                :
                  1
          :
             (X12[7:6] <= 4)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:6] <= 2)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:4] <= 7)?
             (X6[7:4] <= 16)?
               (X4[7:3] <= 17)?
                716
              :
                 (X3[7:4] <= 4)?
                  1
                :
                  1
            :
               (X15[7:4] <= 11)?
                11
              :
                4
          :
             (X11[7:3] <= 17)?
               (X6[7:4] <= 1)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 0)?
             (X12[7:4] <= 0)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:5] <= 2)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/21/accuracy.txt
+ accuracy=9.184e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/21/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/21/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 115 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 222874450.0      0.00       0.0 545030720.0                           6136121.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 275948630.0      0.00       0.0 620734144.0 net2915                   8937879.0000
    0:00:03 274369440.0      0.00       0.0 601086080.0 net3800                   8841784.0000
    0:00:04 272720670.0      0.00       0.0 593108160.0 net3125                   8777520.0000
    0:00:04 268719240.0      0.00       0.0 585028864.0 net3490                   8601074.0000
    0:00:06 267805560.0      0.00       0.0 581864704.0 net3076                   8561524.0000
    0:00:06 265843310.0      0.00       0.0 579957760.0 net3541                   8486225.0000
    0:00:07 265843310.0      0.00       0.0 579957760.0                           8486225.0000
    0:00:07 265843310.0      0.00       0.0 579957760.0                           8486225.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 265843310.0      0.00       0.0 579957760.0                           8486225.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 264665960.0      0.00       0.0 578700864.0                           8441045.0000
    0:00:09 273432690.0      0.00       0.0 594051328.0 net2829                   8812865.0000
    0:00:10 272104950.0      0.00       0.0 589537024.0 net12864                  8748861.0000
    0:00:11 272062170.0      0.00       0.0 588395072.0 net2622                   8753541.0000
    0:00:11 268590900.0      0.00       0.0 581851008.0 net2683                   8615114.0000
    0:00:12 268548120.0      0.00       0.0 581186624.0 net2451                   8619794.0000
    0:00:13 266585870.0      0.00       0.0 579241280.0 net12873                  8544494.0000
    0:00:14 266585870.0      0.00       0.0 579241280.0                           8544494.0000
    0:00:14 266585870.0      0.00       0.0 579241280.0                           8544494.0000
    0:00:14 266585870.0      0.00       0.0 579241280.0                           8544494.0000
    0:00:14 266585870.0      0.00       0.0 579241280.0                           8544494.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=266585870.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28055456.000
+ '[' 28055456 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1026 leaf cells, ports, hiers and 1021 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:59:52 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1591
        Number of annotated net delay arcs  :      1591
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966784613.139648 ns, Total Simulation Time : 4999966784613.139648 ns

======================================================================
Summary:
Total number of nets = 1021
Number of annotated nets = 1021 (100.00%)
Total number of leaf cells = 893
Number of fully annotated leaf cells = 893 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.46 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0117
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/21.sv
+ echo -e '21\t9.184e-01\t266585870.000000\t28055456.000\t0.0117'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/22 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/22/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:3] <= 8)?
     (X4[7:4] <= 5)?
       (X9[7:4] <= 3)?
         (X14[7:4] <= 6)?
          349
        :
           (X13[7:4] <= 1)?
             (X12[7:5] <= 3)?
              19
            :
              21
          :
             (X9[7:5] <= 1)?
              1
            :
              28
      :
         (X5[7:4] <= 10)?
           (X7[7:5] <= 7)?
             (X15[7:6] <= 1)?
               (X5[7:2] <= 4)?
                2
              :
                 (X9[7:5] <= 8)?
                  682
                :
                   (X11[7:4] <= 7)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 9)?
                17
              :
                2
          :
             (X10[7:3] <= 26)?
               (X0[7:3] <= 25)?
                 (X13[7:6] <= 0)?
                   (X12[7:5] <= 5)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 2)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:3] <= 19)?
             (X14[7:4] <= 3)?
               (X6[7:5] <= 6)?
                 (X10[7:4] <= 3)?
                   (X7[7:4] <= 8)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:4] <= 3)?
                      2
                    :
                       (X5[7:3] <= 23)?
                        1
                      :
                        1
                  :
                     (X1[7:2] <= 47)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 3)?
                   (X0[7:5] <= 6)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 1)?
                 (X12[7:6] <= 1)?
                  19
                :
                   (X7[7:6] <= 3)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:5] <= 0)?
                     (X8[7:4] <= 7)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 6)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 1)?
               (X7[7:4] <= 10)?
                 (X11[7:5] <= 2)?
                   (X3[7:5] <= 8)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 18)?
                  3
                :
                  24
            :
               (X1[7:2] <= 59)?
                207
              :
                 (X7[7:2] <= 41)?
                   (X13[7:3] <= 5)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:2] <= 37)?
         (X3[7:3] <= 29)?
           (X10[7:5] <= 7)?
             (X7[7:4] <= 7)?
               (X9[7:4] <= 7)?
                13
              :
                 (X5[7:5] <= 0)?
                  11
                :
                  1
            :
               (X0[7:5] <= 2)?
                 (X8[7:3] <= 13)?
                   (X13[7:4] <= 3)?
                     (X12[7:4] <= 3)?
                      1
                    :
                       (X1[7:4] <= 7)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 8)?
                     (X2[7:4] <= 1)?
                       (X3[7:5] <= 6)?
                         (X4[7:4] <= 13)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:2] <= 27)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:5] <= 5)?
                     (X5[7:6] <= 1)?
                      2
                    :
                       (X5[7:6] <= 3)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 14)?
                     (X9[7:5] <= 5)?
                      5
                    :
                       (X3[7:4] <= 9)?
                         (X2[7:2] <= 22)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 10)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 3)?
               (X6[7:5] <= 3)?
                 (X13[7:4] <= 1)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:3] <= 8)?
                 (X0[7:5] <= 3)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:5] <= 5)?
                      3
                    :
                       (X2[7:6] <= 4)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 1)?
                     (X0[7:2] <= 44)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 14)?
             (X2[7:6] <= 4)?
               (X4[7:4] <= 9)?
                 (X9[7:3] <= 7)?
                   (X0[7:6] <= 1)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 12)?
                     (X2[7:3] <= 15)?
                      6
                    :
                       (X14[7:5] <= 2)?
                         (X1[7:3] <= 26)?
                          1
                        :
                           (X10[7:4] <= 2)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:4] <= 0)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 12)?
                     (X15[7:3] <= 5)?
                      3
                    :
                       (X14[7:3] <= 5)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:4] <= 10)?
                         (X6[7:4] <= 15)?
                           (X6[7:6] <= 1)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 9)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 8)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:4] <= 14)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 10)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 4)?
                 (X13[7:4] <= 2)?
                   (X4[7:6] <= 3)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 6)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 6)?
                     (X9[7:5] <= 3)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 12)?
                  8
                :
                   (X6[7:4] <= 11)?
                     (X11[7:3] <= 18)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:5] <= 2)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:5] <= 6)?
              92
            :
               (X2[7:5] <= 4)?
                 (X11[7:5] <= 2)?
                   (X10[7:3] <= 24)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:3] <= 28)?
                       (X1[7:3] <= 27)?
                        1
                      :
                         (X14[7:4] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 5)?
                   (X11[7:3] <= 6)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 1)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 27)?
           (X6[7:5] <= 0)?
             (X9[7:5] <= 2)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 3)?
               (X8[7:5] <= 2)?
                6
              :
                1
            :
               (X1[7:4] <= 16)?
                 (X10[7:5] <= 0)?
                   (X6[7:3] <= 28)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 11)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 6)?
                  3
                :
                  1
        :
           (X8[7:5] <= 3)?
             (X9[7:4] <= 1)?
               (X8[7:5] <= 1)?
                 (X4[7:4] <= 7)?
                   (X0[7:3] <= 2)?
                    15
                  :
                     (X5[7:5] <= 5)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:4] <= 11)?
                   (X8[7:4] <= 3)?
                     (X7[7:4] <= 3)?
                       (X12[7:5] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 2)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 6)?
                    26
                  :
                     (X6[7:5] <= 4)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 4)?
                 (X5[7:4] <= 14)?
                  335
                :
                   (X2[7:4] <= 1)?
                    56
                  :
                     (X4[7:3] <= 18)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 9)?
                  2
                :
                  1
          :
             (X15[7:2] <= 11)?
               (X6[7:4] <= 11)?
                 (X2[7:5] <= 2)?
                  18
                :
                   (X13[7:4] <= 2)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 7)?
                   (X2[7:2] <= 30)?
                    108
                  :
                     (X4[7:4] <= 13)?
                       (X5[7:2] <= 47)?
                        2
                      :
                        16
                    :
                       (X8[7:5] <= 4)?
                         (X0[7:4] <= 2)?
                           (X2[7:4] <= 8)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 4)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 2)?
                     (X14[7:6] <= 3)?
                       (X1[7:5] <= 8)?
                        1
                      :
                        8
                    :
                       (X7[7:4] <= 11)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 11)?
                27
              :
                1
  :
     (X13[7:3] <= 19)?
       (X0[7:4] <= 6)?
         (X14[7:5] <= 4)?
           (X1[7:3] <= 24)?
             (X8[7:4] <= 11)?
               (X12[7:5] <= 7)?
                34
              :
                 (X5[7:4] <= 11)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 2)?
               (X4[7:4] <= 4)?
                2
              :
                8
            :
               (X9[7:3] <= 11)?
                 (X15[7:3] <= 19)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:4] <= 3)?
              1
            :
              13
          :
             (X1[7:4] <= 8)?
               (X15[7:4] <= 9)?
                 (X2[7:4] <= 7)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:3] <= 8)?
           (X14[7:4] <= 7)?
             (X9[7:5] <= 1)?
               (X15[7:4] <= 13)?
                324
              :
                1
            :
               (X13[7:5] <= 3)?
                 (X11[7:4] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 4)?
                  1
                :
                  12
          :
             (X12[7:5] <= 4)?
              17
            :
              29
        :
           (X15[7:5] <= 3)?
             (X7[7:3] <= 14)?
               (X10[7:6] <= 1)?
                 (X2[7:5] <= 3)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 6)?
                  2
                :
                  3
            :
               (X11[7:5] <= 1)?
                 (X3[7:3] <= 28)?
                   (X4[7:5] <= 3)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 7)?
               (X7[7:5] <= 2)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 4)?
         (X14[7:6] <= 2)?
           (X12[7:6] <= 1)?
            9
          :
             (X11[7:5] <= 2)?
               (X12[7:3] <= 28)?
                16
              :
                12
            :
               (X1[7:4] <= 7)?
                1
              :
                331
        :
           (X13[7:3] <= 25)?
             (X6[7:5] <= 1)?
              4
            :
               (X11[7:5] <= 4)?
                 (X5[7:4] <= 8)?
                   (X9[7:3] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 2)?
                  3
                :
                  1
          :
             (X12[7:5] <= 8)?
               (X5[7:4] <= 8)?
                377
              :
                 (X12[7:4] <= 7)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 3)?
           (X2[7:4] <= 7)?
             (X6[7:5] <= 8)?
               (X4[7:4] <= 8)?
                716
              :
                 (X3[7:3] <= 14)?
                  1
                :
                  1
            :
               (X15[7:4] <= 12)?
                11
              :
                4
          :
             (X11[7:5] <= 2)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 5)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:5] <= 0)?
               (X6[7:5] <= 3)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/22/accuracy.txt
+ accuracy=9.169e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/22/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/22/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 118 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 219459290.0      0.00       0.0 534389728.0                           6057240.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 266462320.0      0.00       0.0 598860928.0 net2559                   8493313.0000
    0:00:03 268793990.0      0.00       0.0 587027392.0 net3374                   8561470.0000
    0:00:04 266881070.0      0.00       0.0 578028224.0 net3054                   8491730.0000
    0:00:04 262426870.0      0.00       0.0 570754752.0 net3344                   8313311.0000
    0:00:06 262198450.0      0.00       0.0 569666880.0 net2509                   8303423.5000
    0:00:06 258623620.0      0.00       0.0 565586880.0 net2827                   8172564.5000
    0:00:08 258231170.0      0.00       0.0 565023296.0                           8157504.5000
    0:00:08 258231170.0      0.00       0.0 565023296.0                           8157504.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 258231170.0      0.00       0.0 565023296.0                           8157504.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:09 256782180.0      0.00       0.0 562332736.0                           8083647.5000
    0:00:10 266196250.0      0.00       0.0 574954176.0 net2668                   8485538.0000
    0:00:10 267309210.0      0.00       0.0 574502272.0 net2608                   8526002.0000
    0:00:11 267080790.0      0.00       0.0 573478208.0 net3345                   8516115.0000
    0:00:12 263803940.0      0.00       0.0 567917120.0 net2967                   8382875.5000
    0:00:13 258702090.0      0.00       0.0 563091648.0 net12635                  8187096.5000
    0:00:14 258702090.0      0.00       0.0 563091648.0                           8187096.5000
    0:00:14 258702090.0      0.00       0.0 563091648.0                           8187096.5000
    0:00:14 258702090.0      0.00       0.0 563091648.0                           8187096.5000
    0:00:14 258702090.0      0.00       0.0 563091648.0                           8187096.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=258702090.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29636948.000
+ '[' 29636948 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1005 leaf cells, ports, hiers and 1000 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:01:18 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1557
        Number of annotated net delay arcs  :      1557
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965940613.730469 ns, Total Simulation Time : 4999965940613.730469 ns

======================================================================
Summary:
Total number of nets = 1000
Number of annotated nets = 1000 (100.00%)
Total number of leaf cells = 872
Number of fully annotated leaf cells = 872 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.44 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0112
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_22.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_22.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_22.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/22.sv
+ echo -e '22\t9.169e-01\t258702090.000000\t29636948.000\t0.0112'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/23 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/23/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 3)?
     (X4[7:6] <= 1)?
       (X9[7:3] <= 5)?
         (X14[7:4] <= 7)?
          349
        :
           (X13[7:3] <= 4)?
             (X12[7:5] <= 4)?
              19
            :
              21
          :
             (X9[7:5] <= 0)?
              1
            :
              28
      :
         (X5[7:3] <= 19)?
           (X7[7:5] <= 5)?
             (X15[7:4] <= 0)?
               (X5[7:3] <= 1)?
                2
              :
                 (X9[7:6] <= 4)?
                  682
                :
                   (X11[7:3] <= 17)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 3)?
                17
              :
                2
          :
             (X10[7:3] <= 24)?
               (X0[7:2] <= 49)?
                 (X13[7:5] <= 0)?
                   (X12[7:4] <= 9)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 9)?
             (X14[7:5] <= 1)?
               (X6[7:5] <= 6)?
                 (X10[7:4] <= 5)?
                   (X7[7:3] <= 16)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 2)?
                     (X0[7:5] <= 0)?
                      2
                    :
                       (X5[7:4] <= 7)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 9)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 7)?
                   (X0[7:6] <= 3)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 4)?
                 (X12[7:5] <= 2)?
                  19
                :
                   (X7[7:5] <= 6)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:5] <= 0)?
                     (X8[7:3] <= 15)?
                       (X6[7:6] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 6)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:4] <= 10)?
                 (X11[7:5] <= 3)?
                   (X3[7:5] <= 8)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 18)?
                  3
                :
                  24
            :
               (X1[7:2] <= 59)?
                207
              :
                 (X7[7:3] <= 19)?
                   (X13[7:4] <= 2)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:3] <= 19)?
         (X3[7:5] <= 7)?
           (X10[7:5] <= 6)?
             (X7[7:5] <= 3)?
               (X9[7:4] <= 3)?
                13
              :
                 (X5[7:5] <= 3)?
                  11
                :
                  1
            :
               (X0[7:5] <= 1)?
                 (X8[7:3] <= 12)?
                   (X13[7:4] <= 2)?
                     (X12[7:6] <= 1)?
                      1
                    :
                       (X1[7:4] <= 7)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:4] <= 0)?
                       (X3[7:5] <= 5)?
                         (X4[7:5] <= 4)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:6] <= 2)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:5] <= 5)?
                     (X5[7:6] <= 0)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 6)?
                     (X9[7:5] <= 5)?
                      5
                    :
                       (X3[7:5] <= 0)?
                         (X2[7:3] <= 10)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 11)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 3)?
               (X6[7:5] <= 1)?
                 (X13[7:4] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 0)?
                 (X0[7:6] <= 1)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:6] <= 2)?
                      3
                    :
                       (X2[7:5] <= 3)?
                        2
                      :
                        1
                :
                   (X9[7:3] <= 12)?
                     (X0[7:3] <= 22)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:4] <= 14)?
               (X4[7:3] <= 17)?
                 (X9[7:3] <= 7)?
                   (X0[7:5] <= 3)?
                    2
                  :
                    7
                :
                   (X6[7:3] <= 25)?
                     (X2[7:3] <= 15)?
                      6
                    :
                       (X14[7:5] <= 1)?
                         (X1[7:4] <= 13)?
                          1
                        :
                           (X10[7:5] <= 2)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 1)?
                   (X15[7:3] <= 0)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 11)?
                     (X15[7:4] <= 3)?
                      3
                    :
                       (X14[7:4] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:4] <= 10)?
                         (X6[7:4] <= 14)?
                           (X6[7:6] <= 1)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 10)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 4)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                         (X13[7:4] <= 2)?
                           (X2[7:5] <= 5)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 8)?
                            1
                          :
                            1
            :
               (X5[7:4] <= 12)?
                 (X13[7:3] <= 1)?
                   (X4[7:5] <= 5)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 2)?
                      2
                    :
                      23
                :
                   (X9[7:6] <= 0)?
                     (X9[7:4] <= 5)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 12)?
                  8
                :
                   (X6[7:5] <= 6)?
                     (X11[7:5] <= 5)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 0)?
                       (X11[7:5] <= 2)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 13)?
              92
            :
               (X2[7:5] <= 3)?
                 (X11[7:5] <= 3)?
                   (X10[7:4] <= 10)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 4)?
                    55
                  :
                     (X1[7:3] <= 29)?
                       (X1[7:4] <= 12)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 3)?
                   (X11[7:4] <= 3)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 3)?
                    2
                  :
                    1
      :
         (X3[7:2] <= 55)?
           (X6[7:5] <= 1)?
             (X9[7:6] <= 0)?
               (X14[7:4] <= 16)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 3)?
               (X8[7:5] <= 2)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:5] <= 0)?
                   (X6[7:3] <= 26)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 7)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 7)?
                  3
                :
                  1
        :
           (X8[7:6] <= 1)?
             (X9[7:5] <= 1)?
               (X8[7:5] <= 1)?
                 (X4[7:4] <= 6)?
                   (X0[7:4] <= 0)?
                    15
                  :
                     (X5[7:4] <= 10)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:4] <= 10)?
                   (X8[7:4] <= 3)?
                     (X7[7:4] <= 4)?
                       (X12[7:5] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 2)?
                    26
                  :
                     (X6[7:6] <= 2)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 4)?
                 (X5[7:4] <= 14)?
                  335
                :
                   (X2[7:4] <= 1)?
                    56
                  :
                     (X4[7:4] <= 7)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 14)?
                  2
                :
                  1
          :
             (X15[7:5] <= 2)?
               (X6[7:6] <= 2)?
                 (X2[7:5] <= 2)?
                  18
                :
                   (X13[7:5] <= 1)?
                    80
                  :
                     (X2[7:5] <= 5)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 8)?
                   (X2[7:4] <= 7)?
                    108
                  :
                     (X4[7:5] <= 5)?
                       (X5[7:4] <= 12)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 2)?
                         (X0[7:4] <= 0)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 3)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 1)?
                     (X14[7:6] <= 1)?
                       (X1[7:6] <= 1)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 23)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 8)?
                27
              :
                1
  :
     (X13[7:3] <= 19)?
       (X0[7:4] <= 4)?
         (X14[7:5] <= 4)?
           (X1[7:4] <= 13)?
             (X8[7:5] <= 4)?
               (X12[7:6] <= 2)?
                34
              :
                 (X5[7:5] <= 5)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 13)?
               (X4[7:5] <= 2)?
                2
              :
                8
            :
               (X9[7:3] <= 9)?
                 (X15[7:3] <= 19)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 8)?
               (X15[7:4] <= 10)?
                 (X2[7:4] <= 7)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 3)?
           (X14[7:5] <= 4)?
             (X9[7:4] <= 3)?
               (X15[7:4] <= 13)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 2)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 4)?
                  1
                :
                  12
          :
             (X12[7:4] <= 8)?
              17
            :
              29
        :
           (X15[7:6] <= 1)?
             (X7[7:5] <= 3)?
               (X10[7:6] <= 1)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:5] <= 3)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:4] <= 13)?
                   (X4[7:5] <= 1)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 4)?
               (X7[7:4] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 5)?
         (X14[7:3] <= 26)?
           (X12[7:6] <= 1)?
            9
          :
             (X11[7:4] <= 2)?
               (X12[7:5] <= 5)?
                16
              :
                12
            :
               (X1[7:5] <= 3)?
                1
              :
                331
        :
           (X13[7:2] <= 51)?
             (X6[7:6] <= 0)?
              4
            :
               (X11[7:5] <= 4)?
                 (X5[7:4] <= 6)?
                   (X9[7:6] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 7)?
                  3
                :
                  1
          :
             (X12[7:4] <= 12)?
               (X5[7:5] <= 4)?
                377
              :
                 (X12[7:3] <= 14)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:4] <= 4)?
           (X2[7:4] <= 6)?
             (X6[7:5] <= 8)?
               (X4[7:5] <= 4)?
                716
              :
                 (X3[7:3] <= 15)?
                  1
                :
                  1
            :
               (X15[7:4] <= 12)?
                11
              :
                4
          :
             (X11[7:4] <= 8)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 4)?
             (X12[7:4] <= 1)?
              1
            :
              31
          :
             (X5[7:5] <= 1)?
               (X6[7:4] <= 6)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/23/accuracy.txt
+ accuracy=9.090e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/23/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/23/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 127 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 200350440.0      0.00       0.0 488114880.0                           5618319.0000
    0:00:02 200350440.0      0.00       0.0 488114880.0                           5618319.0000
    0:00:02 200350440.0      0.00       0.0 488114880.0                           5618319.0000
    0:00:02 200350440.0      0.00       0.0 488114880.0                           5618319.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 200331000.0      0.00       0.0 488418976.0                           5623282.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 239263170.0      0.00       0.0 546001984.0 net2916                   7631894.0000
    0:00:04 239782060.0      0.00       0.0 530995584.0 net3040                   7620260.5000
    0:00:05 238782820.0      0.00       0.0 525513024.0 net3108                   7590070.5000
    0:00:05 236495950.0      0.00       0.0 520672960.0 net6581                   7496555.5000
    0:00:06 236495950.0      0.00       0.0 520650624.0 net3020                   7496555.5000
    0:00:06 231700550.0      0.00       0.0 514865376.0 net3301                   7301727.0000
    0:00:07 231700550.0      0.00       0.0 514759520.0 net2509                   7301727.0000
    0:00:08 231700550.0      0.00       0.0 514759520.0                           7301727.0000
    0:00:08 231700550.0      0.00       0.0 514759520.0                           7301727.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 231700550.0      0.00       0.0 514759520.0                           7301727.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 231700550.0      0.00       0.0 514323968.0                           7301727.0000
    0:00:09 237701650.0      0.00       0.0 520752256.0 net2453                   7563572.5000
    0:00:10 240220380.0      0.00       0.0 522461120.0 net3038                   7659104.5000
    0:00:11 239827930.0      0.00       0.0 522071072.0 net2632                   7644044.5000
    0:00:12 236966870.0      0.00       0.0 518126528.0 net3012                   7526147.5000
    0:00:12 233434820.0      0.00       0.0 514787520.0 net2726                   7390608.5000
    0:00:13 233434820.0      0.00       0.0 514787520.0                           7390608.5000
    0:00:13 233434820.0      0.00       0.0 514787520.0                           7390608.5000
    0:00:13 233434820.0      0.00       0.0 514787520.0                           7390608.5000
    0:00:13 233434820.0      0.00       0.0 514787520.0                           7390608.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=233434820.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29571584.000
+ '[' 29571584 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 924 leaf cells, ports, hiers and 919 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:02:38 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1404
        Number of annotated net delay arcs  :      1404
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965205050.419922 ns, Total Simulation Time : 4999965205050.419922 ns

======================================================================
Summary:
Total number of nets = 919
Number of annotated nets = 919 (100.00%)
Total number of leaf cells = 791
Number of fully annotated leaf cells = 791 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.28 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0102
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_23.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_23.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_23.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/23.sv
+ echo -e '23\t9.090e-01\t233434820.000000\t29571584.000\t0.0102'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/24 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/24/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:3] <= 8)?
     (X4[7:5] <= 3)?
       (X9[7:5] <= 2)?
         (X14[7:3] <= 15)?
          349
        :
           (X13[7:5] <= 0)?
             (X12[7:6] <= 2)?
              19
            :
              21
          :
             (X9[7:4] <= 0)?
              1
            :
              28
      :
         (X5[7:5] <= 4)?
           (X7[7:5] <= 6)?
             (X15[7:6] <= 0)?
               (X5[7:3] <= 3)?
                2
              :
                 (X9[7:6] <= 1)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 3)?
                17
              :
                2
          :
             (X10[7:6] <= 3)?
               (X0[7:5] <= 6)?
                 (X13[7:4] <= 0)?
                   (X12[7:5] <= 2)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 2)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 6)?
             (X14[7:4] <= 1)?
               (X6[7:5] <= 4)?
                 (X10[7:5] <= 2)?
                   (X7[7:5] <= 4)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 6)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:5] <= 3)?
                        1
                      :
                        1
                  :
                     (X1[7:3] <= 21)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 1)?
                   (X0[7:4] <= 14)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:5] <= 5)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 5)?
                   (X13[7:4] <= 1)?
                     (X8[7:6] <= 0)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 5)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 0)?
               (X7[7:5] <= 6)?
                 (X11[7:6] <= 0)?
                   (X3[7:5] <= 8)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 17)?
                  3
                :
                  24
            :
               (X1[7:4] <= 12)?
                207
              :
                 (X7[7:4] <= 10)?
                   (X13[7:4] <= 2)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 2)?
         (X3[7:4] <= 15)?
           (X10[7:3] <= 23)?
             (X7[7:5] <= 4)?
               (X9[7:3] <= 10)?
                13
              :
                 (X5[7:6] <= 2)?
                  11
                :
                  1
            :
               (X0[7:5] <= 2)?
                 (X8[7:5] <= 0)?
                   (X13[7:5] <= 2)?
                     (X12[7:3] <= 6)?
                      1
                    :
                       (X1[7:3] <= 12)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:3] <= 27)?
                     (X2[7:6] <= 0)?
                       (X3[7:4] <= 12)?
                         (X4[7:6] <= 0)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:2] <= 28)?
                        211
                      :
                        1
                  :
                     (X2[7:3] <= 7)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 2)?
                   (X3[7:5] <= 5)?
                     (X5[7:6] <= 3)?
                      2
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 4)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:5] <= 3)?
                         (X2[7:4] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 1)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 18)?
               (X6[7:6] <= 1)?
                 (X13[7:6] <= 1)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 2)?
                 (X0[7:5] <= 3)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:5] <= 5)?
                    10
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                       (X2[7:6] <= 3)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 1)?
                     (X0[7:4] <= 10)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 25)?
             (X2[7:3] <= 29)?
               (X4[7:4] <= 9)?
                 (X9[7:5] <= 2)?
                   (X0[7:5] <= 2)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 3)?
                     (X2[7:4] <= 7)?
                      6
                    :
                       (X14[7:5] <= 3)?
                         (X1[7:4] <= 13)?
                          1
                        :
                           (X10[7:4] <= 1)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 3)?
                   (X15[7:3] <= 4)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 6)?
                     (X15[7:6] <= 1)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:2] <= 59)?
                       (X0[7:5] <= 7)?
                         (X6[7:6] <= 4)?
                           (X6[7:3] <= 12)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 4)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 4)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                         (X13[7:5] <= 2)?
                           (X2[7:6] <= 2)?
                            643
                          :
                             (X13[7:4] <= 3)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 1)?
                 (X13[7:5] <= 0)?
                   (X4[7:5] <= 4)?
                     (X2[7:3] <= 31)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 2)?
                      2
                    :
                      23
                :
                   (X9[7:3] <= 11)?
                     (X9[7:4] <= 4)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 23)?
                  8
                :
                   (X6[7:4] <= 10)?
                     (X11[7:5] <= 4)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:5] <= 3)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 14)?
              92
            :
               (X2[7:5] <= 4)?
                 (X11[7:4] <= 5)?
                   (X10[7:5] <= 5)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 2)?
                    55
                  :
                     (X1[7:3] <= 30)?
                       (X1[7:4] <= 13)?
                        1
                      :
                         (X14[7:3] <= 4)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 0)?
                   (X11[7:4] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 14)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 13)?
           (X6[7:4] <= 6)?
             (X9[7:5] <= 0)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 3)?
               (X8[7:6] <= 2)?
                6
              :
                1
            :
               (X1[7:3] <= 30)?
                 (X10[7:5] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 6)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 2)?
                  3
                :
                  1
        :
           (X8[7:3] <= 7)?
             (X9[7:3] <= 3)?
               (X8[7:3] <= 1)?
                 (X4[7:5] <= 3)?
                   (X0[7:5] <= 1)?
                    15
                  :
                     (X5[7:3] <= 22)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 5)?
                   (X8[7:5] <= 2)?
                     (X7[7:3] <= 8)?
                       (X12[7:6] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:3] <= 14)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 11)?
                    26
                  :
                     (X6[7:6] <= 2)?
                      3
                    :
                      1
            :
               (X9[7:6] <= 2)?
                 (X5[7:3] <= 29)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:5] <= 5)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 7)?
                  2
                :
                  1
          :
             (X15[7:4] <= 3)?
               (X6[7:5] <= 3)?
                 (X2[7:4] <= 3)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:3] <= 13)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:5] <= 4)?
                    108
                  :
                     (X4[7:4] <= 12)?
                       (X5[7:4] <= 10)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 2)?
                         (X0[7:3] <= 0)?
                           (X2[7:6] <= 2)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 4)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 3)?
                     (X14[7:4] <= 10)?
                       (X1[7:5] <= 4)?
                        1
                      :
                        8
                    :
                       (X7[7:4] <= 11)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 4)?
                27
              :
                1
  :
     (X13[7:4] <= 12)?
       (X0[7:6] <= 1)?
         (X14[7:3] <= 16)?
           (X1[7:6] <= 2)?
             (X8[7:4] <= 11)?
               (X12[7:4] <= 14)?
                34
              :
                 (X5[7:6] <= 3)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 5)?
               (X4[7:6] <= 1)?
                2
              :
                8
            :
               (X9[7:4] <= 5)?
                 (X15[7:5] <= 3)?
                  59
                :
                   (X11[7:4] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:2] <= 5)?
              1
            :
              13
          :
             (X1[7:4] <= 11)?
               (X15[7:5] <= 3)?
                 (X2[7:4] <= 7)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:3] <= 10)?
           (X14[7:3] <= 17)?
             (X9[7:4] <= 6)?
               (X15[7:5] <= 6)?
                324
              :
                1
            :
               (X13[7:4] <= 1)?
                 (X11[7:4] <= 3)?
                  4
                :
                  2
              :
                 (X15[7:3] <= 6)?
                  1
                :
                  12
          :
             (X12[7:4] <= 9)?
              17
            :
              29
        :
           (X15[7:3] <= 11)?
             (X7[7:5] <= 5)?
               (X10[7:6] <= 1)?
                 (X2[7:5] <= 3)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 16)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:6] <= 4)?
                   (X4[7:4] <= 4)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 16)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 8)?
         (X14[7:5] <= 6)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:5] <= 1)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:4] <= 13)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 4)?
                 (X5[7:5] <= 4)?
                   (X9[7:5] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 6)?
                  3
                :
                  1
          :
             (X12[7:5] <= 6)?
               (X5[7:3] <= 17)?
                377
              :
                 (X12[7:4] <= 7)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 3)?
           (X2[7:5] <= 4)?
             (X6[7:4] <= 15)?
               (X4[7:4] <= 7)?
                716
              :
                 (X3[7:4] <= 6)?
                  1
                :
                  1
            :
               (X15[7:6] <= 2)?
                11
              :
                4
          :
             (X11[7:6] <= 0)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 2)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:6] <= 2)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/24/accuracy.txt
+ accuracy=9.039e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/24/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/24/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 132 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 199304310.0      0.00       0.0 481846304.0                           5533463.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 239708400.0      0.00       0.0 541704192.0 net2361                   7695736.5000
    0:00:03 241454140.0      0.00       0.0 537783232.0 net3044                   7756608.0000
    0:00:04 240890130.0      0.00       0.0 533448160.0 net2402                   7736798.0000
    0:00:04 238005250.0      0.00       0.0 524295520.0 net3288                   7618772.5000
    0:00:05 237362770.0      0.00       0.0 522390912.0 net2608                   7584430.5000
    0:00:06 234594010.0      0.00       0.0 519068512.0 net2635                   7469616.0000
    0:00:06 234594010.0      0.00       0.0 518713504.0 net3015                   7469616.0000
    0:00:07 234594010.0      0.00       0.0 518713504.0                           7469616.0000
    0:00:07 234594010.0      0.00       0.0 518713504.0                           7469616.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 234594010.0      0.00       0.0 518713504.0                           7469616.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:08 234572400.0      0.00       0.0 518353920.0                           7460221.5000
    0:00:09 241416180.0      0.00       0.0 526280352.0 net11840                  7780639.5000
    0:00:09 241830240.0      0.00       0.0 526763008.0 net3199                   7805094.5000
    0:00:10 241601820.0      0.00       0.0 525656640.0 net2788                   7795207.0000
    0:00:11 238062550.0      0.00       0.0 519736928.0 net3046                   7647380.0000
    0:00:12 236492750.0      0.00       0.0 518240416.0 net11144                  7587140.0000
    0:00:13 236492750.0      0.00       0.0 518240416.0                           7587140.0000
    0:00:13 236492750.0      0.00       0.0 518240416.0                           7587140.0000
    0:00:13 236492750.0      0.00       0.0 518240416.0                           7587140.0000
    0:00:13 236492750.0      0.00       0.0 518240416.0                           7587140.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=236492750.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27584692.000
+ '[' 27584692 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 924 leaf cells, ports, hiers and 919 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:03:58 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1416
        Number of annotated net delay arcs  :      1416
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966238851.459961 ns, Total Simulation Time : 4999966238851.459961 ns

======================================================================
Summary:
Total number of nets = 919
Number of annotated nets = 919 (100.00%)
Total number of leaf cells = 791
Number of fully annotated leaf cells = 791 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.36 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0105
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_24.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_24.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_24.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/24.sv
+ echo -e '24\t9.039e-01\t236492750.000000\t27584692.000\t0.0105'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/25 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/25/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:3] <= 7)?
     (X4[7:4] <= 4)?
       (X9[7:5] <= 2)?
         (X14[7:3] <= 17)?
          349
        :
           (X13[7:4] <= 2)?
             (X12[7:2] <= 34)?
              19
            :
              21
          :
             (X9[7:4] <= 1)?
              1
            :
              28
      :
         (X5[7:5] <= 5)?
           (X7[7:4] <= 11)?
             (X15[7:4] <= 0)?
               (X5[7:6] <= 0)?
                2
              :
                 (X9[7:6] <= 4)?
                  682
                :
                   (X11[7:5] <= 5)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 6)?
                17
              :
                2
          :
             (X10[7:4] <= 10)?
               (X0[7:5] <= 8)?
                 (X13[7:4] <= 2)?
                   (X12[7:6] <= 4)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:3] <= 10)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 3)?
             (X14[7:4] <= 5)?
               (X6[7:5] <= 4)?
                 (X10[7:4] <= 4)?
                   (X7[7:4] <= 8)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 5)?
                     (X0[7:3] <= 8)?
                      2
                    :
                       (X5[7:4] <= 9)?
                        1
                      :
                        1
                  :
                     (X1[7:3] <= 23)?
                      1
                    :
                      91
              :
                 (X9[7:3] <= 14)?
                   (X0[7:5] <= 7)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 5)?
                 (X12[7:4] <= 10)?
                  19
                :
                   (X7[7:6] <= 1)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 5)?
                   (X13[7:5] <= 0)?
                     (X8[7:5] <= 2)?
                       (X6[7:4] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 4)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 4)?
               (X7[7:5] <= 8)?
                 (X11[7:6] <= 1)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 7)?
                  3
                :
                  24
            :
               (X1[7:3] <= 30)?
                207
              :
                 (X7[7:5] <= 4)?
                   (X13[7:3] <= 5)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 8)?
                    29
                  :
                    2
    :
       (X14[7:6] <= 2)?
         (X3[7:4] <= 14)?
           (X10[7:5] <= 7)?
             (X7[7:3] <= 15)?
               (X9[7:4] <= 0)?
                13
              :
                 (X5[7:5] <= 4)?
                  11
                :
                  1
            :
               (X0[7:5] <= 2)?
                 (X8[7:6] <= 0)?
                   (X13[7:3] <= 7)?
                     (X12[7:3] <= 8)?
                      1
                    :
                       (X1[7:5] <= 3)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 15)?
                     (X2[7:6] <= 0)?
                       (X3[7:3] <= 22)?
                         (X4[7:5] <= 4)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 6)?
                        211
                      :
                        1
                  :
                     (X2[7:3] <= 10)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 9)?
                   (X3[7:4] <= 12)?
                     (X5[7:5] <= 5)?
                      2
                    :
                       (X5[7:5] <= 7)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 6)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 2)?
                         (X2[7:6] <= 0)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 1)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 4)?
               (X6[7:5] <= 5)?
                 (X13[7:5] <= 1)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 6)?
                 (X0[7:5] <= 3)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                       (X2[7:3] <= 20)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 9)?
                     (X0[7:5] <= 3)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:2] <= 49)?
             (X2[7:4] <= 14)?
               (X4[7:3] <= 17)?
                 (X9[7:5] <= 2)?
                   (X0[7:6] <= 2)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 3)?
                     (X2[7:3] <= 14)?
                      6
                    :
                       (X14[7:4] <= 6)?
                         (X1[7:6] <= 0)?
                          1
                        :
                           (X10[7:4] <= 1)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:4] <= 2)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 6)?
                     (X15[7:4] <= 2)?
                      3
                    :
                       (X14[7:6] <= 3)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:4] <= 11)?
                         (X6[7:5] <= 8)?
                           (X6[7:5] <= 3)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 11)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 8)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 19)?
                        1
                      :
                         (X13[7:5] <= 1)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 6)?
                            1
                          :
                            1
            :
               (X5[7:5] <= 7)?
                 (X13[7:5] <= 0)?
                   (X4[7:4] <= 12)?
                     (X2[7:5] <= 6)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:6] <= 1)?
                     (X9[7:3] <= 5)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 25)?
                  8
                :
                   (X6[7:5] <= 5)?
                     (X11[7:5] <= 4)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 2)?
                       (X11[7:5] <= 3)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 28)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:5] <= 2)?
                   (X10[7:3] <= 19)?
                    2
                  :
                    25
                :
                   (X2[7:4] <= 4)?
                    55
                  :
                     (X1[7:4] <= 13)?
                       (X1[7:5] <= 5)?
                        1
                      :
                         (X14[7:5] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 6)?
                   (X11[7:6] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 5)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 7)?
           (X6[7:6] <= 1)?
             (X9[7:4] <= 7)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 4)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:4] <= 16)?
                 (X10[7:6] <= 0)?
                   (X6[7:5] <= 6)?
                    12
                  :
                    4
                :
                   (X13[7:3] <= 11)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 15)?
                  3
                :
                  1
        :
           (X8[7:3] <= 11)?
             (X9[7:3] <= 2)?
               (X8[7:4] <= 2)?
                 (X4[7:5] <= 4)?
                   (X0[7:4] <= 0)?
                    15
                  :
                     (X5[7:4] <= 11)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 5)?
                   (X8[7:2] <= 12)?
                     (X7[7:6] <= 0)?
                       (X12[7:6] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 6)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 6)?
                    26
                  :
                     (X6[7:5] <= 5)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 7)?
                 (X5[7:5] <= 8)?
                  335
                :
                   (X2[7:5] <= 3)?
                    56
                  :
                     (X4[7:4] <= 8)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 3)?
                  2
                :
                  1
          :
             (X15[7:2] <= 11)?
               (X6[7:4] <= 9)?
                 (X2[7:6] <= 1)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:5] <= 3)?
                    108
                  :
                     (X4[7:5] <= 5)?
                       (X5[7:5] <= 1)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 2)?
                         (X0[7:4] <= 0)?
                           (X2[7:4] <= 8)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:3] <= 17)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 3)?
                     (X14[7:5] <= 6)?
                       (X1[7:4] <= 11)?
                        1
                      :
                        8
                    :
                       (X7[7:4] <= 10)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 5)?
                27
              :
                1
  :
     (X13[7:3] <= 18)?
       (X0[7:5] <= 4)?
         (X14[7:6] <= 0)?
           (X1[7:6] <= 1)?
             (X8[7:5] <= 8)?
               (X12[7:4] <= 14)?
                34
              :
                 (X5[7:6] <= 3)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 1)?
               (X4[7:5] <= 2)?
                2
              :
                8
            :
               (X9[7:2] <= 22)?
                 (X15[7:5] <= 5)?
                  59
                :
                   (X11[7:4] <= 2)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:5] <= 1)?
              1
            :
              13
          :
             (X1[7:6] <= 1)?
               (X15[7:3] <= 18)?
                 (X2[7:4] <= 7)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 5)?
           (X14[7:3] <= 21)?
             (X9[7:5] <= 2)?
               (X15[7:5] <= 4)?
                324
              :
                1
            :
               (X13[7:6] <= 1)?
                 (X11[7:3] <= 6)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 2)?
                  1
                :
                  12
          :
             (X12[7:6] <= 1)?
              17
            :
              29
        :
           (X15[7:5] <= 1)?
             (X7[7:5] <= 4)?
               (X10[7:6] <= 2)?
                 (X2[7:5] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 5)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:3] <= 29)?
                   (X4[7:4] <= 7)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 1)?
               (X7[7:5] <= 5)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 9)?
         (X14[7:4] <= 12)?
           (X12[7:3] <= 2)?
            9
          :
             (X11[7:6] <= 0)?
               (X12[7:5] <= 7)?
                16
              :
                12
            :
               (X1[7:4] <= 5)?
                1
              :
                331
        :
           (X13[7:3] <= 25)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:4] <= 4)?
                 (X5[7:3] <= 11)?
                   (X9[7:6] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 3)?
                  3
                :
                  1
          :
             (X12[7:4] <= 13)?
               (X5[7:3] <= 17)?
                377
              :
                 (X12[7:5] <= 4)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:4] <= 3)?
           (X2[7:3] <= 15)?
             (X6[7:5] <= 8)?
               (X4[7:4] <= 9)?
                716
              :
                 (X3[7:5] <= 5)?
                  1
                :
                  1
            :
               (X15[7:5] <= 8)?
                11
              :
                4
          :
             (X11[7:5] <= 2)?
               (X6[7:4] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:4] <= 6)?
             (X12[7:5] <= 0)?
              1
            :
              31
          :
             (X5[7:5] <= 1)?
               (X6[7:5] <= 3)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/25/accuracy.txt
+ accuracy=8.990e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/25/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/25/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 127 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 185581390.0      0.00       0.0 444628704.0                           5211895.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 227340060.0      0.00       0.0 499365632.0 net2713                   7387398.0000
    0:00:03 225698340.0      0.00       0.0 491706912.0 net2669                   7322866.0000
    0:00:04 223687510.0      0.00       0.0 485290656.0 net2606                   7243556.5000
    0:00:04 222954150.0      0.00       0.0 480958720.0 net2655                   7209730.0000
    0:00:05 222954150.0      0.00       0.0 480937856.0 net2283                   7209730.0000
    0:00:05 221776800.0      0.00       0.0 479695360.0 net3006                   7164550.5000
    0:00:06 221384350.0      0.00       0.0 479251296.0 net2777                   7149490.5000
    0:00:07 221384350.0      0.00       0.0 479251296.0                           7149490.5000
    0:00:07 221384350.0      0.00       0.0 479251296.0                           7149490.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 221384350.0      0.00       0.0 479251296.0                           7149490.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 219193680.0      0.00       0.0 476361248.0                           7064303.5000
    0:00:08 224781030.0      0.00       0.0 484291936.0 net2312                   7288984.0000
    0:00:09 225009450.0      0.00       0.0 484892416.0 net2651                   7298871.5000
    0:00:10 223532240.0      0.00       0.0 480699072.0 net2380                   7239357.5000
    0:00:11 221919660.0      0.00       0.0 478536192.0 net10693                  7183797.5000
    0:00:12 221919660.0      0.00       0.0 478536192.0                           7183797.5000
    0:00:12 221919660.0      0.00       0.0 478536192.0                           7183797.5000
    0:00:12 221919660.0      0.00       0.0 478536192.0                           7183797.5000
    0:00:12 221919660.0      0.00       0.0 478536192.0                           7183797.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=221919660.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27993498.000
+ '[' 27993498 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.AND2X1(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 875 leaf cells, ports, hiers and 870 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:05:18 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1316
        Number of annotated net delay arcs  :      1316
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968355999.889648 ns, Total Simulation Time : 4999968355999.889648 ns

======================================================================
Summary:
Total number of nets = 870
Number of annotated nets = 870 (100.00%)
Total number of leaf cells = 742
Number of fully annotated leaf cells = 742 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.25 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=9.932e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_25.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_25.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_25.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/25.sv
+ echo -e '25\t8.990e-01\t221919660.000000\t27993498.000\t9.932e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/26 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/26/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:4] <= 6)?
       (X9[7:4] <= 3)?
         (X14[7:4] <= 6)?
          349
        :
           (X13[7:4] <= 0)?
             (X12[7:5] <= 0)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:6] <= 3)?
             (X15[7:5] <= 0)?
               (X5[7:4] <= 0)?
                2
              :
                 (X9[7:5] <= 5)?
                  682
                :
                   (X11[7:5] <= 3)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 2)?
                17
              :
                2
          :
             (X10[7:6] <= 2)?
               (X0[7:3] <= 24)?
                 (X13[7:6] <= 0)?
                   (X12[7:5] <= 5)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 2)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 4)?
             (X14[7:5] <= 1)?
               (X6[7:6] <= 0)?
                 (X10[7:5] <= 0)?
                   (X7[7:4] <= 9)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:5] <= 2)?
                      2
                    :
                       (X5[7:4] <= 12)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 11)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 2)?
                   (X0[7:5] <= 6)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:3] <= 12)?
                 (X12[7:5] <= 3)?
                  19
                :
                   (X7[7:6] <= 1)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:4] <= 0)?
                     (X8[7:4] <= 8)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 4)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 2)?
               (X7[7:4] <= 9)?
                 (X11[7:6] <= 0)?
                   (X3[7:5] <= 8)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 9)?
                  3
                :
                  24
            :
               (X1[7:3] <= 27)?
                207
              :
                 (X7[7:3] <= 20)?
                   (X13[7:4] <= 1)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 7)?
         (X3[7:3] <= 30)?
           (X10[7:4] <= 12)?
             (X7[7:4] <= 7)?
               (X9[7:3] <= 10)?
                13
              :
                 (X5[7:4] <= 4)?
                  11
                :
                  1
            :
               (X0[7:4] <= 2)?
                 (X8[7:6] <= 0)?
                   (X13[7:4] <= 4)?
                     (X12[7:5] <= 0)?
                      1
                    :
                       (X1[7:4] <= 7)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 3)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 5)?
                         (X4[7:4] <= 8)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:3] <= 13)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 1)?
                      9
                    :
                      4
              :
                 (X10[7:5] <= 5)?
                   (X3[7:4] <= 11)?
                     (X5[7:6] <= 1)?
                      2
                    :
                       (X5[7:6] <= 3)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 8)?
                     (X9[7:5] <= 5)?
                      5
                    :
                       (X3[7:5] <= 3)?
                         (X2[7:3] <= 8)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 3)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 9)?
               (X6[7:5] <= 3)?
                 (X13[7:3] <= 3)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 0)?
                 (X0[7:5] <= 2)?
                  2
                :
                  3
              :
                 (X0[7:3] <= 0)?
                   (X3[7:5] <= 5)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:6] <= 4)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 7)?
                     (X0[7:5] <= 6)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:5] <= 8)?
             (X2[7:5] <= 7)?
               (X4[7:4] <= 9)?
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 11)?
                     (X2[7:5] <= 3)?
                      6
                    :
                       (X14[7:4] <= 4)?
                         (X1[7:3] <= 24)?
                          1
                        :
                           (X10[7:5] <= 1)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:4] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:2] <= 14)?
                     (X15[7:3] <= 4)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:5] <= 5)?
                       (X0[7:4] <= 10)?
                         (X6[7:6] <= 4)?
                           (X6[7:3] <= 11)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 9)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 8)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                         (X13[7:5] <= 3)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:3] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 11)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 3)?
                 (X13[7:5] <= 0)?
                   (X4[7:6] <= 3)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 5)?
                     (X9[7:5] <= 1)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:2] <= 50)?
                  8
                :
                   (X6[7:4] <= 9)?
                     (X11[7:5] <= 4)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 0)?
                       (X11[7:5] <= 2)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 15)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:5] <= 1)?
                   (X10[7:3] <= 20)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 2)?
                    55
                  :
                     (X1[7:3] <= 27)?
                       (X1[7:6] <= 3)?
                        1
                      :
                         (X14[7:4] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:1] <= 23)?
                   (X11[7:4] <= 3)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 14)?
           (X6[7:3] <= 8)?
             (X9[7:5] <= 0)?
               (X14[7:5] <= 7)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 0)?
               (X8[7:5] <= 1)?
                6
              :
                1
            :
               (X1[7:6] <= 4)?
                 (X10[7:6] <= 0)?
                   (X6[7:4] <= 12)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 6)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 5)?
                  3
                :
                  1
        :
           (X8[7:4] <= 6)?
             (X9[7:3] <= 2)?
               (X8[7:6] <= 0)?
                 (X4[7:4] <= 6)?
                   (X0[7:4] <= 0)?
                    15
                  :
                     (X5[7:5] <= 5)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 21)?
                   (X8[7:5] <= 2)?
                     (X7[7:4] <= 3)?
                       (X12[7:4] <= 7)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 3)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:4] <= 12)?
                    26
                  :
                     (X6[7:4] <= 9)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 4)?
                 (X5[7:4] <= 14)?
                  335
                :
                   (X2[7:4] <= 3)?
                    56
                  :
                     (X4[7:6] <= 2)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 9)?
                  2
                :
                  1
          :
             (X15[7:5] <= 2)?
               (X6[7:4] <= 9)?
                 (X2[7:4] <= 5)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:6] <= 1)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:2] <= 31)?
                    108
                  :
                     (X4[7:4] <= 13)?
                       (X5[7:4] <= 10)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:3] <= 1)?
                           (X2[7:4] <= 7)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 2)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 0)?
                     (X14[7:6] <= 3)?
                       (X1[7:6] <= 0)?
                        1
                      :
                        8
                    :
                       (X7[7:4] <= 11)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 9)?
                27
              :
                1
  :
     (X13[7:4] <= 10)?
       (X0[7:5] <= 3)?
         (X14[7:5] <= 3)?
           (X1[7:4] <= 9)?
             (X8[7:4] <= 11)?
               (X12[7:5] <= 7)?
                34
              :
                 (X5[7:4] <= 11)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 1)?
               (X4[7:6] <= 0)?
                2
              :
                8
            :
               (X9[7:6] <= 0)?
                 (X15[7:4] <= 9)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:4] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 7)?
               (X15[7:6] <= 2)?
                 (X2[7:5] <= 2)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:3] <= 10)?
           (X14[7:4] <= 10)?
             (X9[7:5] <= 2)?
               (X15[7:4] <= 12)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:3] <= 3)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 1)?
                  1
                :
                  12
          :
             (X12[7:5] <= 4)?
              17
            :
              29
        :
           (X15[7:5] <= 3)?
             (X7[7:5] <= 2)?
               (X10[7:4] <= 5)?
                 (X2[7:6] <= 0)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 6)?
                  2
                :
                  3
            :
               (X11[7:5] <= 1)?
                 (X3[7:4] <= 11)?
                   (X4[7:5] <= 3)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 7)?
               (X7[7:5] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 2)?
         (X14[7:6] <= 2)?
           (X12[7:6] <= 1)?
            9
          :
             (X11[7:5] <= 2)?
               (X12[7:4] <= 13)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:5] <= 7)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 3)?
                 (X5[7:6] <= 4)?
                   (X9[7:4] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:3] <= 19)?
                  3
                :
                  1
          :
             (X12[7:5] <= 6)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:5] <= 3)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 3)?
           (X2[7:4] <= 7)?
             (X6[7:4] <= 15)?
               (X4[7:5] <= 3)?
                716
              :
                 (X3[7:3] <= 15)?
                  1
                :
                  1
            :
               (X15[7:4] <= 14)?
                11
              :
                4
          :
             (X11[7:4] <= 9)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 1)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:4] <= 3)?
               (X6[7:5] <= 3)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/26/accuracy.txt
+ accuracy=8.942e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/26/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/26/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 130 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 167676560.0      0.00       0.0 406035968.0                           4760656.5000
    0:00:01 167676560.0      0.00       0.0 406035968.0                           4760656.5000
    0:00:01 167676560.0      0.00       0.0 406035968.0                           4760656.5000
    0:00:01 167676560.0      0.00       0.0 406035968.0                           4760656.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 167657120.0      0.00       0.0 405806080.0                           4765619.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 203642360.0      0.00       0.0 455074400.0 net2170                   6678405.0000
    0:00:02 206460450.0      0.00       0.0 449409504.0 net2211                   6798779.0000
    0:00:03 206310500.0      0.00       0.0 445644000.0 net2165                   6803423.5000
    0:00:03 203703430.0      0.00       0.0 439889376.0 net2411                   6666868.0000
    0:00:04 203703430.0      0.00       0.0 439874400.0 net2389                   6666868.0000
    0:00:04 200335410.0      0.00       0.0 436298752.0 net3137                   6536501.5000
    0:00:05 199942960.0      0.00       0.0 436145440.0                           6521441.5000
    0:00:05 199942960.0      0.00       0.0 436145440.0                           6521441.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 199942960.0      0.00       0.0 436145440.0                           6521441.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:06 198373160.0      0.00       0.0 434674144.0                           6461202.0000
    0:00:07 205796320.0      0.00       0.0 443459360.0 net2653                   6778665.5000
    0:00:08 205796320.0      0.00       0.0 443439616.0 net2059                   6778665.5000
    0:00:09 202462130.0      0.00       0.0 437367808.0 net9063                   6640443.0000
    0:00:09 200499880.0      0.00       0.0 435677504.0 net9284                   6565143.5000
    0:00:10 200499880.0      0.00       0.0 435677504.0                           6565143.5000
    0:00:10 200499880.0      0.00       0.0 435677504.0                           6565143.5000
    0:00:10 200499880.0      0.00       0.0 435677504.0                           6565143.5000
    0:00:10 200499880.0      0.00       0.0 435677504.0                           6565143.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=200499880.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=24724750.000
+ '[' 24724750 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 800 leaf cells, ports, hiers and 795 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:06:22 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1174
        Number of annotated net delay arcs  :      1174
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963692022.139648 ns, Total Simulation Time : 4999963692022.139648 ns

======================================================================
Summary:
Total number of nets = 795
Number of annotated nets = 795 (100.00%)
Total number of leaf cells = 667
Number of fully annotated leaf cells = 667 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 9 seconds 
Elapsed time for this session: 10 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=9.140e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_26.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_26.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_26.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/26.sv
+ echo -e '26\t8.942e-01\t200499880.000000\t24724750.000\t9.140e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/27 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/27/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 5)?
     (X4[7:5] <= 3)?
       (X9[7:5] <= 2)?
         (X14[7:4] <= 7)?
          349
        :
           (X13[7:5] <= 0)?
             (X12[7:5] <= 4)?
              19
            :
              21
          :
             (X9[7:4] <= 0)?
              1
            :
              28
      :
         (X5[7:5] <= 4)?
           (X7[7:5] <= 6)?
             (X15[7:6] <= 0)?
               (X5[7:3] <= 2)?
                2
              :
                 (X9[7:6] <= 0)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 4)?
                17
              :
                2
          :
             (X10[7:6] <= 3)?
               (X0[7:6] <= 2)?
                 (X13[7:5] <= 0)?
                   (X12[7:5] <= 3)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 1)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 5)?
             (X14[7:5] <= 0)?
               (X6[7:5] <= 3)?
                 (X10[7:4] <= 5)?
                   (X7[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 9)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:3] <= 21)?
                        1
                      :
                        1
                  :
                     (X1[7:5] <= 3)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 0)?
                   (X0[7:5] <= 7)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:6] <= 3)?
                    6
                  :
                    1
              :
                 (X9[7:6] <= 2)?
                   (X13[7:4] <= 2)?
                     (X8[7:6] <= 0)?
                       (X6[7:4] <= 1)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 5)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 2)?
               (X7[7:5] <= 7)?
                 (X11[7:6] <= 0)?
                   (X3[7:6] <= 3)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 4)?
                  3
                :
                  24
            :
               (X1[7:2] <= 59)?
                207
              :
                 (X7[7:5] <= 2)?
                   (X13[7:5] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 3)?
         (X3[7:5] <= 7)?
           (X10[7:3] <= 21)?
             (X7[7:4] <= 6)?
               (X9[7:5] <= 3)?
                13
              :
                 (X5[7:5] <= 3)?
                  11
                :
                  1
            :
               (X0[7:3] <= 6)?
                 (X8[7:5] <= 2)?
                   (X13[7:5] <= 1)?
                     (X12[7:3] <= 4)?
                      1
                    :
                       (X1[7:4] <= 5)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 5)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 5)?
                         (X4[7:6] <= 0)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 3)?
                        211
                      :
                        1
                  :
                     (X2[7:3] <= 7)?
                      9
                    :
                      4
              :
                 (X10[7:5] <= 6)?
                   (X3[7:4] <= 9)?
                     (X5[7:5] <= 5)?
                      2
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 1)?
                     (X9[7:4] <= 5)?
                      5
                    :
                       (X3[7:5] <= 4)?
                         (X2[7:4] <= 2)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 3)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 5)?
               (X6[7:6] <= 2)?
                 (X13[7:6] <= 1)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:4] <= 7)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:4] <= 11)?
                    10
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                       (X2[7:5] <= 5)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 3)?
                     (X0[7:5] <= 6)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:3] <= 29)?
               (X4[7:3] <= 17)?
                 (X9[7:5] <= 1)?
                   (X0[7:5] <= 2)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 6)?
                     (X2[7:4] <= 6)?
                      6
                    :
                       (X14[7:5] <= 3)?
                         (X1[7:4] <= 11)?
                          1
                        :
                           (X10[7:5] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:4] <= 4)?
                   (X15[7:3] <= 3)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 6)?
                     (X15[7:6] <= 1)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 29)?
                       (X0[7:4] <= 11)?
                         (X6[7:3] <= 28)?
                           (X6[7:3] <= 12)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 1)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 2)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 9)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:6] <= 2)?
                            643
                          :
                             (X13[7:5] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 6)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 0)?
                 (X13[7:6] <= 0)?
                   (X4[7:4] <= 10)?
                     (X2[7:3] <= 30)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:4] <= 4)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:4] <= 11)?
                  8
                :
                   (X6[7:3] <= 19)?
                     (X11[7:6] <= 2)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 0)?
                       (X11[7:4] <= 5)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:5] <= 6)?
                 (X11[7:5] <= 3)?
                   (X10[7:4] <= 10)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:4] <= 13)?
                       (X1[7:4] <= 12)?
                        1
                      :
                         (X14[7:4] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 0)?
                   (X11[7:5] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:2] <= 30)?
                    2
                  :
                    1
      :
         (X3[7:3] <= 24)?
           (X6[7:6] <= 1)?
             (X9[7:6] <= 0)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 0)?
               (X8[7:6] <= 2)?
                6
              :
                1
            :
               (X1[7:4] <= 12)?
                 (X10[7:4] <= 0)?
                   (X6[7:6] <= 1)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 4)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 2)?
                  3
                :
                  1
        :
           (X8[7:3] <= 7)?
             (X9[7:3] <= 2)?
               (X8[7:6] <= 0)?
                 (X4[7:6] <= 2)?
                   (X0[7:6] <= 0)?
                    15
                  :
                     (X5[7:3] <= 22)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 3)?
                   (X8[7:6] <= 1)?
                     (X7[7:5] <= 1)?
                       (X12[7:4] <= 5)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 3)?
                    26
                  :
                     (X6[7:5] <= 6)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 3)?
                 (X5[7:3] <= 29)?
                  335
                :
                   (X2[7:6] <= 1)?
                    56
                  :
                     (X4[7:5] <= 5)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 0)?
                  2
                :
                  1
          :
             (X15[7:4] <= 3)?
               (X6[7:4] <= 8)?
                 (X2[7:4] <= 3)?
                  18
                :
                   (X13[7:5] <= 0)?
                    80
                  :
                     (X2[7:3] <= 12)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:5] <= 4)?
                    108
                  :
                     (X4[7:5] <= 4)?
                       (X5[7:5] <= 3)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 2)?
                         (X0[7:3] <= 0)?
                           (X2[7:5] <= 2)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 3)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 1)?
                     (X14[7:4] <= 9)?
                       (X1[7:5] <= 5)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 5)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:3] <= 4)?
                27
              :
                1
  :
     (X13[7:5] <= 6)?
       (X0[7:6] <= 1)?
         (X14[7:5] <= 3)?
           (X1[7:5] <= 3)?
             (X8[7:4] <= 11)?
               (X12[7:5] <= 5)?
                34
              :
                 (X5[7:5] <= 6)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 4)?
               (X4[7:6] <= 0)?
                2
              :
                8
            :
               (X9[7:4] <= 6)?
                 (X15[7:6] <= 1)?
                  59
                :
                   (X11[7:3] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:2] <= 2)?
              1
            :
              13
          :
             (X1[7:4] <= 8)?
               (X15[7:5] <= 3)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 5)?
           (X14[7:3] <= 17)?
             (X9[7:6] <= 1)?
               (X15[7:5] <= 8)?
                324
              :
                1
            :
               (X13[7:5] <= 1)?
                 (X11[7:4] <= 4)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 1)?
                  1
                :
                  12
          :
             (X12[7:4] <= 11)?
              17
            :
              29
        :
           (X15[7:2] <= 24)?
             (X7[7:5] <= 4)?
               (X10[7:4] <= 5)?
                 (X2[7:4] <= 5)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 16)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:6] <= 0)?
                   (X4[7:4] <= 4)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 3)?
               (X7[7:5] <= 3)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 7)?
         (X14[7:5] <= 6)?
           (X12[7:5] <= 0)?
            9
          :
             (X11[7:5] <= 3)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:4] <= 5)?
                1
              :
                331
        :
           (X13[7:4] <= 11)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 6)?
                 (X5[7:4] <= 6)?
                   (X9[7:4] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 5)?
                  3
                :
                  1
          :
             (X12[7:6] <= 3)?
               (X5[7:5] <= 5)?
                377
              :
                 (X12[7:5] <= 0)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:5] <= 4)?
             (X6[7:4] <= 14)?
               (X4[7:5] <= 3)?
                716
              :
                 (X3[7:4] <= 5)?
                  1
                :
                  1
            :
               (X15[7:5] <= 7)?
                11
              :
                4
          :
             (X11[7:6] <= 0)?
               (X6[7:3] <= 2)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 0)?
             (X12[7:4] <= 1)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:4] <= 7)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/27/accuracy.txt
+ accuracy=8.860e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/27/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/27/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 132 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 179603980.0      0.00       0.0 437768128.0                           5034666.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 221334760.0      0.00       0.0 484341248.0 net2999                   7192239.0000
    0:00:03 221063560.0      0.00       0.0 482400480.0 net2547                   7187031.5000
    0:00:04 221142030.0      0.00       0.0 479583648.0 net2685                   7201563.5000
    0:00:04 217675640.0      0.00       0.0 473566048.0 net2705                   7048511.0000
    0:00:05 217675640.0      0.00       0.0 473543712.0 net2728                   7048511.0000
    0:00:05 216105840.0      0.00       0.0 471410368.0 net2602                   6988271.5000
    0:00:05 216105840.0      0.00       0.0 471246784.0 net2811                   6988271.5000
    0:00:06 216105840.0      0.00       0.0 471225024.0                           6988271.5000
    0:00:06 216105840.0      0.00       0.0 471225024.0                           6988271.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 216105840.0      0.00       0.0 471225024.0                           6988271.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:07 215299330.0      0.00       0.0 470181312.0                           6948757.0000
    0:00:09 221938380.0      0.00       0.0 477190336.0 net2782                   7216944.0000
    0:00:10 217632860.0      0.00       0.0 471893760.0 net2824                   7053191.0000
    0:00:10 215670610.0      0.00       0.0 469905664.0 net2709                   6977891.5000
    0:00:11 215670610.0      0.00       0.0 469905664.0                           6977891.5000
    0:00:11 215670610.0      0.00       0.0 469905664.0                           6977891.5000
    0:00:11 215670610.0      0.00       0.0 469905664.0                           6977891.5000
    0:00:11 215670610.0      0.00       0.0 469905664.0                           6977891.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=215670610.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26125476.000
+ '[' 26125476 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 851 leaf cells, ports, hiers and 846 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:07:32 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1278
        Number of annotated net delay arcs  :      1278
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966191468.589844 ns, Total Simulation Time : 4999966191468.589844 ns

======================================================================
Summary:
Total number of nets = 846
Number of annotated nets = 846 (100.00%)
Total number of leaf cells = 718
Number of fully annotated leaf cells = 718 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 10 seconds 
Elapsed time for this session: 10 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=9.570e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_27.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_27.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_27.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/27.sv
+ echo -e '27\t8.860e-01\t215670610.000000\t26125476.000\t9.570e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/28 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/28/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:4] <= 5)?
       (X9[7:4] <= 3)?
         (X14[7:6] <= 1)?
          349
        :
           (X13[7:4] <= 2)?
             (X12[7:5] <= 3)?
              19
            :
              21
          :
             (X9[7:3] <= 2)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:5] <= 7)?
             (X15[7:4] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 2)?
                  682
                :
                   (X11[7:5] <= 4)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 0)?
                17
              :
                2
          :
             (X10[7:5] <= 7)?
               (X0[7:5] <= 4)?
                 (X13[7:4] <= 0)?
                   (X12[7:3] <= 19)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 7)?
             (X14[7:6] <= 1)?
               (X6[7:4] <= 6)?
                 (X10[7:5] <= 3)?
                   (X7[7:5] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 4)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                        1
                  :
                     (X1[7:3] <= 23)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 1)?
                   (X0[7:5] <= 8)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:6] <= 3)?
                  19
                :
                   (X7[7:6] <= 0)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 11)?
                   (X13[7:6] <= 0)?
                     (X8[7:5] <= 2)?
                       (X6[7:6] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 5)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:4] <= 14)?
                 (X11[7:5] <= 3)?
                   (X3[7:5] <= 7)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 4)?
                  3
                :
                  24
            :
               (X1[7:3] <= 26)?
                207
              :
                 (X7[7:6] <= 1)?
                   (X13[7:5] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 3)?
                    29
                  :
                    2
    :
       (X14[7:6] <= 1)?
         (X3[7:4] <= 15)?
           (X10[7:5] <= 7)?
             (X7[7:5] <= 4)?
               (X9[7:4] <= 1)?
                13
              :
                 (X5[7:4] <= 5)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:6] <= 0)?
                   (X13[7:5] <= 0)?
                     (X12[7:5] <= 2)?
                      1
                    :
                       (X1[7:3] <= 13)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 12)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 4)?
                         (X4[7:6] <= 1)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 2)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 3)?
                      9
                    :
                      4
              :
                 (X10[7:3] <= 17)?
                   (X3[7:5] <= 4)?
                     (X5[7:4] <= 11)?
                      2
                    :
                       (X5[7:6] <= 1)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 3)?
                         (X2[7:5] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 10)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 4)?
               (X6[7:5] <= 4)?
                 (X13[7:4] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 3)?
                 (X0[7:4] <= 6)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:5] <= 5)?
                    10
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                       (X2[7:4] <= 10)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 1)?
                     (X0[7:5] <= 6)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 14)?
             (X2[7:4] <= 9)?
               (X4[7:3] <= 17)?
                 (X9[7:5] <= 1)?
                   (X0[7:5] <= 3)?
                    2
                  :
                    7
                :
                   (X6[7:4] <= 7)?
                     (X2[7:4] <= 7)?
                      6
                    :
                       (X14[7:5] <= 3)?
                         (X1[7:6] <= 3)?
                          1
                        :
                           (X10[7:5] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:4] <= 1)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:4] <= 0)?
                     (X15[7:4] <= 5)?
                      3
                    :
                       (X14[7:4] <= 2)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 14)?
                       (X0[7:3] <= 23)?
                         (X6[7:4] <= 16)?
                           (X6[7:4] <= 3)?
                            1
                          :
                            16
                        :
                           (X1[7:4] <= 11)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 4)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 9)?
                        1
                      :
                         (X13[7:4] <= 3)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:4] <= 8)?
                            1
                          :
                            1
            :
               (X5[7:5] <= 7)?
                 (X13[7:5] <= 0)?
                   (X4[7:6] <= 1)?
                     (X2[7:5] <= 8)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 4)?
                     (X9[7:4] <= 2)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:5] <= 3)?
                  8
                :
                   (X6[7:4] <= 9)?
                     (X11[7:5] <= 4)?
                      64
                    :
                      1
                  :
                     (X15[7:3] <= 1)?
                       (X11[7:6] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:5] <= 2)?
                   (X10[7:4] <= 7)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 0)?
                    55
                  :
                     (X1[7:3] <= 29)?
                       (X1[7:4] <= 13)?
                        1
                      :
                         (X14[7:4] <= 5)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 3)?
                   (X11[7:4] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 4)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 7)?
           (X6[7:5] <= 2)?
             (X9[7:4] <= 4)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:4] <= 3)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:6] <= 4)?
                 (X10[7:5] <= 0)?
                   (X6[7:5] <= 8)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 4)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 7)?
                  3
                :
                  1
        :
           (X8[7:5] <= 3)?
             (X9[7:4] <= 0)?
               (X8[7:5] <= 1)?
                 (X4[7:5] <= 2)?
                   (X0[7:4] <= 1)?
                    15
                  :
                     (X5[7:4] <= 10)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 3)?
                   (X8[7:4] <= 0)?
                     (X7[7:3] <= 7)?
                       (X12[7:5] <= 4)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 5)?
                    26
                  :
                     (X6[7:4] <= 10)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 4)?
                 (X5[7:5] <= 7)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:5] <= 3)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 1)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:6] <= 2)?
                 (X2[7:5] <= 0)?
                  18
                :
                   (X13[7:3] <= 3)?
                    80
                  :
                     (X2[7:6] <= 1)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 4)?
                   (X2[7:5] <= 0)?
                    108
                  :
                     (X4[7:6] <= 0)?
                       (X5[7:5] <= 1)?
                        2
                      :
                        16
                    :
                       (X8[7:5] <= 5)?
                         (X0[7:4] <= 0)?
                           (X2[7:5] <= 1)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 2)?
                          2
                        :
                          3
                :
                   (X2[7:3] <= 12)?
                     (X14[7:6] <= 2)?
                       (X1[7:5] <= 5)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 2)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 2)?
                27
              :
                1
  :
     (X13[7:5] <= 5)?
       (X0[7:4] <= 4)?
         (X14[7:6] <= 0)?
           (X1[7:6] <= 1)?
             (X8[7:5] <= 5)?
               (X12[7:4] <= 12)?
                34
              :
                 (X5[7:6] <= 1)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 6)?
               (X4[7:3] <= 8)?
                2
              :
                8
            :
               (X9[7:4] <= 4)?
                 (X15[7:4] <= 9)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:5] <= 1)?
              1
            :
              13
          :
             (X1[7:5] <= 4)?
               (X15[7:5] <= 3)?
                 (X2[7:4] <= 8)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 1)?
           (X14[7:3] <= 17)?
             (X9[7:5] <= 3)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:4] <= 2)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 0)?
                  1
                :
                  12
          :
             (X12[7:4] <= 9)?
              17
            :
              29
        :
           (X15[7:5] <= 3)?
             (X7[7:5] <= 4)?
               (X10[7:5] <= 3)?
                 (X2[7:5] <= 4)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 15)?
                  2
                :
                  3
            :
               (X11[7:4] <= 0)?
                 (X3[7:4] <= 15)?
                   (X4[7:6] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 19)?
               (X7[7:4] <= 5)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 4)?
         (X14[7:4] <= 13)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:4] <= 4)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:4] <= 4)?
                1
              :
                331
        :
           (X13[7:4] <= 11)?
             (X6[7:4] <= 0)?
              4
            :
               (X11[7:4] <= 6)?
                 (X5[7:4] <= 5)?
                   (X9[7:5] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 8)?
                  3
                :
                  1
          :
             (X12[7:5] <= 8)?
               (X5[7:5] <= 4)?
                377
              :
                 (X12[7:5] <= 0)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 2)?
           (X2[7:4] <= 8)?
             (X6[7:6] <= 3)?
               (X4[7:3] <= 18)?
                716
              :
                 (X3[7:4] <= 7)?
                  1
                :
                  1
            :
               (X15[7:6] <= 2)?
                11
              :
                4
          :
             (X11[7:6] <= 1)?
               (X6[7:4] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 2)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:5] <= 1)?
               (X6[7:5] <= 3)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/28/accuracy.txt
+ accuracy=8.714e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/28/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/28/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 137 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 140679680.0      0.00       0.0 337739008.0                           3992509.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 173724860.0      0.00       0.0 370129952.0 net2699                   5674090.5000
    0:00:03 173724860.0      0.00       0.0 369745632.0 net2237                   5674090.5000
    0:00:04 171020950.0      0.00       0.0 366184640.0 net2522                   5574190.5000
    0:00:04 168252190.0      0.00       0.0 363151040.0 net2359                   5459376.5000
    0:00:05 168252190.0      0.00       0.0 363083040.0                           5459376.5000
    0:00:05 168252190.0      0.00       0.0 363083040.0                           5459376.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 168252190.0      0.00       0.0 363083040.0                           5459376.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:06 166660780.0      0.00       0.0 361121472.0                           5389742.0000
    0:00:07 171391790.0      0.00       0.0 365945632.0 net7957                   5579855.5000
    0:00:08 170378470.0      0.00       0.0 364202848.0 net2528                   5539848.5000
    0:00:09 167631320.0      0.00       0.0 361603584.0                           5434429.0000
    0:00:09 167631320.0      0.00       0.0 361603584.0                           5434429.0000
    0:00:09 167631320.0      0.00       0.0 361603584.0                           5434429.0000
    0:00:09 167631320.0      0.00       0.0 361603584.0                           5434429.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=167631320.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=21817444.000
+ '[' 21817444 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 689 leaf cells, ports, hiers and 684 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:08:27 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       984
        Number of annotated net delay arcs  :       984
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962796515.719727 ns, Total Simulation Time : 4999962796515.719727 ns

======================================================================
Summary:
Total number of nets = 684
Number of annotated nets = 684 (100.00%)
Total number of leaf cells = 556
Number of fully annotated leaf cells = 556 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 9 seconds 
Elapsed time for this session: 9 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=7.532e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_28.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_28.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_28.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/28.sv
+ echo -e '28\t8.714e-01\t167631320.000000\t21817444.000\t7.532e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/29 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/29/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:5] <= 2)?
     (X4[7:5] <= 3)?
       (X9[7:3] <= 5)?
         (X14[7:6] <= 0)?
          349
        :
           (X13[7:5] <= 0)?
             (X12[7:5] <= 0)?
              19
            :
              21
          :
             (X9[7:4] <= 1)?
              1
            :
              28
      :
         (X5[7:3] <= 19)?
           (X7[7:5] <= 5)?
             (X15[7:6] <= 0)?
               (X5[7:6] <= 0)?
                2
              :
                 (X9[7:6] <= 3)?
                  682
                :
                   (X11[7:5] <= 3)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 1)?
                17
              :
                2
          :
             (X10[7:6] <= 3)?
               (X0[7:5] <= 3)?
                 (X13[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:6] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 3)?
             (X14[7:5] <= 3)?
               (X6[7:4] <= 6)?
                 (X10[7:5] <= 0)?
                   (X7[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 1)?
                     (X0[7:6] <= 1)?
                      2
                    :
                       (X5[7:3] <= 23)?
                        1
                      :
                        1
                  :
                     (X1[7:5] <= 5)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 0)?
                   (X0[7:4] <= 14)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 7)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:5] <= 4)?
                    6
                  :
                    1
              :
                 (X9[7:6] <= 3)?
                   (X13[7:5] <= 0)?
                     (X8[7:5] <= 2)?
                       (X6[7:6] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 2)?
               (X7[7:4] <= 13)?
                 (X11[7:5] <= 3)?
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 2)?
                  3
                :
                  24
            :
               (X1[7:4] <= 13)?
                207
              :
                 (X7[7:4] <= 10)?
                   (X13[7:2] <= 9)?
                    1
                  :
                    5
                :
                   (X5[7:4] <= 13)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 5)?
         (X3[7:2] <= 58)?
           (X10[7:5] <= 7)?
             (X7[7:5] <= 4)?
               (X9[7:6] <= 0)?
                13
              :
                 (X5[7:4] <= 5)?
                  11
                :
                  1
            :
               (X0[7:6] <= 0)?
                 (X8[7:5] <= 3)?
                   (X13[7:5] <= 0)?
                     (X12[7:3] <= 5)?
                      1
                    :
                       (X1[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 9)?
                     (X2[7:5] <= 0)?
                       (X3[7:4] <= 12)?
                         (X4[7:6] <= 1)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 2)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:6] <= 4)?
                     (X5[7:6] <= 2)?
                      2
                    :
                       (X5[7:4] <= 15)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 11)?
                     (X9[7:4] <= 7)?
                      5
                    :
                       (X3[7:5] <= 3)?
                         (X2[7:4] <= 2)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 2)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 0)?
               (X6[7:5] <= 2)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 2)?
                 (X0[7:4] <= 8)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:4] <= 12)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:6] <= 0)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 2)?
                     (X0[7:6] <= 2)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 13)?
             (X2[7:4] <= 16)?
               (X4[7:3] <= 16)?
                 (X9[7:4] <= 2)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 0)?
                     (X2[7:4] <= 4)?
                      6
                    :
                       (X14[7:5] <= 2)?
                         (X1[7:3] <= 26)?
                          1
                        :
                           (X10[7:4] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:3] <= 9)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:6] <= 0)?
                     (X15[7:4] <= 2)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:4] <= 9)?
                         (X6[7:6] <= 4)?
                           (X6[7:6] <= 1)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 4)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 6)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:6] <= 1)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 4)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 3)?
                 (X13[7:6] <= 0)?
                   (X4[7:6] <= 0)?
                     (X2[7:4] <= 13)?
                      2
                    :
                      9
                  :
                     (X10[7:3] <= 8)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 0)?
                     (X9[7:6] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:3] <= 24)?
                  8
                :
                   (X6[7:2] <= 38)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 2)?
                       (X11[7:6] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:3] <= 29)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:6] <= 3)?
                   (X10[7:4] <= 8)?
                    2
                  :
                    25
                :
                   (X2[7:3] <= 11)?
                    55
                  :
                     (X1[7:4] <= 13)?
                       (X1[7:6] <= 3)?
                        1
                      :
                         (X14[7:5] <= 2)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 1)?
                   (X11[7:6] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 4)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 13)?
           (X6[7:6] <= 1)?
             (X9[7:5] <= 2)?
               (X14[7:5] <= 6)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 0)?
               (X8[7:5] <= 2)?
                6
              :
                1
            :
               (X1[7:5] <= 7)?
                 (X10[7:6] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:3] <= 11)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 4)?
                  3
                :
                  1
        :
           (X8[7:6] <= 1)?
             (X9[7:6] <= 0)?
               (X8[7:6] <= 0)?
                 (X4[7:6] <= 2)?
                   (X0[7:6] <= 0)?
                    15
                  :
                     (X5[7:5] <= 6)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 1)?
                   (X8[7:5] <= 1)?
                     (X7[7:3] <= 8)?
                       (X12[7:5] <= 4)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:3] <= 30)?
                    26
                  :
                     (X6[7:6] <= 2)?
                      3
                    :
                      1
            :
               (X9[7:6] <= 2)?
                 (X5[7:5] <= 7)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:4] <= 5)?
                      3
                    :
                      25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  1
          :
             (X15[7:5] <= 1)?
               (X6[7:6] <= 4)?
                 (X2[7:6] <= 0)?
                  18
                :
                   (X13[7:5] <= 0)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 12)?
                   (X2[7:5] <= 3)?
                    108
                  :
                     (X4[7:4] <= 14)?
                       (X5[7:4] <= 13)?
                        2
                      :
                        16
                    :
                       (X8[7:5] <= 3)?
                         (X0[7:6] <= 0)?
                           (X2[7:4] <= 9)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 1)?
                     (X14[7:5] <= 5)?
                       (X1[7:3] <= 22)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 18)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 0)?
                27
              :
                1
  :
     (X13[7:4] <= 11)?
       (X0[7:4] <= 3)?
         (X14[7:5] <= 2)?
           (X1[7:5] <= 4)?
             (X8[7:6] <= 0)?
               (X12[7:5] <= 4)?
                34
              :
                 (X5[7:4] <= 11)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 2)?
               (X4[7:5] <= 3)?
                2
              :
                8
            :
               (X9[7:6] <= 0)?
                 (X15[7:6] <= 2)?
                  59
                :
                   (X11[7:4] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:4] <= 10)?
               (X15[7:5] <= 3)?
                 (X2[7:6] <= 1)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 1)?
           (X14[7:4] <= 9)?
             (X9[7:6] <= 1)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 0)?
                  1
                :
                  12
          :
             (X12[7:4] <= 7)?
              17
            :
              29
        :
           (X15[7:3] <= 13)?
             (X7[7:6] <= 0)?
               (X10[7:4] <= 3)?
                 (X2[7:5] <= 3)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 6)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:5] <= 6)?
                   (X4[7:5] <= 1)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 5)?
               (X7[7:6] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 3)?
         (X14[7:5] <= 6)?
           (X12[7:6] <= 1)?
            9
          :
             (X11[7:5] <= 1)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:6] <= 0)?
                1
              :
                331
        :
           (X13[7:4] <= 9)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 4)?
                 (X5[7:6] <= 4)?
                   (X9[7:6] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 1)?
                  3
                :
                  1
          :
             (X12[7:4] <= 13)?
               (X5[7:4] <= 9)?
                377
              :
                 (X12[7:5] <= 3)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:4] <= 4)?
           (X2[7:4] <= 8)?
             (X6[7:5] <= 8)?
               (X4[7:4] <= 9)?
                716
              :
                 (X3[7:4] <= 7)?
                  1
                :
                  1
            :
               (X15[7:6] <= 2)?
                11
              :
                4
          :
             (X11[7:5] <= 4)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 1)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:5] <= 1)?
               (X6[7:6] <= 0)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/29/accuracy.txt
+ accuracy=8.523e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/29/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/29/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 123 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 185612790.0      0.00       0.0 458041536.0                           5184947.5000
    0:00:02 185612790.0      0.00       0.0 458041536.0                           5184947.5000
    0:00:02 185612790.0      0.00       0.0 458041536.0                           5184947.5000
    0:00:02 185612790.0      0.00       0.0 458041536.0                           5184947.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 185033240.0      0.00       0.0 455313376.0                           5175346.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 227031710.0      0.00       0.0 507948864.0 net2432                   7266630.0000
    0:00:03 225394850.0      0.00       0.0 493926304.0 net2974                   7197825.5000
    0:00:04 223091210.0      0.00       0.0 484901728.0 net2728                   7103913.5000
    0:00:04 220633260.0      0.00       0.0 479584384.0 net2167                   7005494.0000
    0:00:05 220633260.0      0.00       0.0 479578304.0 net2800                   7005494.0000
    0:00:06 216516070.0      0.00       0.0 475389440.0 net2953                   6840596.0000
    0:00:07 216516070.0      0.00       0.0 475446208.0                           6840596.0000
    0:00:07 216516070.0      0.00       0.0 475446208.0                           6840596.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 216516070.0      0.00       0.0 475446208.0                           6840596.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 216494900.0      0.00       0.0 474431392.0                           6854670.5000
    0:00:08 227443390.0      0.00       0.0 487128512.0 net2674                   7278585.5000
    0:00:10 227778500.0      0.00       0.0 486706944.0 net2325                   7288662.5000
    0:00:11 221553970.0      0.00       0.0 478288704.0 net2972                   7055129.5000
    0:00:11 218414370.0      0.00       0.0 475319808.0 net11613                  6934650.0000
    0:00:12 218414370.0      0.00       0.0 475380640.0                           6934650.0000
    0:00:12 218414370.0      0.00       0.0 475380640.0                           6934650.0000
    0:00:12 218414370.0      0.00       0.0 475380640.0                           6934650.0000
    0:00:12 218414370.0      0.00       0.0 475380640.0                           6934650.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=218414370.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29047870.000
+ '[' 29047870 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 864 leaf cells, ports, hiers and 859 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:09:38 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1301
        Number of annotated net delay arcs  :      1301
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999969727523.589844 ns, Total Simulation Time : 4999969727523.589844 ns

======================================================================
Summary:
Total number of nets = 859
Number of annotated nets = 859 (100.00%)
Total number of leaf cells = 731
Number of fully annotated leaf cells = 731 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 10 seconds 
Elapsed time for this session: 10 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=9.580e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_29.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_29.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_29.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/29.sv
+ echo -e '29\t8.523e-01\t218414370.000000\t29047870.000\t9.580e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/30 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/30/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:5] <= 2)?
     (X4[7:3] <= 11)?
       (X9[7:3] <= 7)?
         (X14[7:5] <= 2)?
          349
        :
           (X13[7:4] <= 0)?
             (X12[7:6] <= 0)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:3] <= 21)?
           (X7[7:5] <= 4)?
             (X15[7:6] <= 1)?
               (X5[7:3] <= 0)?
                2
              :
                 (X9[7:6] <= 4)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 2)?
                17
              :
                2
          :
             (X10[7:6] <= 3)?
               (X0[7:4] <= 10)?
                 (X13[7:5] <= 0)?
                   (X12[7:5] <= 3)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:3] <= 11)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 5)?
             (X14[7:5] <= 0)?
               (X6[7:6] <= 2)?
                 (X10[7:6] <= 0)?
                   (X7[7:3] <= 17)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:4] <= 11)?
                        1
                      :
                        1
                  :
                     (X1[7:5] <= 3)?
                      1
                    :
                      91
              :
                 (X9[7:4] <= 7)?
                   (X0[7:5] <= 5)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:6] <= 1)?
                 (X12[7:5] <= 2)?
                  19
                :
                   (X7[7:5] <= 6)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 3)?
                   (X13[7:4] <= 2)?
                     (X8[7:4] <= 7)?
                       (X6[7:6] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 0)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 0)?
               (X7[7:5] <= 5)?
                 (X11[7:4] <= 4)?
                   (X3[7:3] <= 28)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 6)?
                  3
                :
                  24
            :
               (X1[7:6] <= 1)?
                207
              :
                 (X7[7:6] <= 0)?
                   (X13[7:4] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:3] <= 15)?
         (X3[7:4] <= 13)?
           (X10[7:6] <= 3)?
             (X7[7:4] <= 7)?
               (X9[7:5] <= 3)?
                13
              :
                 (X5[7:4] <= 5)?
                  11
                :
                  1
            :
               (X0[7:6] <= 0)?
                 (X8[7:4] <= 2)?
                   (X13[7:4] <= 1)?
                     (X12[7:3] <= 8)?
                      1
                    :
                       (X1[7:5] <= 1)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 1)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 6)?
                         (X4[7:6] <= 1)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 5)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:6] <= 1)?
                     (X5[7:6] <= 2)?
                      2
                    :
                       (X5[7:6] <= 3)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:2] <= 17)?
                     (X9[7:5] <= 5)?
                      5
                    :
                       (X3[7:4] <= 7)?
                         (X2[7:3] <= 7)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 1)?
                      1
                    :
                      29
          :
             (X1[7:4] <= 8)?
               (X6[7:4] <= 3)?
                 (X13[7:5] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 0)?
                 (X0[7:2] <= 31)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:5] <= 1)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:4] <= 11)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 8)?
                     (X0[7:5] <= 5)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 14)?
             (X2[7:5] <= 7)?
               (X4[7:5] <= 5)?
                 (X9[7:5] <= 2)?
                   (X0[7:6] <= 2)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 6)?
                     (X2[7:5] <= 3)?
                      6
                    :
                       (X14[7:6] <= 1)?
                         (X1[7:6] <= 1)?
                          1
                        :
                           (X10[7:4] <= 2)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 5)?
                     (X15[7:5] <= 1)?
                      3
                    :
                       (X14[7:3] <= 3)?
                        1
                      :
                        2
                  :
                     (X3[7:5] <= 8)?
                       (X0[7:4] <= 9)?
                         (X6[7:6] <= 4)?
                           (X6[7:6] <= 1)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 2)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 5)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                         (X13[7:6] <= 1)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:3] <= 23)?
                            1
                          :
                            1
            :
               (X5[7:5] <= 6)?
                 (X13[7:4] <= 1)?
                   (X4[7:6] <= 2)?
                     (X2[7:5] <= 5)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 3)?
                     (X9[7:5] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:5] <= 4)?
                  8
                :
                   (X6[7:5] <= 1)?
                     (X11[7:6] <= 3)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 12)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:6] <= 3)?
                   (X10[7:6] <= 0)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 0)?
                    55
                  :
                     (X1[7:4] <= 15)?
                       (X1[7:3] <= 24)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 6)?
                   (X11[7:3] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 3)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 12)?
           (X6[7:5] <= 1)?
             (X9[7:6] <= 3)?
               (X14[7:6] <= 3)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 0)?
               (X8[7:5] <= 2)?
                6
              :
                1
            :
               (X1[7:5] <= 7)?
                 (X10[7:5] <= 0)?
                   (X6[7:5] <= 7)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 4)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 4)?
                  3
                :
                  1
        :
           (X8[7:4] <= 6)?
             (X9[7:5] <= 0)?
               (X8[7:5] <= 0)?
                 (X4[7:4] <= 6)?
                   (X0[7:5] <= 1)?
                    15
                  :
                     (X5[7:5] <= 5)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:3] <= 20)?
                   (X8[7:5] <= 0)?
                     (X7[7:6] <= 1)?
                       (X12[7:5] <= 1)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 0)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 2)?
                    26
                  :
                     (X6[7:5] <= 4)?
                      3
                    :
                      1
            :
               (X9[7:6] <= 1)?
                 (X5[7:6] <= 4)?
                  335
                :
                   (X2[7:5] <= 0)?
                    56
                  :
                     (X4[7:6] <= 1)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 9)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:4] <= 9)?
                 (X2[7:3] <= 6)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:6] <= 2)?
                      3
                    :
                      7
              :
                 (X8[7:6] <= 2)?
                   (X2[7:6] <= 1)?
                    108
                  :
                     (X4[7:5] <= 7)?
                       (X5[7:6] <= 1)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:2] <= 5)?
                           (X2[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 2)?
                     (X14[7:6] <= 2)?
                       (X1[7:5] <= 5)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 4)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 0)?
                27
              :
                1
  :
     (X13[7:6] <= 2)?
       (X0[7:4] <= 6)?
         (X14[7:4] <= 5)?
           (X1[7:6] <= 3)?
             (X8[7:4] <= 13)?
               (X12[7:5] <= 3)?
                34
              :
                 (X5[7:4] <= 13)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 0)?
               (X4[7:5] <= 3)?
                2
              :
                8
            :
               (X9[7:3] <= 7)?
                 (X15[7:3] <= 19)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:5] <= 2)?
               (X15[7:4] <= 9)?
                 (X2[7:6] <= 1)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 0)?
           (X14[7:4] <= 8)?
             (X9[7:6] <= 1)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:4] <= 0)?
                 (X11[7:4] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 0)?
                  1
                :
                  12
          :
             (X12[7:5] <= 3)?
              17
            :
              29
        :
           (X15[7:4] <= 6)?
             (X7[7:6] <= 2)?
               (X10[7:6] <= 0)?
                 (X2[7:5] <= 2)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 16)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:3] <= 28)?
                   (X4[7:6] <= 1)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 8)?
               (X7[7:6] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:6] <= 1)?
         (X14[7:6] <= 1)?
           (X12[7:5] <= 0)?
            9
          :
             (X11[7:6] <= 1)?
               (X12[7:4] <= 10)?
                16
              :
                12
            :
               (X1[7:4] <= 6)?
                1
              :
                331
        :
           (X13[7:6] <= 2)?
             (X6[7:3] <= 3)?
              4
            :
               (X11[7:4] <= 2)?
                 (X5[7:4] <= 7)?
                   (X9[7:4] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 8)?
                  3
                :
                  1
          :
             (X12[7:3] <= 23)?
               (X5[7:5] <= 0)?
                377
              :
                 (X12[7:6] <= 3)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 1)?
           (X2[7:3] <= 16)?
             (X6[7:4] <= 16)?
               (X4[7:4] <= 7)?
                716
              :
                 (X3[7:5] <= 4)?
                  1
                :
                  1
            :
               (X15[7:4] <= 12)?
                11
              :
                4
          :
             (X11[7:3] <= 15)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:3] <= 18)?
             (X12[7:3] <= 4)?
              1
            :
              31
          :
             (X5[7:5] <= 1)?
               (X6[7:5] <= 3)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/30/accuracy.txt
+ accuracy=8.296e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/30/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/30/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 134 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:02 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:02 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:02 195710730.0      0.00       0.0 474218976.0                           5390510.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 195710730.0      0.00       0.0 474218976.0                           5390510.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 235898660.0      0.00       0.0 524454624.0 net2391                   7495729.0000
    0:00:03 236290170.0      0.00       0.0 514930048.0 net2963                   7497827.0000
    0:00:04 235747770.0      0.00       0.0 511238624.0 net2759                   7487412.0000
    0:00:06 232398230.0      0.00       0.0 506253632.0 net3127                   7358683.5000
    0:00:06 230393200.0      0.00       0.0 503395456.0 net2651                   7288064.0000
    0:00:07 229979140.0      0.00       0.0 502608256.0                           7263609.0000
    0:00:07 229979140.0      0.00       0.0 502608256.0                           7263609.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 229979140.0      0.00       0.0 502608256.0                           7263609.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:08 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:08 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 227951620.0      0.00       0.0 499879904.0                           7136655.0000
    0:00:09 234483980.0      0.00       0.0 508266304.0 net3152                   7404652.5000
    0:00:10 234483980.0      0.00       0.0 508126688.0 net11967                  7404652.5000
    0:00:12 231091660.0      0.00       0.0 502806432.0 net2968                   7280604.0000
    0:00:13 229521860.0      0.00       0.0 501081376.0                           7220364.5000
    0:00:13 229521860.0      0.00       0.0 501081376.0                           7220364.5000
    0:00:13 229521860.0      0.00       0.0 501081376.0                           7220364.5000
    0:00:13 229521860.0      0.00       0.0 501081376.0                           7220364.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=229521860.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28088972.000
+ '[' 28088972 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 909 leaf cells, ports, hiers and 904 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:10:52 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1392
        Number of annotated net delay arcs  :      1392
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964146879.450195 ns, Total Simulation Time : 4999964146879.450195 ns

======================================================================
Summary:
Total number of nets = 904
Number of annotated nets = 904 (100.00%)
Total number of leaf cells = 776
Number of fully annotated leaf cells = 776 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 11 seconds 
Elapsed time for this session: 11 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0100
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_30.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_30.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_30.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/30.sv
+ echo -e '30\t8.296e-01\t229521860.000000\t28088972.000\t0.0100'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/31 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/31/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:5] <= 1)?
     (X4[7:3] <= 13)?
       (X9[7:4] <= 2)?
         (X14[7:5] <= 2)?
          349
        :
           (X13[7:5] <= 0)?
             (X12[7:5] <= 1)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:4] <= 11)?
           (X7[7:5] <= 5)?
             (X15[7:5] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 3)?
                  682
                :
                   (X11[7:6] <= 2)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 7)?
                17
              :
                2
          :
             (X10[7:4] <= 12)?
               (X0[7:5] <= 3)?
                 (X13[7:5] <= 0)?
                   (X12[7:5] <= 3)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:4] <= 2)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 3)?
             (X14[7:5] <= 1)?
               (X6[7:4] <= 7)?
                 (X10[7:5] <= 2)?
                   (X7[7:5] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 1)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                        1
                  :
                     (X1[7:5] <= 1)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 1)?
                   (X0[7:6] <= 2)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 7)?
                 (X12[7:6] <= 1)?
                  19
                :
                   (X7[7:4] <= 8)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:4] <= 0)?
                     (X8[7:5] <= 2)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 0)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:6] <= 2)?
                 (X11[7:4] <= 7)?
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:4] <= 9)?
                  3
                :
                  24
            :
               (X1[7:3] <= 26)?
                207
              :
                 (X7[7:5] <= 3)?
                   (X13[7:5] <= 2)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 4)?
         (X3[7:4] <= 15)?
           (X10[7:5] <= 8)?
             (X7[7:6] <= 0)?
               (X9[7:4] <= 5)?
                13
              :
                 (X5[7:4] <= 3)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:6] <= 0)?
                   (X13[7:6] <= 1)?
                     (X12[7:4] <= 3)?
                      1
                    :
                       (X1[7:4] <= 6)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 7)?
                     (X2[7:5] <= 0)?
                       (X3[7:4] <= 10)?
                         (X4[7:6] <= 0)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:3] <= 14)?
                        211
                      :
                        1
                  :
                     (X2[7:5] <= 1)?
                      9
                    :
                      4
              :
                 (X10[7:5] <= 3)?
                   (X3[7:5] <= 6)?
                     (X5[7:4] <= 11)?
                      2
                    :
                       (X5[7:6] <= 4)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:3] <= 10)?
                     (X9[7:5] <= 2)?
                      5
                    :
                       (X3[7:6] <= 1)?
                         (X2[7:5] <= 3)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 0)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 1)?
               (X6[7:6] <= 0)?
                 (X13[7:4] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 3)?
                 (X0[7:6] <= 0)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:4] <= 7)?
                      3
                    :
                       (X2[7:6] <= 1)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 23)?
             (X2[7:6] <= 4)?
               (X4[7:4] <= 4)?
                 (X9[7:6] <= 1)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 4)?
                     (X2[7:3] <= 14)?
                      6
                    :
                       (X14[7:6] <= 2)?
                         (X1[7:6] <= 3)?
                          1
                        :
                           (X10[7:5] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 1)?
                   (X15[7:4] <= 1)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:4] <= 0)?
                     (X15[7:4] <= 1)?
                      3
                    :
                       (X14[7:6] <= 3)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 16)?
                       (X0[7:2] <= 42)?
                         (X6[7:5] <= 7)?
                           (X6[7:6] <= 2)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 1)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 7)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 2)?
                        1
                      :
                         (X13[7:6] <= 2)?
                           (X2[7:6] <= 1)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 6)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 2)?
                 (X13[7:5] <= 0)?
                   (X4[7:6] <= 2)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 4)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 3)?
                     (X9[7:5] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 2)?
                  8
                :
                   (X6[7:5] <= 5)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 0)?
                       (X11[7:5] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 11)?
              92
            :
               (X2[7:6] <= 1)?
                 (X11[7:5] <= 0)?
                   (X10[7:3] <= 18)?
                    2
                  :
                    25
                :
                   (X2[7:3] <= 13)?
                    55
                  :
                     (X1[7:4] <= 11)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:5] <= 2)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:3] <= 6)?
                   (X11[7:6] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:3] <= 15)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 3)?
           (X6[7:5] <= 3)?
             (X9[7:4] <= 4)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 0)?
               (X8[7:6] <= 0)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:4] <= 0)?
                   (X6[7:5] <= 5)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 0)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 2)?
                  3
                :
                  1
        :
           (X8[7:6] <= 1)?
             (X9[7:4] <= 0)?
               (X8[7:6] <= 0)?
                 (X4[7:5] <= 3)?
                   (X0[7:3] <= 2)?
                    15
                  :
                     (X5[7:5] <= 3)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 0)?
                   (X8[7:4] <= 1)?
                     (X7[7:5] <= 1)?
                       (X12[7:5] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 2)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 2)?
                    26
                  :
                     (X6[7:4] <= 11)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 7)?
                 (X5[7:6] <= 2)?
                  335
                :
                   (X2[7:4] <= 2)?
                    56
                  :
                     (X4[7:5] <= 2)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 0)?
                  2
                :
                  1
          :
             (X15[7:2] <= 7)?
               (X6[7:5] <= 3)?
                 (X2[7:6] <= 0)?
                  18
                :
                   (X13[7:6] <= 0)?
                    80
                  :
                     (X2[7:5] <= 1)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 9)?
                   (X2[7:6] <= 1)?
                    108
                  :
                     (X4[7:6] <= 2)?
                       (X5[7:5] <= 6)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 1)?
                         (X0[7:6] <= 0)?
                           (X2[7:4] <= 8)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 2)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 3)?
                     (X14[7:5] <= 3)?
                       (X1[7:4] <= 9)?
                        1
                      :
                        8
                    :
                       (X7[7:3] <= 22)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 2)?
                27
              :
                1
  :
     (X13[7:5] <= 5)?
       (X0[7:6] <= 1)?
         (X14[7:6] <= 1)?
           (X1[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X12[7:5] <= 5)?
                34
              :
                 (X5[7:5] <= 4)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 2)?
               (X4[7:5] <= 4)?
                2
              :
                8
            :
               (X9[7:4] <= 5)?
                 (X15[7:6] <= 1)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:6] <= 2)?
               (X15[7:4] <= 10)?
                 (X2[7:4] <= 5)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 2)?
           (X14[7:4] <= 8)?
             (X9[7:5] <= 0)?
               (X15[7:5] <= 5)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:4] <= 1)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 2)?
                  1
                :
                  12
          :
             (X12[7:4] <= 9)?
              17
            :
              29
        :
           (X15[7:6] <= 2)?
             (X7[7:3] <= 11)?
               (X10[7:6] <= 1)?
                 (X2[7:5] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 5)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:4] <= 14)?
                   (X4[7:2] <= 28)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 0)?
               (X7[7:6] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 3)?
         (X14[7:4] <= 13)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:6] <= 0)?
               (X12[7:5] <= 6)?
                16
              :
                12
            :
               (X1[7:6] <= 1)?
                1
              :
                331
        :
           (X13[7:3] <= 23)?
             (X6[7:3] <= 2)?
              4
            :
               (X11[7:5] <= 3)?
                 (X5[7:4] <= 6)?
                   (X9[7:5] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 4)?
                  3
                :
                  1
          :
             (X12[7:4] <= 11)?
               (X5[7:3] <= 16)?
                377
              :
                 (X12[7:5] <= 3)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 1)?
           (X2[7:3] <= 16)?
             (X6[7:6] <= 4)?
               (X4[7:6] <= 3)?
                716
              :
                 (X3[7:4] <= 7)?
                  1
                :
                  1
            :
               (X15[7:6] <= 3)?
                11
              :
                4
          :
             (X11[7:5] <= 4)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 0)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:3] <= 5)?
               (X6[7:5] <= 3)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/31/accuracy.txt
+ accuracy=8.084e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/31/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/31/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 125 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 164761880.0      0.00       0.0 396575872.0                           4562035.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 202750310.0      0.00       0.0 439589824.0 net2396                   6498809.0000
    0:00:02 203142760.0      0.00       0.0 439553856.0 net2235                   6513869.0000
    0:00:03 201379790.0      0.00       0.0 433662112.0 net2939                   6439484.5000
    0:00:04 199362390.0      0.00       0.0 430105408.0 net2493                   6360289.0000
    0:00:05 196572460.0      0.00       0.0 426743200.0 net2732                   6259549.5000
    0:00:05 196158400.0      0.00       0.0 425967488.0 net2433                   6235095.0000
    0:00:06 196158400.0      0.00       0.0 425967488.0                           6235095.0000
    0:00:06 196158400.0      0.00       0.0 425967488.0                           6235095.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 196158400.0      0.00       0.0 425967488.0                           6235095.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:07 195808730.0      0.00       0.0 426314912.0                           6215355.0000
    0:00:08 202751080.0      0.00       0.0 432635456.0 net2197                   6490005.5000
    0:00:09 199712060.0      0.00       0.0 429587872.0 net2587                   6380029.0000
    0:00:10 196180010.0      0.00       0.0 426102848.0                           6244489.5000
    0:00:10 196180010.0      0.00       0.0 426102848.0                           6244489.5000
    0:00:10 196180010.0      0.00       0.0 426102848.0                           6244489.5000
    0:00:10 196180010.0      0.00       0.0 426102848.0                           6244489.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=196180010.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=23768806.000
+ '[' 23768806 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 795 leaf cells, ports, hiers and 790 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:11:57 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1180
        Number of annotated net delay arcs  :      1180
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965778630.709961 ns, Total Simulation Time : 4999965778630.709961 ns

======================================================================
Summary:
Total number of nets = 790
Number of annotated nets = 790 (100.00%)
Total number of leaf cells = 662
Number of fully annotated leaf cells = 662 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 9 seconds 
Elapsed time for this session: 9 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=8.727e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_31.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_31.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_31.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/31.sv
+ echo -e '31\t8.084e-01\t196180010.000000\t23768806.000\t8.727e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/32 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/32/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:6] <= 1)?
     (X4[7:6] <= 2)?
       (X9[7:4] <= 2)?
         (X14[7:5] <= 1)?
          349
        :
           (X13[7:5] <= 0)?
             (X12[7:5] <= 0)?
              19
            :
              21
          :
             (X9[7:5] <= 0)?
              1
            :
              28
      :
         (X5[7:5] <= 3)?
           (X7[7:5] <= 6)?
             (X15[7:6] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 1)?
                  682
                :
                   (X11[7:5] <= 3)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 1)?
                17
              :
                2
          :
             (X10[7:6] <= 3)?
               (X0[7:5] <= 5)?
                 (X13[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 1)?
             (X14[7:6] <= 0)?
               (X6[7:3] <= 15)?
                 (X10[7:5] <= 3)?
                   (X7[7:6] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 2)?
                     (X0[7:5] <= 0)?
                      2
                    :
                       (X5[7:6] <= 3)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 7)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 3)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 3)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:3] <= 17)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 10)?
                   (X13[7:6] <= 0)?
                     (X8[7:6] <= 0)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:6] <= 2)?
                 (X11[7:6] <= 0)?
                   (X3[7:5] <= 3)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 2)?
                  3
                :
                  24
            :
               (X1[7:4] <= 13)?
                207
              :
                 (X7[7:5] <= 5)?
                   (X13[7:3] <= 6)?
                    1
                  :
                    5
                :
                   (X5[7:5] <= 8)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 3)?
         (X3[7:3] <= 29)?
           (X10[7:5] <= 8)?
             (X7[7:6] <= 2)?
               (X9[7:6] <= 1)?
                13
              :
                 (X5[7:6] <= 1)?
                  11
                :
                  1
            :
               (X0[7:6] <= 0)?
                 (X8[7:4] <= 4)?
                   (X13[7:6] <= 0)?
                     (X12[7:4] <= 1)?
                      1
                    :
                       (X1[7:2] <= 26)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 1)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 5)?
                         (X4[7:6] <= 1)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 3)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 1)?
                   (X3[7:6] <= 2)?
                     (X5[7:3] <= 21)?
                      2
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 3)?
                     (X9[7:5] <= 3)?
                      5
                    :
                       (X3[7:6] <= 1)?
                         (X2[7:5] <= 1)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 2)?
                      1
                    :
                      29
          :
             (X1[7:6] <= 0)?
               (X6[7:4] <= 8)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 1)?
                 (X0[7:5] <= 0)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:5] <= 1)?
                    10
                  :
                     (X2[7:6] <= 1)?
                      3
                    :
                       (X2[7:6] <= 0)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 0)?
                     (X0[7:2] <= 41)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:3] <= 25)?
             (X2[7:4] <= 14)?
               (X4[7:5] <= 3)?
                 (X9[7:4] <= 4)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 0)?
                     (X2[7:4] <= 5)?
                      6
                    :
                       (X14[7:5] <= 2)?
                         (X1[7:3] <= 27)?
                          1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 1)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:4] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:6] <= 0)?
                     (X15[7:5] <= 1)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:5] <= 8)?
                       (X0[7:4] <= 9)?
                         (X6[7:6] <= 3)?
                           (X6[7:5] <= 3)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 4)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 3)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 4)?
                        1
                      :
                         (X13[7:6] <= 3)?
                           (X2[7:6] <= 3)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 5)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 3)?
                 (X13[7:5] <= 0)?
                   (X4[7:5] <= 3)?
                     (X2[7:5] <= 8)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 3)?
                     (X9[7:6] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 1)?
                  8
                :
                   (X6[7:6] <= 2)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 0)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:4] <= 11)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:6] <= 1)?
                   (X10[7:6] <= 2)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 0)?
                    55
                  :
                     (X1[7:4] <= 14)?
                       (X1[7:5] <= 7)?
                        1
                      :
                         (X14[7:4] <= 2)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 1)?
                   (X11[7:5] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 3)?
                    2
                  :
                    1
      :
         (X3[7:6] <= 0)?
           (X6[7:6] <= 2)?
             (X9[7:5] <= 1)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 2)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:6] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 0)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 5)?
                  3
                :
                  1
        :
           (X8[7:5] <= 3)?
             (X9[7:5] <= 1)?
               (X8[7:4] <= 2)?
                 (X4[7:6] <= 2)?
                   (X0[7:5] <= 0)?
                    15
                  :
                     (X5[7:4] <= 10)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 0)?
                   (X8[7:4] <= 1)?
                     (X7[7:3] <= 6)?
                       (X12[7:5] <= 3)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 7)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:3] <= 27)?
                    26
                  :
                     (X6[7:4] <= 8)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 2)?
                 (X5[7:5] <= 2)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:4] <= 8)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 13)?
                  2
                :
                  1
          :
             (X15[7:4] <= 1)?
               (X6[7:5] <= 5)?
                 (X2[7:6] <= 1)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:2] <= 23)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 13)?
                   (X2[7:6] <= 2)?
                    108
                  :
                     (X4[7:5] <= 7)?
                       (X5[7:5] <= 4)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:6] <= 0)?
                           (X2[7:5] <= 1)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 0)?
                     (X14[7:6] <= 0)?
                       (X1[7:4] <= 7)?
                        1
                      :
                        8
                    :
                       (X7[7:4] <= 9)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:4] <= 3)?
                27
              :
                1
  :
     (X13[7:5] <= 6)?
       (X0[7:4] <= 5)?
         (X14[7:5] <= 4)?
           (X1[7:6] <= 1)?
             (X8[7:6] <= 2)?
               (X12[7:5] <= 4)?
                34
              :
                 (X5[7:5] <= 7)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 2)?
               (X4[7:4] <= 4)?
                2
              :
                8
            :
               (X9[7:6] <= 1)?
                 (X15[7:6] <= 1)?
                  59
                :
                   (X11[7:4] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:5] <= 4)?
               (X15[7:3] <= 23)?
                 (X2[7:6] <= 0)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 2)?
           (X14[7:5] <= 2)?
             (X9[7:6] <= 0)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 1)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 3)?
                  1
                :
                  12
          :
             (X12[7:5] <= 5)?
              17
            :
              29
        :
           (X15[7:6] <= 2)?
             (X7[7:4] <= 5)?
               (X10[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 5)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:6] <= 3)?
                   (X4[7:5] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 1)?
               (X7[7:5] <= 1)?
                3
              :
                17
            :
              177
    :
       (X8[7:6] <= 2)?
         (X14[7:5] <= 7)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:4] <= 2)?
               (X12[7:4] <= 14)?
                16
              :
                12
            :
               (X1[7:6] <= 1)?
                1
              :
                331
        :
           (X13[7:3] <= 24)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 4)?
                 (X5[7:5] <= 4)?
                   (X9[7:5] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 2)?
                  3
                :
                  1
          :
             (X12[7:5] <= 6)?
               (X5[7:3] <= 15)?
                377
              :
                 (X12[7:3] <= 14)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 0)?
           (X2[7:5] <= 4)?
             (X6[7:4] <= 16)?
               (X4[7:5] <= 4)?
                716
              :
                 (X3[7:4] <= 4)?
                  1
                :
                  1
            :
               (X15[7:6] <= 2)?
                11
              :
                4
          :
             (X11[7:4] <= 6)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 3)?
             (X12[7:5] <= 2)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:6] <= 1)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/32/accuracy.txt
+ accuracy=7.920e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/32/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/32/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 134 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 169940390.0      0.00       0.0 408763456.0                           4645786.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 205952070.0      0.00       0.0 459240864.0 net2336                   6463620.5000
    0:00:03 205965230.0      0.00       0.0 451494816.0 net2826                   6450122.5000
    0:00:04 205215580.0      0.00       0.0 447526304.0 net2420                   6415745.0000
    0:00:05 201195340.0      0.00       0.0 440462912.0 net2110                   6267017.0000
    0:00:06 200017990.0      0.00       0.0 439112320.0 net2869                   6221837.5000
    0:00:06 199625540.0      0.00       0.0 438662688.0 net2596                   6206777.5000
    0:00:07 199625540.0      0.00       0.0 438662688.0                           6206777.5000
    0:00:07 199625540.0      0.00       0.0 438662688.0                           6206777.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 199625540.0      0.00       0.0 438662688.0                           6206777.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 198754640.0      0.00       0.0 436003616.0                           6162547.5000
    0:00:08 205781470.0      0.00       0.0 448507808.0 net10969                  6449352.5000
    0:00:10 205389020.0      0.00       0.0 448103744.0 net6090                   6434292.5000
    0:00:11 199931990.0      0.00       0.0 437234112.0 net10990                  6207727.5000
    0:00:11 199147090.0      0.00       0.0 436481920.0 net10983                  6177607.5000
    0:00:12 199147090.0      0.00       0.0 436481920.0                           6177607.5000
    0:00:12 199147090.0      0.00       0.0 436481920.0                           6177607.5000
    0:00:12 199147090.0      0.00       0.0 436481920.0                           6177607.5000
    0:00:12 199147090.0      0.00       0.0 436481920.0                           6177607.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=199147090.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26722900.000
+ '[' 26722900 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 816 leaf cells, ports, hiers and 811 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:13:15 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1221
        Number of annotated net delay arcs  :      1221
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964685716.570312 ns, Total Simulation Time : 4999964685716.570312 ns

======================================================================
Summary:
Total number of nets = 811
Number of annotated nets = 811 (100.00%)
Total number of leaf cells = 683
Number of fully annotated leaf cells = 683 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 9 seconds 
Elapsed time for this session: 9 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=8.433e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_32.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_32.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_32.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/32.sv
+ echo -e '32\t7.920e-01\t199147090.000000\t26722900.000\t8.433e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/33 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/33/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:6] <= 1)?
     (X4[7:6] <= 1)?
       (X9[7:5] <= 1)?
         (X14[7:5] <= 1)?
          349
        :
           (X13[7:6] <= 0)?
             (X12[7:5] <= 2)?
              19
            :
              21
          :
             (X9[7:5] <= 0)?
              1
            :
              28
      :
         (X5[7:4] <= 10)?
           (X7[7:3] <= 18)?
             (X15[7:6] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 1)?
                  682
                :
                   (X11[7:4] <= 7)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 1)?
                17
              :
                2
          :
             (X10[7:6] <= 3)?
               (X0[7:6] <= 1)?
                 (X13[7:6] <= 0)?
                   (X12[7:5] <= 3)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 1)?
             (X14[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X10[7:5] <= 0)?
                   (X7[7:6] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:5] <= 0)?
                      2
                    :
                       (X5[7:6] <= 3)?
                        1
                      :
                        1
                  :
                     (X1[7:5] <= 1)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 3)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 2)?
                 (X12[7:5] <= 4)?
                  19
                :
                   (X7[7:6] <= 2)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:6] <= 0)?
                     (X8[7:5] <= 1)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 0)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:6] <= 1)?
                 (X11[7:4] <= 4)?
                   (X3[7:5] <= 5)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:6] <= 2)?
                  3
                :
                  24
            :
               (X1[7:5] <= 5)?
                207
              :
                 (X7[7:6] <= 2)?
                   (X13[7:4] <= 3)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 5)?
         (X3[7:3] <= 29)?
           (X10[7:5] <= 7)?
             (X7[7:6] <= 0)?
               (X9[7:4] <= 5)?
                13
              :
                 (X5[7:6] <= 0)?
                  11
                :
                  1
            :
               (X0[7:5] <= 1)?
                 (X8[7:4] <= 5)?
                   (X13[7:6] <= 0)?
                     (X12[7:5] <= 0)?
                      1
                    :
                       (X1[7:3] <= 11)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 1)?
                     (X2[7:5] <= 0)?
                       (X3[7:6] <= 1)?
                         (X4[7:6] <= 1)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 4)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 2)?
                   (X3[7:3] <= 23)?
                     (X5[7:6] <= 2)?
                      2
                    :
                       (X5[7:5] <= 6)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 1)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 1)?
                         (X2[7:4] <= 2)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 2)?
                      1
                    :
                      29
          :
             (X1[7:6] <= 0)?
               (X6[7:5] <= 1)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:4] <= 3)?
                 (X0[7:5] <= 1)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:4] <= 6)?
                      3
                    :
                       (X2[7:6] <= 2)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 0)?
                     (X0[7:2] <= 41)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:4] <= 12)?
             (X2[7:5] <= 7)?
               (X4[7:4] <= 9)?
                 (X9[7:5] <= 1)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 0)?
                     (X2[7:5] <= 3)?
                      6
                    :
                       (X14[7:4] <= 5)?
                         (X1[7:4] <= 11)?
                          1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:3] <= 3)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:5] <= 0)?
                     (X15[7:6] <= 0)?
                      3
                    :
                       (X14[7:5] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:5] <= 8)?
                       (X0[7:5] <= 4)?
                         (X6[7:6] <= 4)?
                           (X6[7:6] <= 1)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 5)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 3)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                         (X13[7:6] <= 3)?
                           (X2[7:5] <= 7)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 6)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 2)?
                 (X13[7:6] <= 1)?
                   (X4[7:6] <= 1)?
                     (X2[7:4] <= 15)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 2)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:6] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:5] <= 6)?
                  8
                :
                   (X6[7:6] <= 4)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:5] <= 4)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:6] <= 2)?
                   (X10[7:6] <= 3)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 0)?
                    55
                  :
                     (X1[7:4] <= 15)?
                       (X1[7:5] <= 5)?
                        1
                      :
                         (X14[7:4] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 1)?
                   (X11[7:4] <= 3)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 3)?
                    2
                  :
                    1
      :
         (X3[7:6] <= 0)?
           (X6[7:3] <= 8)?
             (X9[7:3] <= 11)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 1)?
               (X8[7:6] <= 0)?
                6
              :
                1
            :
               (X1[7:4] <= 15)?
                 (X10[7:6] <= 1)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 3)?
                    257
                  :
                    1
              :
                 (X14[7:5] <= 7)?
                  3
                :
                  1
        :
           (X8[7:4] <= 6)?
             (X9[7:5] <= 1)?
               (X8[7:4] <= 2)?
                 (X4[7:5] <= 3)?
                   (X0[7:5] <= 0)?
                    15
                  :
                     (X5[7:6] <= 1)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 2)?
                   (X8[7:4] <= 1)?
                     (X7[7:3] <= 7)?
                       (X12[7:3] <= 14)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 4)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 5)?
                    26
                  :
                     (X6[7:5] <= 2)?
                      3
                    :
                      1
            :
               (X9[7:6] <= 1)?
                 (X5[7:4] <= 11)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:3] <= 17)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 4)?
                  2
                :
                  1
          :
             (X15[7:5] <= 0)?
               (X6[7:5] <= 5)?
                 (X2[7:6] <= 1)?
                  18
                :
                   (X13[7:5] <= 0)?
                    80
                  :
                     (X2[7:5] <= 0)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:6] <= 2)?
                    108
                  :
                     (X4[7:5] <= 2)?
                       (X5[7:6] <= 0)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:4] <= 0)?
                           (X2[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 2)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 1)?
                     (X14[7:6] <= 0)?
                       (X1[7:5] <= 1)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 5)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 0)?
                27
              :
                1
  :
     (X13[7:5] <= 6)?
       (X0[7:4] <= 5)?
         (X14[7:6] <= 1)?
           (X1[7:6] <= 0)?
             (X8[7:5] <= 4)?
               (X12[7:4] <= 12)?
                34
              :
                 (X5[7:4] <= 10)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 2)?
               (X4[7:4] <= 4)?
                2
              :
                8
            :
               (X9[7:6] <= 0)?
                 (X15[7:5] <= 5)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:5] <= 2)?
               (X15[7:3] <= 21)?
                 (X2[7:6] <= 2)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 0)?
           (X14[7:5] <= 3)?
             (X9[7:6] <= 0)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 2)?
                  1
                :
                  12
          :
             (X12[7:4] <= 7)?
              17
            :
              29
        :
           (X15[7:6] <= 1)?
             (X7[7:4] <= 4)?
               (X10[7:6] <= 1)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 5)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:6] <= 2)?
                   (X4[7:4] <= 4)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 1)?
               (X7[7:5] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:6] <= 1)?
         (X14[7:6] <= 2)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:4] <= 2)?
               (X12[7:5] <= 5)?
                16
              :
                12
            :
               (X1[7:6] <= 1)?
                1
              :
                331
        :
           (X13[7:3] <= 24)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 3)?
                 (X5[7:5] <= 4)?
                   (X9[7:6] <= 1)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 7)?
                  3
                :
                  1
          :
             (X12[7:5] <= 7)?
               (X5[7:4] <= 6)?
                377
              :
                 (X12[7:2] <= 27)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:4] <= 3)?
           (X2[7:5] <= 3)?
             (X6[7:4] <= 16)?
               (X4[7:6] <= 1)?
                716
              :
                 (X3[7:5] <= 3)?
                  1
                :
                  1
            :
               (X15[7:6] <= 3)?
                11
              :
                4
          :
             (X11[7:4] <= 6)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 2)?
             (X12[7:4] <= 2)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:3] <= 15)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/33/accuracy.txt
+ accuracy=7.523e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/33/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/33/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 137 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:01 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:01 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:01 162944950.0      0.00       0.0 394962688.0                           4391022.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 162944950.0      0.00       0.0 394962688.0                           4391022.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 195267100.0      0.00       0.0 436166048.0 net2616                   6078384.5000
    0:00:02 197920720.0      0.00       0.0 431496832.0 net2106                   6170116.5000
    0:00:03 197090870.0      0.00       0.0 429102944.0 net2865                   6130319.0000
    0:00:04 192786600.0      0.00       0.0 420733472.0 net2679                   5957608.5000
    0:00:05 188055590.0      0.00       0.0 416286048.0                           5767494.5000
    0:00:05 188055590.0      0.00       0.0 416286048.0                           5767494.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 188055590.0      0.00       0.0 416286048.0                           5767494.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:06 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:06 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:06 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:07 187684750.0      0.00       0.0 416273120.0                           5761829.5000
    0:00:08 198808850.0      0.00       0.0 429408928.0 net9681                   6218650.0000
    0:00:09 193136710.0      0.00       0.0 420170880.0 net2703                   6000818.0000
    0:00:10 189212210.0      0.00       0.0 416388608.0                           5850219.0000
    0:00:10 189212210.0      0.00       0.0 416388608.0                           5850219.0000
    0:00:10 189212210.0      0.00       0.0 416388608.0                           5850219.0000
    0:00:10 189212210.0      0.00       0.0 416388608.0                           5850219.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=189212210.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25545000.000
+ '[' 25545000 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 784 leaf cells, ports, hiers and 779 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:14:52 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1170
        Number of annotated net delay arcs  :      1170
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968371936.969727 ns, Total Simulation Time : 4999968371936.969727 ns

======================================================================
Summary:
Total number of nets = 779
Number of annotated nets = 779 (100.00%)
Total number of leaf cells = 651
Number of fully annotated leaf cells = 651 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 9 seconds 
Elapsed time for this session: 9 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=8.143e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_33.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_33.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_33.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/33.sv
+ echo -e '33\t7.523e-01\t189212210.000000\t25545000.000\t8.143e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/34 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/34/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:5] <= 2)?
     (X4[7:3] <= 12)?
       (X9[7:5] <= 3)?
         (X14[7:4] <= 5)?
          349
        :
           (X13[7:5] <= 1)?
             (X12[7:4] <= 4)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:4] <= 7)?
           (X7[7:5] <= 2)?
             (X15[7:5] <= 0)?
               (X5[7:5] <= 1)?
                2
              :
                 (X9[7:5] <= 5)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 1)?
                17
              :
                2
          :
             (X10[7:5] <= 6)?
               (X0[7:5] <= 7)?
                 (X13[7:6] <= 0)?
                   (X12[7:6] <= 1)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 2)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:6] <= 2)?
             (X14[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X10[7:3] <= 7)?
                   (X7[7:5] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 1)?
                     (X0[7:4] <= 2)?
                      2
                    :
                       (X5[7:5] <= 3)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 7)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 1)?
                   (X0[7:5] <= 6)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:6] <= 2)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:5] <= 3)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                   (X13[7:5] <= 0)?
                     (X8[7:4] <= 7)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 2)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 0)?
               (X7[7:6] <= 1)?
                 (X11[7:6] <= 0)?
                   (X3[7:4] <= 15)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:3] <= 14)?
                  3
                :
                  24
            :
               (X1[7:6] <= 1)?
                207
              :
                 (X7[7:5] <= 3)?
                   (X13[7:5] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 4)?
         (X3[7:4] <= 15)?
           (X10[7:5] <= 7)?
             (X7[7:5] <= 4)?
               (X9[7:4] <= 3)?
                13
              :
                 (X5[7:5] <= 3)?
                  11
                :
                  1
            :
               (X0[7:6] <= 2)?
                 (X8[7:6] <= 0)?
                   (X13[7:4] <= 3)?
                     (X12[7:5] <= 0)?
                      1
                    :
                       (X1[7:4] <= 7)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 0)?
                     (X2[7:3] <= 0)?
                       (X3[7:4] <= 9)?
                         (X4[7:6] <= 2)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 2)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:4] <= 5)?
                   (X3[7:6] <= 0)?
                     (X5[7:6] <= 1)?
                      2
                    :
                       (X5[7:6] <= 1)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 3)?
                     (X9[7:5] <= 2)?
                      5
                    :
                       (X3[7:6] <= 3)?
                         (X2[7:6] <= 0)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 3)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 1)?
               (X6[7:5] <= 0)?
                 (X13[7:5] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:4] <= 6)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 1)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:5] <= 3)?
             (X2[7:6] <= 2)?
               (X4[7:6] <= 0)?
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 1)?
                     (X2[7:4] <= 7)?
                      6
                    :
                       (X14[7:3] <= 8)?
                         (X1[7:6] <= 3)?
                          1
                        :
                           (X10[7:4] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:3] <= 2)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X14[7:4] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:6] <= 3)?
                       (X0[7:5] <= 4)?
                         (X6[7:6] <= 4)?
                           (X6[7:6] <= 0)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 0)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 1)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 1)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:5] <= 5)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 4)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 0)?
                 (X13[7:5] <= 0)?
                   (X4[7:6] <= 2)?
                     (X2[7:5] <= 8)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:6] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 0)?
                  8
                :
                   (X6[7:5] <= 3)?
                     (X11[7:5] <= 2)?
                      64
                    :
                      1
                  :
                     (X15[7:5] <= 1)?
                       (X11[7:5] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:6] <= 1)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:5] <= 4)?
                   (X10[7:6] <= 1)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 3)?
                    55
                  :
                     (X1[7:4] <= 11)?
                       (X1[7:6] <= 1)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:4] <= 3)?
                   (X11[7:6] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 4)?
                    2
                  :
                    1
      :
         (X3[7:6] <= 1)?
           (X6[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 1)?
               (X8[7:6] <= 0)?
                6
              :
                1
            :
               (X1[7:6] <= 2)?
                 (X10[7:4] <= 0)?
                   (X6[7:5] <= 3)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 1)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 2)?
                  3
                :
                  1
        :
           (X8[7:5] <= 3)?
             (X9[7:4] <= 0)?
               (X8[7:4] <= 0)?
                 (X4[7:6] <= 0)?
                   (X0[7:5] <= 0)?
                    15
                  :
                     (X5[7:4] <= 7)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 0)?
                   (X8[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                       (X12[7:5] <= 2)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 0)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 3)?
                    26
                  :
                     (X6[7:5] <= 2)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 4)?
                 (X5[7:6] <= 1)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:6] <= 0)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 5)?
                  2
                :
                  1
          :
             (X15[7:3] <= 5)?
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  18
                :
                   (X13[7:6] <= 0)?
                    80
                  :
                     (X2[7:5] <= 2)?
                      3
                    :
                      7
              :
                 (X8[7:6] <= 1)?
                   (X2[7:3] <= 15)?
                    108
                  :
                     (X4[7:6] <= 3)?
                       (X5[7:4] <= 10)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 1)?
                         (X0[7:5] <= 0)?
                           (X2[7:4] <= 6)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 2)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 2)?
                     (X14[7:6] <= 0)?
                       (X1[7:5] <= 3)?
                        1
                      :
                        8
                    :
                       (X7[7:4] <= 11)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:5] <= 0)?
                27
              :
                1
  :
     (X13[7:5] <= 5)?
       (X0[7:6] <= 0)?
         (X14[7:4] <= 5)?
           (X1[7:5] <= 5)?
             (X8[7:5] <= 4)?
               (X12[7:5] <= 6)?
                34
              :
                 (X5[7:5] <= 4)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 6)?
               (X4[7:6] <= 0)?
                2
              :
                8
            :
               (X9[7:4] <= 3)?
                 (X15[7:6] <= 2)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:6] <= 1)?
               (X15[7:5] <= 2)?
                 (X2[7:5] <= 1)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 2)?
           (X14[7:5] <= 5)?
             (X9[7:6] <= 0)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:4] <= 3)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 0)?
                  1
                :
                  12
          :
             (X12[7:5] <= 3)?
              17
            :
              29
        :
           (X15[7:6] <= 0)?
             (X7[7:4] <= 4)?
               (X10[7:5] <= 1)?
                 (X2[7:5] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 13)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:6] <= 4)?
                   (X4[7:6] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 2)?
               (X7[7:6] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 6)?
         (X14[7:5] <= 6)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:6] <= 1)?
               (X12[7:4] <= 15)?
                16
              :
                12
            :
               (X1[7:5] <= 1)?
                1
              :
                331
        :
           (X13[7:5] <= 2)?
             (X6[7:4] <= 2)?
              4
            :
               (X11[7:5] <= 1)?
                 (X5[7:6] <= 2)?
                   (X9[7:6] <= 2)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 3)?
                  3
                :
                  1
          :
             (X12[7:5] <= 6)?
               (X5[7:6] <= 0)?
                377
              :
                 (X12[7:6] <= 2)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 1)?
           (X2[7:4] <= 9)?
             (X6[7:6] <= 4)?
               (X4[7:4] <= 7)?
                716
              :
                 (X3[7:4] <= 7)?
                  1
                :
                  1
            :
               (X15[7:6] <= 1)?
                11
              :
                4
          :
             (X11[7:5] <= 1)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 2)?
             (X12[7:6] <= 0)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:5] <= 6)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/34/accuracy.txt
+ accuracy=7.420e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/34/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/34/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 141 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 143289710.0      0.00       0.0 353849216.0                           4065390.2500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 175969430.0      0.00       0.0 395258944.0 net2373                   5716172.5000
    0:00:03 175954370.0      0.00       0.0 385975808.0 net1935                   5717017.5000
    0:00:03 175946840.0      0.00       0.0 381312928.0 net2573                   5717439.5000
    0:00:04 172795330.0      0.00       0.0 375914656.0 net2431                   5598584.0000
    0:00:05 170419020.0      0.00       0.0 373211264.0 net2446                   5498829.5000
    0:00:05 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:05 170419020.0      0.00       0.0 373211264.0                           5498829.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 170419020.0      0.00       0.0 373211264.0                           5498829.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:06 170419020.0      0.00       0.0 373211264.0                           5498829.5000
    0:00:07 179745690.0      0.00       0.0 383282656.0 net7161                   5866365.5000
    0:00:08 172131680.0      0.00       0.0 373379488.0 net2450                   5578316.5000
    0:00:09 171346780.0      0.00       0.0 372672064.0                           5548196.5000
    0:00:09 171346780.0      0.00       0.0 372672064.0                           5548196.5000
    0:00:09 171346780.0      0.00       0.0 372672064.0                           5548196.5000
    0:00:09 171346780.0      0.00       0.0 372672064.0                           5548196.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=171346780.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=24192928.000
+ '[' 24192928 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 703 leaf cells, ports, hiers and 698 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:15:50 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1006
        Number of annotated net delay arcs  :      1006
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966063761.139648 ns, Total Simulation Time : 4999966063761.139648 ns

======================================================================
Summary:
Total number of nets = 698
Number of annotated nets = 698 (100.00%)
Total number of leaf cells = 570
Number of fully annotated leaf cells = 570 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 8 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=7.601e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_34.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_34.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_34.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/34.sv
+ echo -e '34\t7.420e-01\t171346780.000000\t24192928.000\t7.601e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/35 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/35/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:6] <= 1)?
     (X4[7:4] <= 5)?
       (X9[7:5] <= 0)?
         (X14[7:6] <= 1)?
          349
        :
           (X13[7:4] <= 0)?
             (X12[7:6] <= 1)?
              19
            :
              21
          :
             (X9[7:5] <= 3)?
              1
            :
              28
      :
         (X5[7:5] <= 6)?
           (X7[7:5] <= 5)?
             (X15[7:6] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 0)?
                  682
                :
                   (X11[7:6] <= 1)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 0)?
                17
              :
                2
          :
             (X10[7:6] <= 3)?
               (X0[7:5] <= 5)?
                 (X13[7:4] <= 0)?
                   (X12[7:6] <= 0)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:6] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 3)?
             (X14[7:6] <= 1)?
               (X6[7:5] <= 2)?
                 (X10[7:5] <= 0)?
                   (X7[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 1)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:4] <= 10)?
                        1
                      :
                        1
                  :
                     (X1[7:6] <= 0)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 0)?
                   (X0[7:5] <= 6)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:4] <= 6)?
                 (X12[7:5] <= 1)?
                  19
                :
                   (X7[7:6] <= 0)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 2)?
                   (X13[7:5] <= 0)?
                     (X8[7:4] <= 5)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:4] <= 2)?
               (X7[7:5] <= 5)?
                 (X11[7:6] <= 0)?
                   (X3[7:6] <= 4)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:6] <= 2)?
                  3
                :
                  24
            :
               (X1[7:4] <= 11)?
                207
              :
                 (X7[7:6] <= 0)?
                   (X13[7:4] <= 2)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 3)?
         (X3[7:6] <= 4)?
           (X10[7:5] <= 8)?
             (X7[7:4] <= 9)?
               (X9[7:5] <= 0)?
                13
              :
                 (X5[7:4] <= 5)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:6] <= 0)?
                   (X13[7:5] <= 0)?
                     (X12[7:6] <= 1)?
                      1
                    :
                       (X1[7:4] <= 5)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:4] <= 13)?
                     (X2[7:3] <= 1)?
                       (X3[7:6] <= 1)?
                         (X4[7:5] <= 6)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 1)?
                        211
                      :
                        1
                  :
                     (X2[7:4] <= 5)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X5[7:6] <= 3)?
                      2
                    :
                       (X5[7:6] <= 1)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 3)?
                         (X2[7:6] <= 0)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 6)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 2)?
               (X6[7:6] <= 0)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:5] <= 1)?
                    10
                  :
                     (X2[7:6] <= 2)?
                      3
                    :
                       (X2[7:5] <= 4)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 3)?
                     (X0[7:4] <= 8)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:6] <= 4)?
             (X2[7:5] <= 3)?
               (X4[7:3] <= 17)?
                 (X9[7:4] <= 3)?
                   (X0[7:5] <= 1)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 0)?
                     (X2[7:4] <= 7)?
                      6
                    :
                       (X14[7:5] <= 0)?
                         (X1[7:6] <= 4)?
                          1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:4] <= 2)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:4] <= 0)?
                     (X15[7:6] <= 2)?
                      3
                    :
                       (X14[7:6] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 28)?
                       (X0[7:5] <= 5)?
                         (X6[7:5] <= 2)?
                           (X6[7:5] <= 0)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 1)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 4)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 1)?
                        1
                      :
                         (X13[7:6] <= 0)?
                           (X2[7:4] <= 14)?
                            643
                          :
                             (X13[7:5] <= 1)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 2)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 2)?
                 (X13[7:5] <= 1)?
                   (X4[7:6] <= 2)?
                     (X2[7:5] <= 3)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:4] <= 3)?
                     (X9[7:4] <= 2)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:5] <= 3)?
                  8
                :
                   (X6[7:5] <= 2)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:6] <= 4)?
              92
            :
               (X2[7:6] <= 2)?
                 (X11[7:5] <= 0)?
                   (X10[7:6] <= 1)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 0)?
                    55
                  :
                     (X1[7:6] <= 3)?
                       (X1[7:6] <= 3)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 1)?
                   (X11[7:6] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 2)?
                    2
                  :
                    1
      :
         (X3[7:4] <= 10)?
           (X6[7:6] <= 0)?
             (X9[7:4] <= 7)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 0)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:6] <= 3)?
                 (X10[7:5] <= 0)?
                   (X6[7:6] <= 1)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 2)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 3)?
                  3
                :
                  1
        :
           (X8[7:5] <= 2)?
             (X9[7:4] <= 1)?
               (X8[7:5] <= 1)?
                 (X4[7:5] <= 1)?
                   (X0[7:6] <= 0)?
                    15
                  :
                     (X5[7:6] <= 3)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 1)?
                   (X8[7:4] <= 0)?
                     (X7[7:6] <= 0)?
                       (X12[7:5] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 2)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 0)?
                    26
                  :
                     (X6[7:6] <= 2)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 9)?
                 (X5[7:6] <= 3)?
                  335
                :
                   (X2[7:5] <= 1)?
                    56
                  :
                     (X4[7:6] <= 0)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 2)?
                  2
                :
                  1
          :
             (X15[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X2[7:5] <= 0)?
                  18
                :
                   (X13[7:5] <= 0)?
                    80
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                      7
              :
                 (X8[7:6] <= 1)?
                   (X2[7:6] <= 0)?
                    108
                  :
                     (X4[7:6] <= 0)?
                       (X5[7:6] <= 0)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 1)?
                         (X0[7:5] <= 0)?
                           (X2[7:5] <= 2)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 3)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 0)?
                     (X14[7:6] <= 2)?
                       (X1[7:6] <= 0)?
                        1
                      :
                        8
                    :
                       (X7[7:6] <= 0)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 0)?
                27
              :
                1
  :
     (X13[7:4] <= 10)?
       (X0[7:5] <= 3)?
         (X14[7:6] <= 0)?
           (X1[7:5] <= 5)?
             (X8[7:5] <= 5)?
               (X12[7:6] <= 1)?
                34
              :
                 (X5[7:6] <= 1)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 1)?
               (X4[7:5] <= 0)?
                2
              :
                8
            :
               (X9[7:5] <= 0)?
                 (X15[7:5] <= 5)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:4] <= 0)?
              1
            :
              13
          :
             (X1[7:6] <= 2)?
               (X15[7:6] <= 3)?
                 (X2[7:5] <= 1)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:6] <= 0)?
           (X14[7:4] <= 7)?
             (X9[7:6] <= 1)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 0)?
                  1
                :
                  12
          :
             (X12[7:6] <= 0)?
              17
            :
              29
        :
           (X15[7:5] <= 1)?
             (X7[7:5] <= 1)?
               (X10[7:6] <= 0)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:5] <= 2)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:5] <= 5)?
                   (X4[7:6] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 0)?
               (X7[7:6] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 4)?
         (X14[7:5] <= 4)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:5] <= 1)?
               (X12[7:5] <= 3)?
                16
              :
                12
            :
               (X1[7:6] <= 0)?
                1
              :
                331
        :
           (X13[7:4] <= 8)?
             (X6[7:4] <= 0)?
              4
            :
               (X11[7:6] <= 0)?
                 (X5[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 6)?
                  3
                :
                  1
          :
             (X12[7:5] <= 5)?
               (X5[7:5] <= 2)?
                377
              :
                 (X12[7:4] <= 4)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 0)?
           (X2[7:6] <= 1)?
             (X6[7:6] <= 2)?
               (X4[7:4] <= 6)?
                716
              :
                 (X3[7:6] <= 0)?
                  1
                :
                  1
            :
               (X15[7:6] <= 0)?
                11
              :
                4
          :
             (X11[7:6] <= 1)?
               (X6[7:5] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 1)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:6] <= 1)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/35/accuracy.txt
+ accuracy=6.349e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/35/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/35/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 129 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 150398010.0      0.00       0.0 370339136.0                           4207968.0000
    0:00:01 150398010.0      0.00       0.0 370339136.0                           4207968.0000
    0:00:01 150398010.0      0.00       0.0 370339136.0                           4207968.0000
    0:00:01 150398010.0      0.00       0.0 370339136.0                           4207968.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 150150150.0      0.00       0.0 369756704.0                           4203043.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 185095880.0      0.00       0.0 403308064.0 net1797                   5939495.5000
    0:00:02 184032730.0      0.00       0.0 400228128.0 net2475                   5904436.5000
    0:00:03 183682580.0      0.00       0.0 396939872.0 net2446                   5884851.0000
    0:00:04 178414030.0      0.00       0.0 389741728.0 net2034                   5686342.0000
    0:00:04 176844230.0      0.00       0.0 387935296.0 net1799                   5626102.5000
    0:00:05 176451780.0      0.00       0.0 387577632.0                           5611042.5000
    0:00:05 176451780.0      0.00       0.0 387577632.0                           5611042.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 176451780.0      0.00       0.0 387577632.0                           5611042.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:06 175623660.0      0.00       0.0 386037248.0                           5562133.0000
    0:00:07 183660970.0      0.00       0.0 395953568.0 net2392                   5875456.0000
    0:00:08 178556450.0      0.00       0.0 388115200.0 net2482                   5682119.5000
    0:00:08 176594200.0      0.00       0.0 386167264.0 net8803                   5606820.0000
    0:00:09 176594200.0      0.00       0.0 386167264.0                           5606820.0000
    0:00:09 176594200.0      0.00       0.0 386167264.0                           5606820.0000
    0:00:09 176594200.0      0.00       0.0 386167264.0                           5606820.0000
    0:00:09 176594200.0      0.00       0.0 386167264.0                           5606820.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=176594200.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25240698.000
+ '[' 25240698 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 721 leaf cells, ports, hiers and 716 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:16:45 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1056
        Number of annotated net delay arcs  :      1056
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965562627.080078 ns, Total Simulation Time : 4999965562627.080078 ns

======================================================================
Summary:
Total number of nets = 716
Number of annotated nets = 716 (100.00%)
Total number of leaf cells = 588
Number of fully annotated leaf cells = 588 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 8 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=7.827e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_35.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_35.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_35.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/35.sv
+ echo -e '35\t6.349e-01\t176594200.000000\t25240698.000\t7.827e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/36 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/36/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:6] <= 1)?
     (X4[7:6] <= 2)?
       (X9[7:5] <= 0)?
         (X14[7:5] <= 3)?
          349
        :
           (X13[7:6] <= 0)?
             (X12[7:5] <= 1)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:5] <= 5)?
           (X7[7:5] <= 5)?
             (X15[7:6] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 1)?
                  682
                :
                   (X11[7:6] <= 1)?
                    1
                  :
                    8
            :
               (X5[7:4] <= 8)?
                17
              :
                2
          :
             (X10[7:5] <= 4)?
               (X0[7:4] <= 12)?
                 (X13[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:6] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:4] <= 7)?
             (X14[7:6] <= 0)?
               (X6[7:5] <= 0)?
                 (X10[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 1)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:5] <= 2)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 7)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 3)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 2)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:4] <= 7)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:5] <= 0)?
                     (X8[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 0)?
               (X7[7:6] <= 3)?
                 (X11[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:6] <= 0)?
                  3
                :
                  24
            :
               (X1[7:5] <= 3)?
                207
              :
                 (X7[7:5] <= 4)?
                   (X13[7:6] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:4] <= 7)?
         (X3[7:5] <= 5)?
           (X10[7:6] <= 0)?
             (X7[7:6] <= 0)?
               (X9[7:6] <= 1)?
                13
              :
                 (X5[7:6] <= 0)?
                  11
                :
                  1
            :
               (X0[7:6] <= 0)?
                 (X8[7:6] <= 0)?
                   (X13[7:6] <= 0)?
                     (X12[7:5] <= 0)?
                      1
                    :
                       (X1[7:4] <= 5)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 5)?
                     (X2[7:5] <= 0)?
                       (X3[7:5] <= 3)?
                         (X4[7:5] <= 2)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 3)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 2)?
                   (X3[7:6] <= 4)?
                     (X5[7:5] <= 5)?
                      2
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:4] <= 3)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 1)?
                         (X2[7:6] <= 0)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:4] <= 7)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 1)?
               (X6[7:3] <= 13)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 0)?
                 (X0[7:6] <= 1)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:6] <= 0)?
                        2
                      :
                        1
                :
                   (X9[7:5] <= 1)?
                     (X0[7:2] <= 41)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:5] <= 3)?
             (X2[7:5] <= 7)?
               (X4[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X0[7:5] <= 3)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 3)?
                     (X2[7:4] <= 6)?
                      6
                    :
                       (X14[7:5] <= 0)?
                         (X1[7:3] <= 27)?
                          1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:5] <= 0)?
                   (X15[7:6] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:6] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X14[7:6] <= 0)?
                        1
                      :
                        2
                  :
                     (X3[7:6] <= 3)?
                       (X0[7:4] <= 9)?
                         (X6[7:6] <= 1)?
                           (X6[7:5] <= 3)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 2)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 8)?
                          1
                        :
                          3
                    :
                       (X5[7:5] <= 3)?
                        1
                      :
                         (X13[7:5] <= 1)?
                           (X2[7:6] <= 3)?
                            643
                          :
                             (X13[7:5] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:5] <= 5)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 1)?
                 (X13[7:5] <= 0)?
                   (X4[7:5] <= 2)?
                     (X2[7:6] <= 4)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 1)?
                     (X9[7:6] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 0)?
                  8
                :
                   (X6[7:6] <= 2)?
                     (X11[7:4] <= 5)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:5] <= 0)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:6] <= 4)?
              92
            :
               (X2[7:5] <= 2)?
                 (X11[7:6] <= 0)?
                   (X10[7:5] <= 5)?
                    2
                  :
                    25
                :
                   (X2[7:5] <= 1)?
                    55
                  :
                     (X1[7:5] <= 7)?
                       (X1[7:5] <= 6)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 1)?
                   (X11[7:5] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 1)?
                    2
                  :
                    1
      :
         (X3[7:6] <= 2)?
           (X6[7:5] <= 1)?
             (X9[7:3] <= 12)?
               (X14[7:6] <= 2)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 0)?
               (X8[7:6] <= 0)?
                6
              :
                1
            :
               (X1[7:4] <= 12)?
                 (X10[7:6] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 0)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 4)?
                  3
                :
                  1
        :
           (X8[7:6] <= 0)?
             (X9[7:5] <= 2)?
               (X8[7:6] <= 0)?
                 (X4[7:6] <= 1)?
                   (X0[7:5] <= 2)?
                    15
                  :
                     (X5[7:3] <= 21)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 0)?
                   (X8[7:4] <= 1)?
                     (X7[7:6] <= 0)?
                       (X12[7:5] <= 3)?
                        1
                      :
                        2
                    :
                       (X7[7:4] <= 4)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 4)?
                    26
                  :
                     (X6[7:4] <= 7)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 2)?
                 (X5[7:6] <= 3)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:6] <= 0)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 6)?
                  2
                :
                  1
          :
             (X15[7:6] <= 0)?
               (X6[7:6] <= 2)?
                 (X2[7:6] <= 0)?
                  18
                :
                   (X13[7:6] <= 0)?
                    80
                  :
                     (X2[7:6] <= 2)?
                      3
                    :
                      7
              :
                 (X8[7:6] <= 1)?
                   (X2[7:6] <= 1)?
                    108
                  :
                     (X4[7:2] <= 55)?
                       (X5[7:5] <= 4)?
                        2
                      :
                        16
                    :
                       (X8[7:5] <= 1)?
                         (X0[7:6] <= 0)?
                           (X2[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 1)?
                     (X14[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                        1
                      :
                        8
                    :
                       (X7[7:5] <= 4)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 1)?
                27
              :
                1
  :
     (X13[7:5] <= 4)?
       (X0[7:6] <= 2)?
         (X14[7:6] <= 2)?
           (X1[7:6] <= 2)?
             (X8[7:6] <= 0)?
               (X12[7:6] <= 0)?
                34
              :
                 (X5[7:6] <= 3)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 0)?
               (X4[7:5] <= 1)?
                2
              :
                8
            :
               (X9[7:6] <= 0)?
                 (X15[7:5] <= 5)?
                  59
                :
                   (X11[7:4] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:5] <= 2)?
               (X15[7:5] <= 1)?
                 (X2[7:6] <= 2)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:6] <= 0)?
           (X14[7:5] <= 1)?
             (X9[7:6] <= 0)?
               (X15[7:6] <= 3)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 0)?
                  1
                :
                  12
          :
             (X12[7:5] <= 5)?
              17
            :
              29
        :
           (X15[7:6] <= 2)?
             (X7[7:6] <= 1)?
               (X10[7:6] <= 1)?
                 (X2[7:4] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:6] <= 0)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:6] <= 3)?
                   (X4[7:4] <= 5)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:5] <= 2)?
               (X7[7:5] <= 2)?
                3
              :
                17
            :
              177
    :
       (X8[7:4] <= 7)?
         (X14[7:6] <= 3)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:3] <= 7)?
               (X12[7:5] <= 6)?
                16
              :
                12
            :
               (X1[7:6] <= 0)?
                1
              :
                331
        :
           (X13[7:6] <= 0)?
             (X6[7:6] <= 0)?
              4
            :
               (X11[7:4] <= 3)?
                 (X5[7:5] <= 1)?
                   (X9[7:5] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 8)?
                  3
                :
                  1
          :
             (X12[7:5] <= 7)?
               (X5[7:5] <= 3)?
                377
              :
                 (X12[7:6] <= 1)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 0)?
           (X2[7:6] <= 1)?
             (X6[7:5] <= 5)?
               (X4[7:5] <= 5)?
                716
              :
                 (X3[7:6] <= 0)?
                  1
                :
                  1
            :
               (X15[7:5] <= 3)?
                11
              :
                4
          :
             (X11[7:6] <= 0)?
               (X6[7:4] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 0)?
             (X12[7:6] <= 0)?
              1
            :
              31
          :
             (X5[7:6] <= 0)?
               (X6[7:6] <= 0)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/36/accuracy.txt
+ accuracy=5.970e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/36/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/36/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 141 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 152055430.0      0.00       0.0 373427424.0                           4288464.5000
    0:00:01 152055430.0      0.00       0.0 373427424.0                           4288464.5000
    0:00:01 152055430.0      0.00       0.0 373427424.0                           4288464.5000
    0:00:01 152055430.0      0.00       0.0 373427424.0                           4288464.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 152035990.0      0.00       0.0 373194784.0                           4293427.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 193770170.0      0.00       0.0 419769344.0 net1987                   6220501.0000
    0:00:02 192849400.0      0.00       0.0 411437824.0 net2149                   6204843.5000
    0:00:03 191478880.0      0.00       0.0 406484032.0 net2654                   6145519.0000
    0:00:04 186220990.0      0.00       0.0 397067616.0 net2223                   5951427.5000
    0:00:04 183473840.0      0.00       0.0 394439456.0 net2916                   5846008.0000
    0:00:04 183059780.0      0.00       0.0 393654496.0 net2611                   5821553.5000
    0:00:05 183059780.0      0.00       0.0 393654496.0                           5821553.5000
    0:00:05 183059780.0      0.00       0.0 393654496.0                           5821553.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 183059780.0      0.00       0.0 393654496.0                           5821553.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 181882430.0      0.00       0.0 392439296.0                           5776373.5000
    0:00:06 192682240.0      0.00       0.0 404360608.0 net2063                   6185622.0000
    0:00:07 192248740.0      0.00       0.0 403619232.0 net2117                   6166130.0000
    0:00:08 185771200.0      0.00       0.0 396255520.0 net2884                   5931384.5000
    0:00:08 184201400.0      0.00       0.0 394620288.0 net8079                   5871145.0000
    0:00:09 183245420.0      0.00       0.0 393591200.0                           5836120.5000
    0:00:09 183245420.0      0.00       0.0 393591200.0                           5836120.5000
    0:00:09 183245420.0      0.00       0.0 393591200.0                           5836120.5000
    0:00:09 183245420.0      0.00       0.0 393591200.0                           5836120.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=183245420.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25052316.000
+ '[' 25052316 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 739 leaf cells, ports, hiers and 734 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:17:48 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1072
        Number of annotated net delay arcs  :      1072
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999969806744.440430 ns, Total Simulation Time : 4999969806744.440430 ns

======================================================================
Summary:
Total number of nets = 734
Number of annotated nets = 734 (100.00%)
Total number of leaf cells = 606
Number of fully annotated leaf cells = 606 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 9 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=7.972e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_36.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_36.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_36.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/36.sv
+ echo -e '36\t5.970e-01\t183245420.000000\t25052316.000\t7.972e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/37 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/37/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:4] <= 4)?
     (X4[7:4] <= 6)?
       (X9[7:6] <= 0)?
         (X14[7:4] <= 5)?
          349
        :
           (X13[7:6] <= 0)?
             (X12[7:6] <= 1)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:5] <= 3)?
           (X7[7:5] <= 5)?
             (X15[7:6] <= 0)?
               (X5[7:6] <= 0)?
                2
              :
                 (X9[7:6] <= 2)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 1)?
                17
              :
                2
          :
             (X10[7:6] <= 0)?
               (X0[7:5] <= 4)?
                 (X13[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:6] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:5] <= 3)?
             (X14[7:6] <= 1)?
               (X6[7:4] <= 6)?
                 (X10[7:4] <= 3)?
                   (X7[7:6] <= 2)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:6] <= 1)?
                      2
                    :
                       (X5[7:5] <= 1)?
                        1
                      :
                        1
                  :
                     (X1[7:6] <= 1)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 1)?
                   (X0[7:5] <= 6)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:6] <= 0)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:6] <= 0)?
                    6
                  :
                    1
              :
                 (X9[7:6] <= 0)?
                   (X13[7:5] <= 0)?
                     (X8[7:5] <= 1)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 0)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:5] <= 5)?
                 (X11[7:5] <= 0)?
                   (X3[7:6] <= 3)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:6] <= 0)?
                  3
                :
                  24
            :
               (X1[7:4] <= 11)?
                207
              :
                 (X7[7:6] <= 0)?
                   (X13[7:6] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 2)?
                    29
                  :
                    2
    :
       (X14[7:6] <= 0)?
         (X3[7:6] <= 0)?
           (X10[7:5] <= 5)?
             (X7[7:6] <= 0)?
               (X9[7:5] <= 0)?
                13
              :
                 (X5[7:6] <= 1)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:6] <= 0)?
                   (X13[7:5] <= 0)?
                     (X12[7:6] <= 0)?
                      1
                    :
                       (X1[7:5] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 2)?
                     (X2[7:4] <= 0)?
                       (X3[7:6] <= 1)?
                         (X4[7:6] <= 0)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 2)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:6] <= 3)?
                     (X5[7:6] <= 3)?
                      2
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 1)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 2)?
                         (X2[7:5] <= 0)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 3)?
                      1
                    :
                      29
          :
             (X1[7:6] <= 1)?
               (X6[7:6] <= 0)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                  2
                :
                  3
              :
                 (X0[7:4] <= 0)?
                   (X3[7:5] <= 5)?
                    10
                  :
                     (X2[7:6] <= 2)?
                      3
                    :
                       (X2[7:6] <= 0)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 1)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:6] <= 0)?
             (X2[7:5] <= 3)?
               (X4[7:4] <= 6)?
                 (X9[7:5] <= 0)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 0)?
                     (X2[7:6] <= 1)?
                      6
                    :
                       (X14[7:5] <= 0)?
                         (X1[7:6] <= 3)?
                          1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:5] <= 0)?
                     (X15[7:6] <= 0)?
                      3
                    :
                       (X14[7:6] <= 0)?
                        1
                      :
                        2
                  :
                     (X3[7:3] <= 27)?
                       (X0[7:5] <= 5)?
                         (X6[7:6] <= 0)?
                           (X6[7:6] <= 0)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 0)?
                            2
                          :
                            3
                      :
                         (X1[7:5] <= 4)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                         (X13[7:6] <= 0)?
                           (X2[7:6] <= 3)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            1
            :
               (X5[7:5] <= 5)?
                 (X13[7:5] <= 0)?
                   (X4[7:5] <= 3)?
                     (X2[7:5] <= 4)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:6] <= 0)?
                     (X9[7:5] <= 2)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 1)?
                  8
                :
                   (X6[7:5] <= 4)?
                     (X11[7:6] <= 2)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 0)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:6] <= 3)?
              92
            :
               (X2[7:5] <= 5)?
                 (X11[7:3] <= 10)?
                   (X10[7:6] <= 0)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 0)?
                    55
                  :
                     (X1[7:5] <= 7)?
                       (X1[7:6] <= 0)?
                        1
                      :
                         (X14[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 0)?
                   (X11[7:6] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    1
      :
         (X3[7:6] <= 0)?
           (X6[7:6] <= 1)?
             (X9[7:5] <= 0)?
               (X14[7:5] <= 8)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 1)?
               (X8[7:6] <= 0)?
                6
              :
                1
            :
               (X1[7:6] <= 1)?
                 (X10[7:4] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 1)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 4)?
                  3
                :
                  1
        :
           (X8[7:5] <= 2)?
             (X9[7:4] <= 0)?
               (X8[7:6] <= 0)?
                 (X4[7:5] <= 3)?
                   (X0[7:6] <= 0)?
                    15
                  :
                     (X5[7:5] <= 2)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 0)?
                   (X8[7:4] <= 0)?
                     (X7[7:5] <= 0)?
                       (X12[7:6] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 0)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 1)?
                    26
                  :
                     (X6[7:6] <= 0)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 7)?
                 (X5[7:6] <= 1)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:6] <= 1)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 4)?
                  2
                :
                  1
          :
             (X15[7:6] <= 0)?
               (X6[7:6] <= 3)?
                 (X2[7:5] <= 2)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:6] <= 2)?
                    108
                  :
                     (X4[7:6] <= 0)?
                       (X5[7:6] <= 0)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:5] <= 0)?
                           (X2[7:4] <= 7)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 0)?
                     (X14[7:6] <= 1)?
                       (X1[7:5] <= 1)?
                        1
                      :
                        8
                    :
                       (X7[7:6] <= 0)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 0)?
                27
              :
                1
  :
     (X13[7:4] <= 9)?
       (X0[7:6] <= 0)?
         (X14[7:6] <= 0)?
           (X1[7:5] <= 3)?
             (X8[7:5] <= 4)?
               (X12[7:6] <= 1)?
                34
              :
                 (X5[7:6] <= 3)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:5] <= 6)?
               (X4[7:6] <= 0)?
                2
              :
                8
            :
               (X9[7:6] <= 0)?
                 (X15[7:5] <= 4)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:6] <= 3)?
               (X15[7:6] <= 0)?
                 (X2[7:5] <= 1)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:6] <= 1)?
           (X14[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 2)?
                  4
                :
                  2
              :
                 (X15[7:5] <= 0)?
                  1
                :
                  12
          :
             (X12[7:6] <= 0)?
              17
            :
              29
        :
           (X15[7:4] <= 4)?
             (X7[7:5] <= 4)?
               (X10[7:6] <= 0)?
                 (X2[7:5] <= 3)?
                  1
                :
                  4
              :
                 (X0[7:5] <= 0)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:6] <= 1)?
                   (X4[7:6] <= 1)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 0)?
               (X7[7:6] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:6] <= 0)?
         (X14[7:6] <= 0)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:6] <= 0)?
               (X12[7:5] <= 3)?
                16
              :
                12
            :
               (X1[7:4] <= 3)?
                1
              :
                331
        :
           (X13[7:5] <= 1)?
             (X6[7:6] <= 0)?
              4
            :
               (X11[7:4] <= 3)?
                 (X5[7:6] <= 0)?
                   (X9[7:5] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:6] <= 0)?
                  3
                :
                  1
          :
             (X12[7:3] <= 25)?
               (X5[7:4] <= 7)?
                377
              :
                 (X12[7:5] <= 1)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 0)?
           (X2[7:6] <= 1)?
             (X6[7:4] <= 16)?
               (X4[7:6] <= 1)?
                716
              :
                 (X3[7:6] <= 0)?
                  1
                :
                  1
            :
               (X15[7:6] <= 1)?
                11
              :
                4
          :
             (X11[7:6] <= 0)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:5] <= 3)?
             (X12[7:5] <= 0)?
              1
            :
              31
          :
             (X5[7:6] <= 2)?
               (X6[7:6] <= 0)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/37/accuracy.txt
+ accuracy=5.600e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/37/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/37/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 148 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 157754930.0      0.00       0.0 379994016.0                           4417781.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 195377310.0      0.00       0.0 423132416.0 net2883                   6268168.0000
    0:00:03 192702390.0      0.00       0.0 413806208.0 net2077                   6145121.5000
    0:00:05 186596460.0      0.00       0.0 400842144.0 net2483                   5907237.5000
    0:00:05 186596460.0      0.00       0.0 400396800.0 net2151                   5907237.5000
    0:00:06 186596460.0      0.00       0.0 400496000.0                           5907237.5000
    0:00:06 186596460.0      0.00       0.0 400496000.0                           5907237.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 186596460.0      0.00       0.0 400496000.0                           5907237.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 185354280.0      0.00       0.0 398326784.0                           5833873.0000
    0:00:07 191879610.0      0.00       0.0 411263136.0 net2159                   6091785.5000
    0:00:08 192108030.0      0.00       0.0 412165504.0 net2606                   6101672.5000
    0:00:10 185975150.0      0.00       0.0 399232288.0                           5858820.5000
    0:00:10 185975150.0      0.00       0.0 399232288.0                           5858820.5000
    0:00:10 185975150.0      0.00       0.0 399232288.0                           5858820.5000
    0:00:10 185975150.0      0.00       0.0 399232288.0                           5858820.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=185975150.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29028228.000
+ '[' 29028228 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 754 leaf cells, ports, hiers and 749 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:18:50 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1116
        Number of annotated net delay arcs  :      1116
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962895250.259766 ns, Total Simulation Time : 4999962895250.259766 ns

======================================================================
Summary:
Total number of nets = 749
Number of annotated nets = 749 (100.00%)
Total number of leaf cells = 621
Number of fully annotated leaf cells = 621 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 9 seconds 
Elapsed time for this session: 9 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=8.136e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_37.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_37.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_37.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/37.sv
+ echo -e '37\t5.600e-01\t185975150.000000\t29028228.000\t8.136e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/38 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/38/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:6] <= 1)?
     (X4[7:6] <= 2)?
       (X9[7:5] <= 1)?
         (X14[7:6] <= 2)?
          349
        :
           (X13[7:5] <= 1)?
             (X12[7:6] <= 0)?
              19
            :
              21
          :
             (X9[7:5] <= 0)?
              1
            :
              28
      :
         (X5[7:5] <= 2)?
           (X7[7:4] <= 10)?
             (X15[7:6] <= 0)?
               (X5[7:4] <= 0)?
                2
              :
                 (X9[7:6] <= 1)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 3)?
                17
              :
                2
          :
             (X10[7:6] <= 0)?
               (X0[7:3] <= 21)?
                 (X13[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:3] <= 9)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:6] <= 0)?
             (X14[7:4] <= 1)?
               (X6[7:6] <= 0)?
                 (X10[7:6] <= 1)?
                   (X7[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:4] <= 1)?
                      2
                    :
                       (X5[7:6] <= 1)?
                        1
                      :
                        1
                  :
                     (X1[7:6] <= 0)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 1)?
                   (X0[7:4] <= 12)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 1)?
                 (X12[7:6] <= 0)?
                  19
                :
                   (X7[7:5] <= 3)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 4)?
                   (X13[7:6] <= 1)?
                     (X8[7:6] <= 1)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 0)?
                    2
                  :
                    7
          :
             (X0[7:5] <= 0)?
               (X7[7:6] <= 1)?
                 (X11[7:6] <= 0)?
                   (X3[7:6] <= 4)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 5)?
                  3
                :
                  24
            :
               (X1[7:6] <= 0)?
                207
              :
                 (X7[7:5] <= 1)?
                   (X13[7:5] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 3)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 5)?
         (X3[7:6] <= 3)?
           (X10[7:6] <= 1)?
             (X7[7:5] <= 3)?
               (X9[7:6] <= 1)?
                13
              :
                 (X5[7:6] <= 0)?
                  11
                :
                  1
            :
               (X0[7:3] <= 4)?
                 (X8[7:4] <= 2)?
                   (X13[7:6] <= 1)?
                     (X12[7:4] <= 4)?
                      1
                    :
                       (X1[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 0)?
                     (X2[7:6] <= 0)?
                       (X3[7:5] <= 2)?
                         (X4[7:6] <= 0)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:5] <= 3)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 2)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:5] <= 2)?
                     (X5[7:6] <= 3)?
                      2
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 0)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 3)?
                         (X2[7:6] <= 1)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:5] <= 3)?
                      1
                    :
                      29
          :
             (X1[7:3] <= 17)?
               (X6[7:6] <= 0)?
                 (X13[7:5] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 1)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:5] <= 6)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:6] <= 0)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:6] <= 2)?
             (X2[7:6] <= 2)?
               (X4[7:4] <= 9)?
                 (X9[7:6] <= 0)?
                   (X0[7:5] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 2)?
                     (X2[7:6] <= 0)?
                      6
                    :
                       (X14[7:6] <= 0)?
                         (X1[7:6] <= 0)?
                          1
                        :
                           (X10[7:4] <= 1)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:5] <= 1)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:6] <= 0)?
                     (X15[7:6] <= 0)?
                      3
                    :
                       (X14[7:6] <= 0)?
                        1
                      :
                        2
                  :
                     (X3[7:6] <= 2)?
                       (X0[7:4] <= 7)?
                         (X6[7:6] <= 4)?
                           (X6[7:6] <= 0)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 1)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 2)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                         (X13[7:4] <= 1)?
                           (X2[7:6] <= 3)?
                            643
                          :
                             (X13[7:6] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 1)?
                            1
                          :
                            1
            :
               (X5[7:5] <= 4)?
                 (X13[7:6] <= 0)?
                   (X4[7:6] <= 1)?
                     (X2[7:4] <= 16)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 2)?
                     (X9[7:6] <= 1)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 1)?
                  8
                :
                   (X6[7:5] <= 3)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 0)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:5] <= 8)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:5] <= 3)?
                   (X10[7:6] <= 0)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 1)?
                    55
                  :
                     (X1[7:6] <= 0)?
                       (X1[7:4] <= 11)?
                        1
                      :
                         (X14[7:6] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:5] <= 0)?
                   (X11[7:6] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 3)?
           (X6[7:5] <= 3)?
             (X9[7:6] <= 0)?
               (X14[7:6] <= 2)?
                1
              :
                1
            :
              38
          :
             (X8[7:3] <= 6)?
               (X8[7:5] <= 1)?
                6
              :
                1
            :
               (X1[7:5] <= 4)?
                 (X10[7:6] <= 0)?
                   (X6[7:5] <= 5)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 4)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 3)?
                  3
                :
                  1
        :
           (X8[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X8[7:6] <= 1)?
                 (X4[7:6] <= 0)?
                   (X0[7:4] <= 0)?
                    15
                  :
                     (X5[7:6] <= 2)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 0)?
                   (X8[7:6] <= 1)?
                     (X7[7:6] <= 0)?
                       (X12[7:6] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 0)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 0)?
                    26
                  :
                     (X6[7:3] <= 17)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 3)?
                 (X5[7:5] <= 3)?
                  335
                :
                   (X2[7:5] <= 2)?
                    56
                  :
                     (X4[7:6] <= 1)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 4)?
                  2
                :
                  1
          :
             (X15[7:5] <= 0)?
               (X6[7:6] <= 1)?
                 (X2[7:6] <= 2)?
                  18
                :
                   (X13[7:6] <= 0)?
                    80
                  :
                     (X2[7:5] <= 3)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:4] <= 3)?
                    108
                  :
                     (X4[7:5] <= 3)?
                       (X5[7:6] <= 0)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 2)?
                         (X0[7:6] <= 0)?
                           (X2[7:6] <= 1)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 3)?
                     (X14[7:5] <= 3)?
                       (X1[7:6] <= 0)?
                        1
                      :
                        8
                    :
                       (X7[7:6] <= 3)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 1)?
                27
              :
                1
  :
     (X13[7:6] <= 2)?
       (X0[7:6] <= 0)?
         (X14[7:6] <= 1)?
           (X1[7:6] <= 0)?
             (X8[7:5] <= 5)?
               (X12[7:5] <= 3)?
                34
              :
                 (X5[7:6] <= 1)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 1)?
               (X4[7:6] <= 0)?
                2
              :
                8
            :
               (X9[7:5] <= 1)?
                 (X15[7:6] <= 1)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:5] <= 4)?
               (X15[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:4] <= 1)?
           (X14[7:6] <= 2)?
             (X9[7:6] <= 0)?
               (X15[7:4] <= 11)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:5] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:4] <= 1)?
                  1
                :
                  12
          :
             (X12[7:5] <= 3)?
              17
            :
              29
        :
           (X15[7:6] <= 1)?
             (X7[7:6] <= 0)?
               (X10[7:6] <= 1)?
                 (X2[7:5] <= 3)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 4)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:4] <= 12)?
                   (X4[7:5] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 0)?
               (X7[7:6] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 1)?
         (X14[7:5] <= 7)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:5] <= 0)?
               (X12[7:5] <= 4)?
                16
              :
                12
            :
               (X1[7:6] <= 0)?
                1
              :
                331
        :
           (X13[7:4] <= 12)?
             (X6[7:6] <= 1)?
              4
            :
               (X11[7:6] <= 0)?
                 (X5[7:4] <= 4)?
                   (X9[7:5] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 5)?
                  3
                :
                  1
          :
             (X12[7:5] <= 7)?
               (X5[7:5] <= 0)?
                377
              :
                 (X12[7:5] <= 1)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 0)?
           (X2[7:3] <= 14)?
             (X6[7:6] <= 4)?
               (X4[7:6] <= 1)?
                716
              :
                 (X3[7:4] <= 6)?
                  1
                :
                  1
            :
               (X15[7:6] <= 0)?
                11
              :
                4
          :
             (X11[7:5] <= 4)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 0)?
             (X12[7:6] <= 0)?
              1
            :
              31
          :
             (X5[7:6] <= 1)?
               (X6[7:5] <= 2)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/38/accuracy.txt
+ accuracy=5.015e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/38/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/38/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 144 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 126978370.0      0.00       0.0 308172160.0                           3615168.2500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 157770010.0      0.00       0.0 349267200.0 net1895                   5152844.0000
    0:00:02 156892830.0      0.00       0.0 338894400.0 net2197                   5100079.0000
    0:00:03 156500380.0      0.00       0.0 338390528.0 net2832                   5085019.0000
    0:00:04 151773270.0      0.00       0.0 328188480.0 net2377                   4897234.0000
    0:00:04 149768240.0      0.00       0.0 325248832.0 net1871                   4826614.0000
    0:00:05 149768240.0      0.00       0.0 325193440.0                           4826614.0000
    0:00:05 149768240.0      0.00       0.0 325193440.0                           4826614.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 149768240.0      0.00       0.0 325193440.0                           4826614.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 149375790.0      0.00       0.0 324720384.0                           4811554.5000
    0:00:06 157570520.0      0.00       0.0 332873216.0 net1904                   5153787.5000
    0:00:07 157178070.0      0.00       0.0 332471008.0 net1865                   5138727.5000
    0:00:07 152244630.0      0.00       0.0 326106912.0 net2377                   4950295.5000
    0:00:08 150282380.0      0.00       0.0 324134816.0 net2160                   4874996.0000
    0:00:08 150282380.0      0.00       0.0 324134816.0                           4874996.0000
    0:00:08 150282380.0      0.00       0.0 324134816.0                           4874996.0000
    0:00:08 150282380.0      0.00       0.0 324134816.0                           4874996.0000
    0:00:08 150282380.0      0.00       0.0 324134816.0                           4874996.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=150282380.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=24931662.000
+ '[' 24931662 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 631 leaf cells, ports, hiers and 626 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:19:46 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       887
        Number of annotated net delay arcs  :       887
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968586881.879883 ns, Total Simulation Time : 4999968586881.879883 ns

======================================================================
Summary:
Total number of nets = 626
Number of annotated nets = 626 (100.00%)
Total number of leaf cells = 498
Number of fully annotated leaf cells = 498 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 8 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=6.752e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_38.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_38.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_38.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/38.sv
+ echo -e '38\t5.015e-01\t150282380.000000\t24931662.000\t6.752e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/39 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/39/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:5] <= 2)?
     (X4[7:5] <= 3)?
       (X9[7:6] <= 0)?
         (X14[7:6] <= 0)?
          349
        :
           (X13[7:6] <= 0)?
             (X12[7:6] <= 0)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:4] <= 8)?
           (X7[7:6] <= 3)?
             (X15[7:5] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 0)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:6] <= 1)?
                17
              :
                2
          :
             (X10[7:5] <= 3)?
               (X0[7:6] <= 1)?
                 (X13[7:6] <= 0)?
                   (X12[7:6] <= 1)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:6] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:6] <= 0)?
             (X14[7:6] <= 1)?
               (X6[7:6] <= 0)?
                 (X10[7:5] <= 0)?
                   (X7[7:6] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X1[7:5] <= 3)?
                      1
                    :
                      91
              :
                 (X9[7:5] <= 3)?
                   (X0[7:4] <= 13)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:5] <= 1)?
                 (X12[7:6] <= 1)?
                  19
                :
                   (X7[7:5] <= 2)?
                    6
                  :
                    1
              :
                 (X9[7:6] <= 2)?
                   (X13[7:6] <= 0)?
                     (X8[7:4] <= 8)?
                       (X6[7:5] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:6] <= 0)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:6] <= 0)?
                 (X11[7:6] <= 1)?
                   (X3[7:5] <= 7)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:6] <= 0)?
                  3
                :
                  24
            :
               (X1[7:5] <= 7)?
                207
              :
                 (X7[7:6] <= 0)?
                   (X13[7:6] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:5] <= 2)?
         (X3[7:5] <= 4)?
           (X10[7:5] <= 4)?
             (X7[7:6] <= 0)?
               (X9[7:5] <= 0)?
                13
              :
                 (X5[7:6] <= 1)?
                  11
                :
                  1
            :
               (X0[7:6] <= 1)?
                 (X8[7:6] <= 0)?
                   (X13[7:5] <= 2)?
                     (X12[7:3] <= 4)?
                      1
                    :
                       (X1[7:5] <= 1)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:6] <= 1)?
                     (X2[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                         (X4[7:6] <= 1)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:6] <= 0)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:5] <= 3)?
                     (X5[7:5] <= 3)?
                      2
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 3)?
                     (X9[7:5] <= 3)?
                      5
                    :
                       (X3[7:4] <= 7)?
                         (X2[7:5] <= 1)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 2)?
                      1
                    :
                      29
          :
             (X1[7:6] <= 2)?
               (X6[7:6] <= 0)?
                 (X13[7:5] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:5] <= 0)?
                 (X0[7:6] <= 0)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:6] <= 3)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 2)?
                     (X0[7:6] <= 1)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:6] <= 0)?
             (X2[7:6] <= 1)?
               (X4[7:6] <= 0)?
                 (X9[7:4] <= 0)?
                   (X0[7:6] <= 1)?
                    2
                  :
                    7
                :
                   (X6[7:6] <= 0)?
                     (X2[7:5] <= 0)?
                      6
                    :
                       (X14[7:6] <= 0)?
                         (X1[7:6] <= 4)?
                          1
                        :
                           (X10[7:5] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:4] <= 0)?
                    6
                  :
                     (X13[7:5] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:6] <= 0)?
                     (X15[7:6] <= 0)?
                      3
                    :
                       (X14[7:6] <= 0)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 12)?
                       (X0[7:6] <= 3)?
                         (X6[7:6] <= 2)?
                           (X6[7:6] <= 0)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 0)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 1)?
                          1
                        :
                          3
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:6] <= 2)?
                            643
                          :
                             (X13[7:4] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 2)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 0)?
                 (X13[7:5] <= 0)?
                   (X4[7:6] <= 3)?
                     (X2[7:4] <= 14)?
                      2
                    :
                      9
                  :
                     (X10[7:5] <= 3)?
                      2
                    :
                      23
                :
                   (X9[7:6] <= 0)?
                     (X9[7:5] <= 1)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 0)?
                  8
                :
                   (X6[7:5] <= 3)?
                     (X11[7:5] <= 2)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 0)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:6] <= 1)?
              92
            :
               (X2[7:5] <= 2)?
                 (X11[7:5] <= 0)?
                   (X10[7:6] <= 0)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 0)?
                    55
                  :
                     (X1[7:6] <= 4)?
                       (X1[7:6] <= 0)?
                        1
                      :
                         (X14[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 0)?
                   (X11[7:6] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 1)?
                    2
                  :
                    1
      :
         (X3[7:6] <= 3)?
           (X6[7:6] <= 0)?
             (X9[7:5] <= 0)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 0)?
               (X8[7:6] <= 0)?
                6
              :
                1
            :
               (X1[7:6] <= 0)?
                 (X10[7:6] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:4] <= 6)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 4)?
                  3
                :
                  1
        :
           (X8[7:5] <= 1)?
             (X9[7:5] <= 0)?
               (X8[7:6] <= 0)?
                 (X4[7:6] <= 1)?
                   (X0[7:4] <= 2)?
                    15
                  :
                     (X5[7:6] <= 0)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 2)?
                   (X8[7:5] <= 1)?
                     (X7[7:4] <= 0)?
                       (X12[7:6] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:5] <= 1)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 1)?
                    26
                  :
                     (X6[7:6] <= 0)?
                      3
                    :
                      1
            :
               (X9[7:5] <= 2)?
                 (X5[7:4] <= 11)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:6] <= 0)?
                      3
                    :
                      25
              :
                 (X10[7:5] <= 3)?
                  2
                :
                  1
          :
             (X15[7:5] <= 0)?
               (X6[7:5] <= 4)?
                 (X2[7:5] <= 0)?
                  18
                :
                   (X13[7:4] <= 0)?
                    80
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                      7
              :
                 (X8[7:6] <= 0)?
                   (X2[7:5] <= 1)?
                    108
                  :
                     (X4[7:6] <= 3)?
                       (X5[7:5] <= 2)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:5] <= 1)?
                           (X2[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:5] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:5] <= 1)?
                     (X14[7:6] <= 3)?
                       (X1[7:6] <= 0)?
                        1
                      :
                        8
                    :
                       (X7[7:6] <= 0)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 0)?
                27
              :
                1
  :
     (X13[7:3] <= 21)?
       (X0[7:6] <= 0)?
         (X14[7:5] <= 1)?
           (X1[7:5] <= 3)?
             (X8[7:5] <= 2)?
               (X12[7:5] <= 4)?
                34
              :
                 (X5[7:6] <= 0)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 0)?
               (X4[7:4] <= 3)?
                2
              :
                8
            :
               (X9[7:6] <= 1)?
                 (X15[7:6] <= 2)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:6] <= 0)?
             (X0[7:6] <= 0)?
              1
            :
              13
          :
             (X1[7:6] <= 0)?
               (X15[7:5] <= 1)?
                 (X2[7:5] <= 1)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:6] <= 1)?
           (X14[7:6] <= 1)?
             (X9[7:5] <= 0)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:6] <= 0)?
                 (X11[7:6] <= 1)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 1)?
                  1
                :
                  12
          :
             (X12[7:6] <= 0)?
              17
            :
              29
        :
           (X15[7:5] <= 1)?
             (X7[7:5] <= 4)?
               (X10[7:6] <= 0)?
                 (X2[7:5] <= 3)?
                  1
                :
                  4
              :
                 (X0[7:3] <= 12)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:5] <= 7)?
                   (X4[7:6] <= 1)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:4] <= 7)?
               (X7[7:5] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:6] <= 0)?
         (X14[7:6] <= 0)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:6] <= 0)?
               (X12[7:5] <= 3)?
                16
              :
                12
            :
               (X1[7:6] <= 0)?
                1
              :
                331
        :
           (X13[7:6] <= 0)?
             (X6[7:6] <= 1)?
              4
            :
               (X11[7:6] <= 0)?
                 (X5[7:5] <= 0)?
                   (X9[7:6] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:6] <= 1)?
                  3
                :
                  1
          :
             (X12[7:6] <= 2)?
               (X5[7:6] <= 0)?
                377
              :
                 (X12[7:5] <= 2)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 0)?
           (X2[7:5] <= 2)?
             (X6[7:6] <= 2)?
               (X4[7:6] <= 0)?
                716
              :
                 (X3[7:6] <= 2)?
                  1
                :
                  1
            :
               (X15[7:6] <= 0)?
                11
              :
                4
          :
             (X11[7:6] <= 0)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 2)?
             (X12[7:3] <= 4)?
              1
            :
              31
          :
             (X5[7:6] <= 0)?
               (X6[7:6] <= 0)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/39/accuracy.txt
+ accuracy=4.927e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/39/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/39/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 151 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 138775500.0      0.00       0.0 340153856.0                           3751177.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 176655730.0      0.00       0.0 379453824.0 net2400                   5611774.5000
    0:00:03 173914690.0      0.00       0.0 368674496.0 net2551                   5493125.0000
    0:00:04 167038900.0      0.00       0.0 357037984.0 net2387                   5234630.0000
    0:00:05 165447490.0      0.00       0.0 355196768.0                           5164995.5000
    0:00:05 165447490.0      0.00       0.0 355196768.0                           5164995.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 165447490.0      0.00       0.0 355196768.0                           5164995.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 164640980.0      0.00       0.0 354290976.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354290976.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354290976.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 164640980.0      0.00       0.0 354344352.0                           5125481.0000
    0:00:07 174405070.0      0.00       0.0 371461568.0 net9433                   5507401.0000
    0:00:08 172978150.0      0.00       0.0 367836512.0 net2146                   5453138.5000
    0:00:09 167564530.0      0.00       0.0 356910624.0 net2475                   5244648.5000
    0:00:09 166346130.0      0.00       0.0 355450304.0 net9437                   5195036.5000
    0:00:10 165219070.0      0.00       0.0 354497376.0                           5155108.0000
    0:00:10 165219070.0      0.00       0.0 354497376.0                           5155108.0000
    0:00:10 165219070.0      0.00       0.0 354497376.0                           5155108.0000
    0:00:10 165219070.0      0.00       0.0 354497376.0                           5155108.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=165219070.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28361094.000
+ '[' 28361094 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 688 leaf cells, ports, hiers and 683 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:20:49 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       998
        Number of annotated net delay arcs  :       998
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966647418.389648 ns, Total Simulation Time : 4999966647418.389648 ns

======================================================================
Summary:
Total number of nets = 683
Number of annotated nets = 683 (100.00%)
Total number of leaf cells = 555
Number of fully annotated leaf cells = 555 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 9 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=7.289e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_39.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_39.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_39.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/39.sv
+ echo -e '39\t4.927e-01\t165219070.000000\t28361094.000\t7.289e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/40 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/40/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:5] <= 0)?
     (X4[7:6] <= 1)?
       (X9[7:6] <= 0)?
         (X14[7:6] <= 0)?
          349
        :
           (X13[7:6] <= 0)?
             (X12[7:3] <= 15)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:5] <= 0)?
           (X7[7:5] <= 5)?
             (X15[7:6] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:5] <= 5)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 0)?
                17
              :
                2
          :
             (X10[7:4] <= 11)?
               (X0[7:5] <= 5)?
                 (X13[7:5] <= 0)?
                   (X12[7:6] <= 0)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:6] <= 2)?
             (X14[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X10[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X0[7:5] <= 0)?
                      2
                    :
                       (X5[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X1[7:6] <= 1)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 0)?
                   (X0[7:5] <= 5)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:6] <= 2)?
                 (X12[7:6] <= 3)?
                  19
                :
                   (X7[7:5] <= 3)?
                    6
                  :
                    1
              :
                 (X9[7:5] <= 2)?
                   (X13[7:6] <= 0)?
                     (X8[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:4] <= 8)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:6] <= 4)?
                 (X11[7:6] <= 0)?
                   (X3[7:6] <= 3)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 0)?
                  3
                :
                  24
            :
               (X1[7:6] <= 2)?
                207
              :
                 (X7[7:5] <= 1)?
                   (X13[7:5] <= 1)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:6] <= 0)?
         (X3[7:6] <= 4)?
           (X10[7:5] <= 4)?
             (X7[7:6] <= 2)?
               (X9[7:4] <= 4)?
                13
              :
                 (X5[7:6] <= 0)?
                  11
                :
                  1
            :
               (X0[7:6] <= 0)?
                 (X8[7:6] <= 0)?
                   (X13[7:5] <= 0)?
                     (X12[7:6] <= 0)?
                      1
                    :
                       (X1[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 3)?
                     (X2[7:6] <= 0)?
                       (X3[7:6] <= 1)?
                         (X4[7:6] <= 0)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:4] <= 4)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:5] <= 2)?
                     (X5[7:6] <= 1)?
                      2
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 0)?
                     (X9[7:6] <= 0)?
                      5
                    :
                       (X3[7:6] <= 2)?
                         (X2[7:5] <= 0)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 1)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X13[7:5] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:5] <= 1)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:5] <= 3)?
                        2
                      :
                        1
                :
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:6] <= 3)?
             (X2[7:5] <= 5)?
               (X4[7:6] <= 0)?
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 1)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 4)?
                     (X2[7:5] <= 0)?
                      6
                    :
                       (X14[7:6] <= 1)?
                         (X1[7:6] <= 0)?
                          1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:5] <= 0)?
                     (X15[7:6] <= 0)?
                      3
                    :
                       (X14[7:6] <= 0)?
                        1
                      :
                        2
                  :
                     (X3[7:4] <= 13)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 1)?
                           (X6[7:6] <= 1)?
                            1
                          :
                            16
                        :
                           (X1[7:5] <= 3)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          3
                    :
                       (X5[7:4] <= 7)?
                        1
                      :
                         (X13[7:5] <= 0)?
                           (X2[7:6] <= 1)?
                            643
                          :
                             (X13[7:6] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 2)?
                 (X13[7:5] <= 0)?
                   (X4[7:5] <= 2)?
                     (X2[7:5] <= 5)?
                      2
                    :
                      9
                  :
                     (X10[7:6] <= 0)?
                      2
                    :
                      23
                :
                   (X9[7:5] <= 0)?
                     (X9[7:6] <= 1)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 0)?
                  8
                :
                   (X6[7:5] <= 2)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:5] <= 1)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:6] <= 2)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    2
                  :
                    25
                :
                   (X2[7:6] <= 0)?
                    55
                  :
                     (X1[7:6] <= 3)?
                       (X1[7:6] <= 0)?
                        1
                      :
                         (X14[7:6] <= 1)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 0)?
                   (X11[7:6] <= 0)?
                    1
                  :
                    76
                :
                   (X11[7:5] <= 1)?
                    2
                  :
                    1
      :
         (X3[7:5] <= 3)?
           (X6[7:5] <= 0)?
             (X9[7:5] <= 0)?
               (X14[7:5] <= 6)?
                1
              :
                1
            :
              38
          :
             (X8[7:5] <= 0)?
               (X8[7:6] <= 2)?
                6
              :
                1
            :
               (X1[7:6] <= 1)?
                 (X10[7:4] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:5] <= 0)?
                    257
                  :
                    1
              :
                 (X14[7:4] <= 13)?
                  3
                :
                  1
        :
           (X8[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X8[7:6] <= 0)?
                 (X4[7:6] <= 0)?
                   (X0[7:6] <= 0)?
                    15
                  :
                     (X5[7:6] <= 2)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:6] <= 0)?
                   (X8[7:5] <= 1)?
                     (X7[7:6] <= 0)?
                       (X12[7:6] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 1)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:5] <= 3)?
                    26
                  :
                     (X6[7:5] <= 1)?
                      3
                    :
                      1
            :
               (X9[7:4] <= 7)?
                 (X5[7:4] <= 11)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:5] <= 3)?
                      3
                    :
                      25
              :
                 (X10[7:4] <= 4)?
                  2
                :
                  1
          :
             (X15[7:6] <= 0)?
               (X6[7:6] <= 3)?
                 (X2[7:6] <= 0)?
                  18
                :
                   (X13[7:6] <= 0)?
                    80
                  :
                     (X2[7:6] <= 1)?
                      3
                    :
                      7
              :
                 (X8[7:5] <= 6)?
                   (X2[7:6] <= 0)?
                    108
                  :
                     (X4[7:6] <= 0)?
                       (X5[7:6] <= 1)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:5] <= 0)?
                           (X2[7:5] <= 3)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 0)?
                     (X14[7:6] <= 1)?
                       (X1[7:6] <= 0)?
                        1
                      :
                        8
                    :
                       (X7[7:6] <= 0)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 0)?
                27
              :
                1
  :
     (X13[7:5] <= 5)?
       (X0[7:6] <= 0)?
         (X14[7:6] <= 0)?
           (X1[7:4] <= 9)?
             (X8[7:6] <= 2)?
               (X12[7:4] <= 11)?
                34
              :
                 (X5[7:6] <= 2)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:4] <= 13)?
               (X4[7:6] <= 0)?
                2
              :
                8
            :
               (X9[7:6] <= 0)?
                 (X15[7:6] <= 0)?
                  59
                :
                   (X11[7:5] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:5] <= 0)?
              1
            :
              13
          :
             (X1[7:6] <= 0)?
               (X15[7:6] <= 0)?
                 (X2[7:5] <= 3)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:6] <= 0)?
           (X14[7:6] <= 1)?
             (X9[7:5] <= 1)?
               (X15[7:5] <= 5)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:6] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:6] <= 1)?
                  1
                :
                  12
          :
             (X12[7:5] <= 3)?
              17
            :
              29
        :
           (X15[7:5] <= 1)?
             (X7[7:6] <= 0)?
               (X10[7:6] <= 1)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:6] <= 0)?
                  2
                :
                  3
            :
               (X11[7:6] <= 0)?
                 (X3[7:6] <= 2)?
                   (X4[7:6] <= 0)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:6] <= 0)?
               (X7[7:5] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 0)?
         (X14[7:6] <= 1)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:6] <= 0)?
               (X12[7:5] <= 5)?
                16
              :
                12
            :
               (X1[7:6] <= 0)?
                1
              :
                331
        :
           (X13[7:5] <= 3)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:5] <= 1)?
                 (X5[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:4] <= 5)?
                  3
                :
                  1
          :
             (X12[7:5] <= 3)?
               (X5[7:5] <= 0)?
                377
              :
                 (X12[7:6] <= 0)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:5] <= 0)?
           (X2[7:6] <= 0)?
             (X6[7:6] <= 4)?
               (X4[7:6] <= 0)?
                716
              :
                 (X3[7:6] <= 1)?
                  1
                :
                  1
            :
               (X15[7:6] <= 3)?
                11
              :
                4
          :
             (X11[7:6] <= 2)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 0)?
             (X12[7:6] <= 0)?
              1
            :
              31
          :
             (X5[7:5] <= 1)?
               (X6[7:6] <= 0)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/40/accuracy.txt
+ accuracy=4.239e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/40/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/40/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 140 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 133159450.0      0.00       0.0 324046016.0                           3665037.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 170354960.0      0.00       0.0 372006464.0 net1816                   5461841.0000
    0:00:03 167049910.0      0.00       0.0 358197056.0 net1820                   5323381.5000
    0:00:04 159424950.0      0.00       0.0 346392000.0 net2189                   5030355.0000
    0:00:04 158247600.0      0.00       0.0 344965120.0 net2449                   4985175.5000
    0:00:05 158247600.0      0.00       0.0 344687072.0                           4985175.5000
    0:00:05 158247600.0      0.00       0.0 344687072.0                           4985175.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 158247600.0      0.00       0.0 344687072.0                           4985175.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 157960150.0      0.00       0.0 345986816.0                           4955793.0000
    0:00:06 166969270.0      0.00       0.0 359129728.0 net1995                   5294492.0000
    0:00:07 166676460.0      0.00       0.0 356793184.0 net8041                   5279889.5000
    0:00:08 159529950.0      0.00       0.0 347175584.0 net8864                   5016032.5000
    0:00:08 159137500.0      0.00       0.0 346738752.0 net8970                   5000972.5000
    0:00:09 158745050.0      0.00       0.0 346441216.0                           4985912.5000
    0:00:09 158745050.0      0.00       0.0 346441216.0                           4985912.5000
    0:00:09 158745050.0      0.00       0.0 346441216.0                           4985912.5000
    0:00:09 158745050.0      0.00       0.0 346441216.0                           4985912.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=158745050.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=24659986.000
+ '[' 24659986 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 664 leaf cells, ports, hiers and 659 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:21:46 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       958
        Number of annotated net delay arcs  :       958
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967942155.959961 ns, Total Simulation Time : 4999967942155.959961 ns

======================================================================
Summary:
Total number of nets = 659
Number of annotated nets = 659 (100.00%)
Total number of leaf cells = 531
Number of fully annotated leaf cells = 531 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 8 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=6.899e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_40.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_40.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_40.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/40.sv
+ echo -e '40\t4.239e-01\t158745050.000000\t24659986.000\t6.899e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/41 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/41/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
output [3:0] out;
assign out = 
   (X15[7:6] <= 1)?
     (X4[7:6] <= 1)?
       (X9[7:5] <= 1)?
         (X14[7:6] <= 0)?
          349
        :
           (X13[7:6] <= 1)?
             (X12[7:6] <= 0)?
              19
            :
              21
          :
             (X9[7:6] <= 0)?
              1
            :
              28
      :
         (X5[7:6] <= 0)?
           (X7[7:5] <= 7)?
             (X15[7:6] <= 0)?
               (X5[7:5] <= 0)?
                2
              :
                 (X9[7:6] <= 4)?
                  682
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    8
            :
               (X5[7:5] <= 1)?
                17
              :
                2
          :
             (X10[7:6] <= 0)?
               (X0[7:5] <= 5)?
                 (X13[7:6] <= 0)?
                   (X12[7:5] <= 3)?
                    1
                  :
                    1
                :
                  21
              :
                 (X13[7:5] <= 0)?
                  4
                :
                  1
            :
              38
        :
           (X9[7:6] <= 0)?
             (X14[7:6] <= 0)?
               (X6[7:5] <= 0)?
                 (X10[7:6] <= 1)?
                   (X7[7:5] <= 2)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                       (X5[7:5] <= 5)?
                        1
                      :
                        1
                  :
                     (X1[7:4] <= 8)?
                      1
                    :
                      91
              :
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 3)?
                    1
                  :
                    7
                :
                  33
            :
               (X10[7:6] <= 1)?
                 (X12[7:5] <= 2)?
                  19
                :
                   (X7[7:6] <= 0)?
                    6
                  :
                    1
              :
                 (X9[7:4] <= 5)?
                   (X13[7:6] <= 0)?
                     (X8[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                        1
                      :
                        1
                    :
                      3
                  :
                    56
                :
                   (X5[7:5] <= 3)?
                    2
                  :
                    7
          :
             (X0[7:6] <= 0)?
               (X7[7:6] <= 1)?
                 (X11[7:6] <= 0)?
                   (X3[7:5] <= 4)?
                    1
                  :
                    3
                :
                  3
              :
                 (X1[7:5] <= 2)?
                  3
                :
                  24
            :
               (X1[7:6] <= 2)?
                207
              :
                 (X7[7:5] <= 0)?
                   (X13[7:5] <= 0)?
                    1
                  :
                    5
                :
                   (X5[7:6] <= 4)?
                    29
                  :
                    2
    :
       (X14[7:6] <= 0)?
         (X3[7:6] <= 2)?
           (X10[7:6] <= 2)?
             (X7[7:6] <= 0)?
               (X9[7:5] <= 1)?
                13
              :
                 (X5[7:6] <= 0)?
                  11
                :
                  1
            :
               (X0[7:6] <= 0)?
                 (X8[7:4] <= 3)?
                   (X13[7:5] <= 1)?
                     (X12[7:5] <= 1)?
                      1
                    :
                       (X1[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                   (X3[7:5] <= 3)?
                     (X2[7:6] <= 0)?
                       (X3[7:5] <= 3)?
                         (X4[7:6] <= 3)?
                          5
                        :
                          1
                      :
                        2
                    :
                       (X13[7:6] <= 1)?
                        211
                      :
                        1
                  :
                     (X2[7:6] <= 0)?
                      9
                    :
                      4
              :
                 (X10[7:6] <= 0)?
                   (X3[7:4] <= 7)?
                     (X5[7:5] <= 5)?
                      2
                    :
                       (X5[7:6] <= 2)?
                        1
                      :
                        1
                  :
                    43
                :
                   (X0[7:5] <= 0)?
                     (X9[7:5] <= 1)?
                      5
                    :
                       (X3[7:6] <= 3)?
                         (X2[7:5] <= 0)?
                          1
                        :
                          1
                      :
                        3
                  :
                     (X7[7:6] <= 0)?
                      1
                    :
                      29
          :
             (X1[7:5] <= 1)?
               (X6[7:6] <= 0)?
                 (X13[7:6] <= 0)?
                  6
                :
                  4
              :
                11
            :
               (X9[7:6] <= 0)?
                 (X0[7:5] <= 0)?
                  2
                :
                  3
              :
                 (X0[7:5] <= 0)?
                   (X3[7:6] <= 2)?
                    10
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                       (X2[7:6] <= 2)?
                        2
                      :
                        1
                :
                   (X9[7:4] <= 7)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      5
                  :
                    163
        :
           (X7[7:6] <= 3)?
             (X2[7:6] <= 4)?
               (X4[7:5] <= 3)?
                 (X9[7:6] <= 0)?
                   (X0[7:6] <= 0)?
                    2
                  :
                    7
                :
                   (X6[7:5] <= 2)?
                     (X2[7:6] <= 0)?
                      6
                    :
                       (X14[7:6] <= 0)?
                         (X1[7:6] <= 1)?
                          1
                        :
                           (X10[7:6] <= 0)?
                            1
                          :
                            23
                      :
                        2
                  :
                    9
              :
                 (X12[7:6] <= 0)?
                   (X15[7:5] <= 0)?
                    6
                  :
                     (X13[7:6] <= 0)?
                      1
                    :
                      3
                :
                   (X9[7:5] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X14[7:6] <= 1)?
                        1
                      :
                        2
                  :
                     (X3[7:5] <= 5)?
                       (X0[7:5] <= 3)?
                         (X6[7:6] <= 2)?
                           (X6[7:6] <= 0)?
                            1
                          :
                            16
                        :
                           (X1[7:6] <= 1)?
                            2
                          :
                            3
                      :
                         (X1[7:6] <= 2)?
                          1
                        :
                          3
                    :
                       (X5[7:3] <= 17)?
                        1
                      :
                         (X13[7:6] <= 0)?
                           (X2[7:6] <= 1)?
                            643
                          :
                             (X13[7:6] <= 0)?
                              16
                            :
                              1
                        :
                           (X10[7:6] <= 3)?
                            1
                          :
                            1
            :
               (X5[7:6] <= 3)?
                 (X13[7:4] <= 0)?
                   (X4[7:5] <= 3)?
                     (X2[7:5] <= 6)?
                      2
                    :
                      9
                  :
                     (X10[7:4] <= 1)?
                      2
                    :
                      23
                :
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      11
                    :
                      1
                  :
                    20
              :
                 (X1[7:6] <= 0)?
                  8
                :
                   (X6[7:6] <= 0)?
                     (X11[7:6] <= 0)?
                      64
                    :
                      1
                  :
                     (X15[7:6] <= 0)?
                       (X11[7:6] <= 0)?
                        1
                      :
                        2
                    :
                      2
          :
             (X5[7:6] <= 0)?
              92
            :
               (X2[7:6] <= 0)?
                 (X11[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    2
                  :
                    25
                :
                   (X2[7:4] <= 4)?
                    55
                  :
                     (X1[7:5] <= 5)?
                       (X1[7:3] <= 24)?
                        1
                      :
                         (X14[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      4
              :
                 (X13[7:6] <= 0)?
                   (X11[7:6] <= 1)?
                    1
                  :
                    76
                :
                   (X11[7:6] <= 1)?
                    2
                  :
                    1
      :
         (X3[7:6] <= 4)?
           (X6[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X14[7:6] <= 4)?
                1
              :
                1
            :
              38
          :
             (X8[7:6] <= 0)?
               (X8[7:6] <= 1)?
                6
              :
                1
            :
               (X1[7:6] <= 0)?
                 (X10[7:6] <= 0)?
                   (X6[7:6] <= 0)?
                    12
                  :
                    4
                :
                   (X13[7:6] <= 0)?
                    257
                  :
                    1
              :
                 (X14[7:6] <= 4)?
                  3
                :
                  1
        :
           (X8[7:6] <= 1)?
             (X9[7:5] <= 1)?
               (X8[7:4] <= 1)?
                 (X4[7:6] <= 0)?
                   (X0[7:5] <= 0)?
                    15
                  :
                     (X5[7:6] <= 1)?
                      4
                    :
                      4
                :
                  105
              :
                 (X4[7:5] <= 2)?
                   (X8[7:5] <= 2)?
                     (X7[7:6] <= 0)?
                       (X12[7:6] <= 0)?
                        1
                      :
                        2
                    :
                       (X7[7:6] <= 0)?
                        7
                      :
                        1
                  :
                    15
                :
                   (X1[7:6] <= 0)?
                    26
                  :
                     (X6[7:4] <= 6)?
                      3
                    :
                      1
            :
               (X9[7:6] <= 0)?
                 (X5[7:5] <= 3)?
                  335
                :
                   (X2[7:6] <= 0)?
                    56
                  :
                     (X4[7:6] <= 0)?
                      3
                    :
                      25
              :
                 (X10[7:3] <= 12)?
                  2
                :
                  1
          :
             (X15[7:5] <= 0)?
               (X6[7:3] <= 19)?
                 (X2[7:4] <= 5)?
                  18
                :
                   (X13[7:6] <= 0)?
                    80
                  :
                     (X2[7:6] <= 0)?
                      3
                    :
                      7
              :
                 (X8[7:4] <= 11)?
                   (X2[7:6] <= 0)?
                    108
                  :
                     (X4[7:5] <= 3)?
                       (X5[7:6] <= 0)?
                        2
                      :
                        16
                    :
                       (X8[7:6] <= 0)?
                         (X0[7:6] <= 0)?
                           (X2[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          46
                      :
                         (X2[7:6] <= 0)?
                          2
                        :
                          3
                :
                   (X2[7:6] <= 0)?
                     (X14[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                        1
                      :
                        8
                    :
                       (X7[7:6] <= 2)?
                        1
                      :
                        4
                  :
                    15
            :
               (X0[7:6] <= 1)?
                27
              :
                1
  :
     (X13[7:6] <= 4)?
       (X0[7:6] <= 3)?
         (X14[7:6] <= 1)?
           (X1[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X12[7:6] <= 3)?
                34
              :
                 (X5[7:6] <= 3)?
                  1
                :
                  2
            :
              5
          :
             (X3[7:6] <= 3)?
               (X4[7:6] <= 1)?
                2
              :
                8
            :
               (X9[7:6] <= 0)?
                 (X15[7:6] <= 1)?
                  59
                :
                   (X11[7:6] <= 0)?
                    1
                  :
                    1
              :
                2
        :
           (X8[7:5] <= 0)?
             (X0[7:5] <= 1)?
              1
            :
              13
          :
             (X1[7:5] <= 2)?
               (X15[7:5] <= 2)?
                 (X2[7:6] <= 0)?
                  6
                :
                  1
              :
                2
            :
              563
      :
         (X6[7:5] <= 0)?
           (X14[7:5] <= 1)?
             (X9[7:6] <= 0)?
               (X15[7:6] <= 2)?
                324
              :
                1
            :
               (X13[7:5] <= 0)?
                 (X11[7:5] <= 0)?
                  4
                :
                  2
              :
                 (X15[7:3] <= 6)?
                  1
                :
                  12
          :
             (X12[7:4] <= 7)?
              17
            :
              29
        :
           (X15[7:6] <= 1)?
             (X7[7:6] <= 0)?
               (X10[7:6] <= 1)?
                 (X2[7:6] <= 1)?
                  1
                :
                  4
              :
                 (X0[7:4] <= 3)?
                  2
                :
                  3
            :
               (X11[7:5] <= 0)?
                 (X3[7:6] <= 1)?
                   (X4[7:4] <= 4)?
                    1
                  :
                    3
                :
                  4
              :
                6
          :
             (X15[7:3] <= 16)?
               (X7[7:5] <= 0)?
                3
              :
                17
            :
              177
    :
       (X8[7:5] <= 4)?
         (X14[7:6] <= 2)?
           (X12[7:6] <= 0)?
            9
          :
             (X11[7:5] <= 1)?
               (X12[7:5] <= 5)?
                16
              :
                12
            :
               (X1[7:5] <= 0)?
                1
              :
                331
        :
           (X13[7:6] <= 2)?
             (X6[7:5] <= 0)?
              4
            :
               (X11[7:6] <= 0)?
                 (X5[7:5] <= 0)?
                   (X9[7:6] <= 0)?
                    1
                  :
                    1
                :
                  40
              :
                 (X5[7:5] <= 3)?
                  3
                :
                  1
          :
             (X12[7:5] <= 5)?
               (X5[7:5] <= 1)?
                377
              :
                 (X12[7:6] <= 0)?
                  47
                :
                  1
            :
              1
      :
         (X7[7:6] <= 0)?
           (X2[7:5] <= 4)?
             (X6[7:4] <= 16)?
               (X4[7:5] <= 1)?
                716
              :
                 (X3[7:5] <= 1)?
                  1
                :
                  1
            :
               (X15[7:6] <= 1)?
                11
              :
                4
          :
             (X11[7:5] <= 1)?
               (X6[7:6] <= 0)?
                1
              :
                1
            :
              11
        :
           (X9[7:6] <= 0)?
             (X12[7:5] <= 1)?
              1
            :
              31
          :
             (X5[7:6] <= 0)?
               (X6[7:6] <= 0)?
                2
              :
                24
            :
              16
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/41/accuracy.txt
+ accuracy=3.545e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/41/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/41/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:19: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 129 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 72215100.0      0.00       0.0 175458208.0                           2083722.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 90890790.0      0.00       0.0 189750736.0 net1453                   2968938.7500
    0:00:02 91324290.0      0.00       0.0 190415760.0 net1168                   2988430.7500
    0:00:02 86881690.0      0.00       0.0 184262528.0 net1270                   2824474.0000
    0:00:03 86096790.0      0.00       0.0 183345264.0                           2794354.2500
    0:00:03 86096790.0      0.00       0.0 183345264.0                           2794354.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 86096790.0      0.00       0.0 183345264.0                           2794354.2500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:03 86118400.0      0.00       0.0 183772000.0                           2803749.0000
    0:00:04 91818550.0      0.00       0.0 189318288.0 net1282                   3018305.7500
    0:00:04 87481390.0      0.00       0.0 184625760.0 net1455                   2863496.2500
    0:00:04 86696490.0      0.00       0.0 183773360.0                           2833376.2500
    0:00:04 86696490.0      0.00       0.0 183773360.0                           2833376.2500
    0:00:04 86696490.0      0.00       0.0 183773360.0                           2833376.2500
    0:00:04 86696490.0      0.00       0.0 183773360.0                           2833376.2500
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=86696490.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=25532148.000
+ '[' 25532148 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(63)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 414 leaf cells, ports, hiers and 409 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 23:22:24 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       502
        Number of annotated net delay arcs  :       502
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963069245.080078 ns, Total Simulation Time : 4999963069245.080078 ns

======================================================================
Summary:
Total number of nets = 409
Number of annotated nets = 409 (100.00%)
Total number of leaf cells = 281
Number of fully annotated leaf cells = 281 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 128 , annotated synthesis invariant points = 128, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 6 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=3.964e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/area_41.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/delay_41.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/reports/power_41.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/pendigits_10_01_2022__21_46/netlists/41.sv
+ echo -e '41\t3.545e-01\t86696490.000000\t25532148.000\t3.964e-03'
