
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000233e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  0000233e  000023b2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001b48  00000000  00000000  000023c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000cad  00000000  00000000  00003f10  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004bbd  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004cfd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00004e6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00006ab6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000079a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008750  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  000088b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008b3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000930b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e3       	ldi	r30, 0x3E	; 62
      68:	f3 e2       	ldi	r31, 0x23	; 35
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 2e 10 	call	0x205c	; 0x205c <main>
      7a:	0c 94 9d 11 	jmp	0x233a	; 0x233a <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 35 11 	jmp	0x226a	; 0x226a <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	ad e6       	ldi	r26, 0x6D	; 109
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 51 11 	jmp	0x22a2	; 0x22a2 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 41 11 	jmp	0x2282	; 0x2282 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 41 11 	jmp	0x2282	; 0x2282 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 35 11 	jmp	0x226a	; 0x226a <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	8d e6       	ldi	r24, 0x6D	; 109
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 51 11 	jmp	0x22a2	; 0x22a2 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 41 11 	jmp	0x2282	; 0x2282 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 41 11 	jmp	0x2282	; 0x2282 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 41 11 	jmp	0x2282	; 0x2282 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 45 11 	jmp	0x228a	; 0x228a <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 61 11 	jmp	0x22c2	; 0x22c2 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <Adc_Init>:
#include "regiester.h"
#include "Adc.h"


void Adc_Init(void)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
	// Set PA0 to input direction.(ADC0)
	clear_bit(reg_DDRA, 0);
     b3e:	aa e3       	ldi	r26, 0x3A	; 58
     b40:	b0 e0       	ldi	r27, 0x00	; 0
     b42:	ea e3       	ldi	r30, 0x3A	; 58
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	8e 7f       	andi	r24, 0xFE	; 254
     b4a:	8c 93       	st	X, r24

	// Select AREF.
	clear_bit(reg_ADMUX, 6);
     b4c:	a7 e2       	ldi	r26, 0x27	; 39
     b4e:	b0 e0       	ldi	r27, 0x00	; 0
     b50:	e7 e2       	ldi	r30, 0x27	; 39
     b52:	f0 e0       	ldi	r31, 0x00	; 0
     b54:	80 81       	ld	r24, Z
     b56:	8f 7b       	andi	r24, 0xBF	; 191
     b58:	8c 93       	st	X, r24
	clear_bit(reg_ADMUX, 7);
     b5a:	a7 e2       	ldi	r26, 0x27	; 39
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	e7 e2       	ldi	r30, 0x27	; 39
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	8f 77       	andi	r24, 0x7F	; 127
     b66:	8c 93       	st	X, r24

	// Select right adjustment.
	clear_bit(reg_ADMUX, 5);
     b68:	a7 e2       	ldi	r26, 0x27	; 39
     b6a:	b0 e0       	ldi	r27, 0x00	; 0
     b6c:	e7 e2       	ldi	r30, 0x27	; 39
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	80 81       	ld	r24, Z
     b72:	8f 7d       	andi	r24, 0xDF	; 223
     b74:	8c 93       	st	X, r24

	// Select ADC0 channel(single ended).
	clear_bit(reg_ADMUX, 0);
     b76:	a7 e2       	ldi	r26, 0x27	; 39
     b78:	b0 e0       	ldi	r27, 0x00	; 0
     b7a:	e7 e2       	ldi	r30, 0x27	; 39
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	80 81       	ld	r24, Z
     b80:	8e 7f       	andi	r24, 0xFE	; 254
     b82:	8c 93       	st	X, r24
	clear_bit(reg_ADMUX, 1);
     b84:	a7 e2       	ldi	r26, 0x27	; 39
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	e7 e2       	ldi	r30, 0x27	; 39
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	80 81       	ld	r24, Z
     b8e:	8d 7f       	andi	r24, 0xFD	; 253
     b90:	8c 93       	st	X, r24
	clear_bit(reg_ADMUX, 2);
     b92:	a7 e2       	ldi	r26, 0x27	; 39
     b94:	b0 e0       	ldi	r27, 0x00	; 0
     b96:	e7 e2       	ldi	r30, 0x27	; 39
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	80 81       	ld	r24, Z
     b9c:	8b 7f       	andi	r24, 0xFB	; 251
     b9e:	8c 93       	st	X, r24
	clear_bit(reg_ADMUX, 3);
     ba0:	a7 e2       	ldi	r26, 0x27	; 39
     ba2:	b0 e0       	ldi	r27, 0x00	; 0
     ba4:	e7 e2       	ldi	r30, 0x27	; 39
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
     ba8:	80 81       	ld	r24, Z
     baa:	87 7f       	andi	r24, 0xF7	; 247
     bac:	8c 93       	st	X, r24
	clear_bit(reg_ADMUX, 4);
     bae:	a7 e2       	ldi	r26, 0x27	; 39
     bb0:	b0 e0       	ldi	r27, 0x00	; 0
     bb2:	e7 e2       	ldi	r30, 0x27	; 39
     bb4:	f0 e0       	ldi	r31, 0x00	; 0
     bb6:	80 81       	ld	r24, Z
     bb8:	8f 7e       	andi	r24, 0xEF	; 239
     bba:	8c 93       	st	X, r24

	// Enable ADC module.000
	set_bit(reg_ADCSRA, 7);
     bbc:	a6 e2       	ldi	r26, 0x26	; 38
     bbe:	b0 e0       	ldi	r27, 0x00	; 0
     bc0:	e6 e2       	ldi	r30, 0x26	; 38
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	80 68       	ori	r24, 0x80	; 128
     bc8:	8c 93       	st	X, r24

	// Disable auto trigger feature (select single shot mode).
	clear_bit(reg_ADCSRA, 5);
     bca:	a6 e2       	ldi	r26, 0x26	; 38
     bcc:	b0 e0       	ldi	r27, 0x00	; 0
     bce:	e6 e2       	ldi	r30, 0x26	; 38
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	80 81       	ld	r24, Z
     bd4:	8f 7d       	andi	r24, 0xDF	; 223
     bd6:	8c 93       	st	X, r24

	// Disable Adc conversion completion interrupt (i.e. Disable PIE of ADC).
	clear_bit(reg_ADCSRA,3);
     bd8:	a6 e2       	ldi	r26, 0x26	; 38
     bda:	b0 e0       	ldi	r27, 0x00	; 0
     bdc:	e6 e2       	ldi	r30, 0x26	; 38
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	80 81       	ld	r24, Z
     be2:	87 7f       	andi	r24, 0xF7	; 247
     be4:	8c 93       	st	X, r24

	// Select prescaler 128.
	set_bit(reg_ADCSRA, 0);
     be6:	a6 e2       	ldi	r26, 0x26	; 38
     be8:	b0 e0       	ldi	r27, 0x00	; 0
     bea:	e6 e2       	ldi	r30, 0x26	; 38
     bec:	f0 e0       	ldi	r31, 0x00	; 0
     bee:	80 81       	ld	r24, Z
     bf0:	81 60       	ori	r24, 0x01	; 1
     bf2:	8c 93       	st	X, r24
	set_bit(reg_ADCSRA, 1);
     bf4:	a6 e2       	ldi	r26, 0x26	; 38
     bf6:	b0 e0       	ldi	r27, 0x00	; 0
     bf8:	e6 e2       	ldi	r30, 0x26	; 38
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	80 81       	ld	r24, Z
     bfe:	82 60       	ori	r24, 0x02	; 2
     c00:	8c 93       	st	X, r24
	set_bit(reg_ADCSRA, 2);
     c02:	a6 e2       	ldi	r26, 0x26	; 38
     c04:	b0 e0       	ldi	r27, 0x00	; 0
     c06:	e6 e2       	ldi	r30, 0x26	; 38
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	80 81       	ld	r24, Z
     c0c:	84 60       	ori	r24, 0x04	; 4
     c0e:	8c 93       	st	X, r24


}
     c10:	cf 91       	pop	r28
     c12:	df 91       	pop	r29
     c14:	08 95       	ret

00000c16 <Adc_Read>:

u16 Adc_Read(void)
{
     c16:	df 93       	push	r29
     c18:	cf 93       	push	r28
     c1a:	cd b7       	in	r28, 0x3d	; 61
     c1c:	de b7       	in	r29, 0x3e	; 62
     c1e:	27 97       	sbiw	r28, 0x07	; 7
     c20:	0f b6       	in	r0, 0x3f	; 63
     c22:	f8 94       	cli
     c24:	de bf       	out	0x3e, r29	; 62
     c26:	0f be       	out	0x3f, r0	; 63
     c28:	cd bf       	out	0x3d, r28	; 61

	u16 AdcValue = 0;
     c2a:	1e 82       	std	Y+6, r1	; 0x06
     c2c:	1d 82       	std	Y+5, r1	; 0x05
	u16 AdcLowValue =0;
     c2e:	1c 82       	std	Y+4, r1	; 0x04
     c30:	1b 82       	std	Y+3, r1	; 0x03
	u16 AdcHighValue = 0;
     c32:	1a 82       	std	Y+2, r1	; 0x02
     c34:	19 82       	std	Y+1, r1	; 0x01
	// Start Adc conversion.
	set_bit(reg_ADCSRA, 6);
     c36:	a6 e2       	ldi	r26, 0x26	; 38
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	e6 e2       	ldi	r30, 0x26	; 38
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	80 64       	ori	r24, 0x40	; 64
     c42:	8c 93       	st	X, r24

	// Wait till adc conversion is completed (i.e. Check Adc conversion completed flag)
	while(Get_bit(reg_ADCSRA, 4) == 0);
     c44:	e6 e2       	ldi	r30, 0x26	; 38
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z

	// Clear adc conversion completion flag.
	set_bit(reg_ADCSRA, 4);
     c4a:	a6 e2       	ldi	r26, 0x26	; 38
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	e6 e2       	ldi	r30, 0x26	; 38
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	80 81       	ld	r24, Z
     c54:	80 61       	ori	r24, 0x10	; 16
     c56:	8c 93       	st	X, r24

	AdcLowValue = reg_ADCL;
     c58:	e4 e2       	ldi	r30, 0x24	; 36
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	80 81       	ld	r24, Z
     c5e:	88 2f       	mov	r24, r24
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	9c 83       	std	Y+4, r25	; 0x04
     c64:	8b 83       	std	Y+3, r24	; 0x03
	AdcHighValue = reg_ADCH;
     c66:	e5 e2       	ldi	r30, 0x25	; 37
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	88 2f       	mov	r24, r24
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	9a 83       	std	Y+2, r25	; 0x02
     c72:	89 83       	std	Y+1, r24	; 0x01


	AdcValue = AdcLowValue | ((u16)(AdcHighValue << 8));
     c74:	89 81       	ldd	r24, Y+1	; 0x01
     c76:	9a 81       	ldd	r25, Y+2	; 0x02
     c78:	38 2f       	mov	r19, r24
     c7a:	22 27       	eor	r18, r18
     c7c:	8b 81       	ldd	r24, Y+3	; 0x03
     c7e:	9c 81       	ldd	r25, Y+4	; 0x04
     c80:	82 2b       	or	r24, r18
     c82:	93 2b       	or	r25, r19
     c84:	9e 83       	std	Y+6, r25	; 0x06
     c86:	8d 83       	std	Y+5, r24	; 0x05

	return AdcValue;
     c88:	8d 81       	ldd	r24, Y+5	; 0x05
     c8a:	9e 81       	ldd	r25, Y+6	; 0x06


}
     c8c:	27 96       	adiw	r28, 0x07	; 7
     c8e:	0f b6       	in	r0, 0x3f	; 63
     c90:	f8 94       	cli
     c92:	de bf       	out	0x3e, r29	; 62
     c94:	0f be       	out	0x3f, r0	; 63
     c96:	cd bf       	out	0x3d, r28	; 61
     c98:	cf 91       	pop	r28
     c9a:	df 91       	pop	r29
     c9c:	08 95       	ret

00000c9e <Dio_SetPinDirection>:
#include "regiester.h"
#include "Dio.h"


void Dio_SetPinDirection(u8 PH_PortID,u8 PH_PinID,u8 Direction)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <Dio_SetPinDirection+0x6>
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <Dio_SetPinDirection+0x8>
     ca6:	0f 92       	push	r0
     ca8:	cd b7       	in	r28, 0x3d	; 61
     caa:	de b7       	in	r29, 0x3e	; 62
     cac:	89 83       	std	Y+1, r24	; 0x01
     cae:	6a 83       	std	Y+2, r22	; 0x02
     cb0:	4b 83       	std	Y+3, r20	; 0x03
	switch(PH_PortID)
     cb2:	89 81       	ldd	r24, Y+1	; 0x01
     cb4:	28 2f       	mov	r18, r24
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	3d 83       	std	Y+5, r19	; 0x05
     cba:	2c 83       	std	Y+4, r18	; 0x04
     cbc:	8c 81       	ldd	r24, Y+4	; 0x04
     cbe:	9d 81       	ldd	r25, Y+5	; 0x05
     cc0:	82 30       	cpi	r24, 0x02	; 2
     cc2:	91 05       	cpc	r25, r1
     cc4:	09 f4       	brne	.+2      	; 0xcc8 <Dio_SetPinDirection+0x2a>
     cc6:	48 c0       	rjmp	.+144    	; 0xd58 <Dio_SetPinDirection+0xba>
     cc8:	2c 81       	ldd	r18, Y+4	; 0x04
     cca:	3d 81       	ldd	r19, Y+5	; 0x05
     ccc:	23 30       	cpi	r18, 0x03	; 3
     cce:	31 05       	cpc	r19, r1
     cd0:	34 f4       	brge	.+12     	; 0xcde <Dio_SetPinDirection+0x40>
     cd2:	8c 81       	ldd	r24, Y+4	; 0x04
     cd4:	9d 81       	ldd	r25, Y+5	; 0x05
     cd6:	81 30       	cpi	r24, 0x01	; 1
     cd8:	91 05       	cpc	r25, r1
     cda:	71 f0       	breq	.+28     	; 0xcf8 <Dio_SetPinDirection+0x5a>
     cdc:	cb c0       	rjmp	.+406    	; 0xe74 <Dio_SetPinDirection+0x1d6>
     cde:	2c 81       	ldd	r18, Y+4	; 0x04
     ce0:	3d 81       	ldd	r19, Y+5	; 0x05
     ce2:	23 30       	cpi	r18, 0x03	; 3
     ce4:	31 05       	cpc	r19, r1
     ce6:	09 f4       	brne	.+2      	; 0xcea <Dio_SetPinDirection+0x4c>
     ce8:	67 c0       	rjmp	.+206    	; 0xdb8 <Dio_SetPinDirection+0x11a>
     cea:	8c 81       	ldd	r24, Y+4	; 0x04
     cec:	9d 81       	ldd	r25, Y+5	; 0x05
     cee:	84 30       	cpi	r24, 0x04	; 4
     cf0:	91 05       	cpc	r25, r1
     cf2:	09 f4       	brne	.+2      	; 0xcf6 <Dio_SetPinDirection+0x58>
     cf4:	91 c0       	rjmp	.+290    	; 0xe18 <Dio_SetPinDirection+0x17a>
     cf6:	be c0       	rjmp	.+380    	; 0xe74 <Dio_SetPinDirection+0x1d6>
	{
	case PH_PORTA://physical port A
		if(Direction == INPUT_DIRECTION) // input
     cf8:	8b 81       	ldd	r24, Y+3	; 0x03
     cfa:	88 23       	and	r24, r24
     cfc:	a9 f4       	brne	.+42     	; 0xd28 <Dio_SetPinDirection+0x8a>
		{
			clear_bit(reg_DDRA,PH_PinID);
     cfe:	aa e3       	ldi	r26, 0x3A	; 58
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	ea e3       	ldi	r30, 0x3A	; 58
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	48 2f       	mov	r20, r24
     d0a:	8a 81       	ldd	r24, Y+2	; 0x02
     d0c:	28 2f       	mov	r18, r24
     d0e:	30 e0       	ldi	r19, 0x00	; 0
     d10:	81 e0       	ldi	r24, 0x01	; 1
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	02 2e       	mov	r0, r18
     d16:	02 c0       	rjmp	.+4      	; 0xd1c <Dio_SetPinDirection+0x7e>
     d18:	88 0f       	add	r24, r24
     d1a:	99 1f       	adc	r25, r25
     d1c:	0a 94       	dec	r0
     d1e:	e2 f7       	brpl	.-8      	; 0xd18 <Dio_SetPinDirection+0x7a>
     d20:	80 95       	com	r24
     d22:	84 23       	and	r24, r20
     d24:	8c 93       	st	X, r24
     d26:	a6 c0       	rjmp	.+332    	; 0xe74 <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     d28:	8b 81       	ldd	r24, Y+3	; 0x03
     d2a:	81 30       	cpi	r24, 0x01	; 1
     d2c:	09 f0       	breq	.+2      	; 0xd30 <Dio_SetPinDirection+0x92>
     d2e:	a2 c0       	rjmp	.+324    	; 0xe74 <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRA,PH_PinID);
     d30:	aa e3       	ldi	r26, 0x3A	; 58
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	ea e3       	ldi	r30, 0x3A	; 58
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	48 2f       	mov	r20, r24
     d3c:	8a 81       	ldd	r24, Y+2	; 0x02
     d3e:	28 2f       	mov	r18, r24
     d40:	30 e0       	ldi	r19, 0x00	; 0
     d42:	81 e0       	ldi	r24, 0x01	; 1
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	02 2e       	mov	r0, r18
     d48:	02 c0       	rjmp	.+4      	; 0xd4e <Dio_SetPinDirection+0xb0>
     d4a:	88 0f       	add	r24, r24
     d4c:	99 1f       	adc	r25, r25
     d4e:	0a 94       	dec	r0
     d50:	e2 f7       	brpl	.-8      	; 0xd4a <Dio_SetPinDirection+0xac>
     d52:	84 2b       	or	r24, r20
     d54:	8c 93       	st	X, r24
     d56:	8e c0       	rjmp	.+284    	; 0xe74 <Dio_SetPinDirection+0x1d6>

		}
		break;
	case PH_PORTB: //physical port b
		if(Direction == INPUT_DIRECTION) // input
     d58:	8b 81       	ldd	r24, Y+3	; 0x03
     d5a:	88 23       	and	r24, r24
     d5c:	a9 f4       	brne	.+42     	; 0xd88 <Dio_SetPinDirection+0xea>
		{
			clear_bit(reg_DDRB,PH_PinID);
     d5e:	a7 e3       	ldi	r26, 0x37	; 55
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e7 e3       	ldi	r30, 0x37	; 55
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	48 2f       	mov	r20, r24
     d6a:	8a 81       	ldd	r24, Y+2	; 0x02
     d6c:	28 2f       	mov	r18, r24
     d6e:	30 e0       	ldi	r19, 0x00	; 0
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	02 2e       	mov	r0, r18
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <Dio_SetPinDirection+0xde>
     d78:	88 0f       	add	r24, r24
     d7a:	99 1f       	adc	r25, r25
     d7c:	0a 94       	dec	r0
     d7e:	e2 f7       	brpl	.-8      	; 0xd78 <Dio_SetPinDirection+0xda>
     d80:	80 95       	com	r24
     d82:	84 23       	and	r24, r20
     d84:	8c 93       	st	X, r24
     d86:	76 c0       	rjmp	.+236    	; 0xe74 <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     d88:	8b 81       	ldd	r24, Y+3	; 0x03
     d8a:	81 30       	cpi	r24, 0x01	; 1
     d8c:	09 f0       	breq	.+2      	; 0xd90 <Dio_SetPinDirection+0xf2>
     d8e:	72 c0       	rjmp	.+228    	; 0xe74 <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRB,PH_PinID);
     d90:	a7 e3       	ldi	r26, 0x37	; 55
     d92:	b0 e0       	ldi	r27, 0x00	; 0
     d94:	e7 e3       	ldi	r30, 0x37	; 55
     d96:	f0 e0       	ldi	r31, 0x00	; 0
     d98:	80 81       	ld	r24, Z
     d9a:	48 2f       	mov	r20, r24
     d9c:	8a 81       	ldd	r24, Y+2	; 0x02
     d9e:	28 2f       	mov	r18, r24
     da0:	30 e0       	ldi	r19, 0x00	; 0
     da2:	81 e0       	ldi	r24, 0x01	; 1
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	02 2e       	mov	r0, r18
     da8:	02 c0       	rjmp	.+4      	; 0xdae <Dio_SetPinDirection+0x110>
     daa:	88 0f       	add	r24, r24
     dac:	99 1f       	adc	r25, r25
     dae:	0a 94       	dec	r0
     db0:	e2 f7       	brpl	.-8      	; 0xdaa <Dio_SetPinDirection+0x10c>
     db2:	84 2b       	or	r24, r20
     db4:	8c 93       	st	X, r24
     db6:	5e c0       	rjmp	.+188    	; 0xe74 <Dio_SetPinDirection+0x1d6>



		break;
	case PH_PORTC://physical port c
		if(Direction == INPUT_DIRECTION) // input
     db8:	8b 81       	ldd	r24, Y+3	; 0x03
     dba:	88 23       	and	r24, r24
     dbc:	a9 f4       	brne	.+42     	; 0xde8 <Dio_SetPinDirection+0x14a>
		{
			clear_bit(reg_DDRC,PH_PinID);
     dbe:	a4 e3       	ldi	r26, 0x34	; 52
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	e4 e3       	ldi	r30, 0x34	; 52
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	48 2f       	mov	r20, r24
     dca:	8a 81       	ldd	r24, Y+2	; 0x02
     dcc:	28 2f       	mov	r18, r24
     dce:	30 e0       	ldi	r19, 0x00	; 0
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	02 2e       	mov	r0, r18
     dd6:	02 c0       	rjmp	.+4      	; 0xddc <Dio_SetPinDirection+0x13e>
     dd8:	88 0f       	add	r24, r24
     dda:	99 1f       	adc	r25, r25
     ddc:	0a 94       	dec	r0
     dde:	e2 f7       	brpl	.-8      	; 0xdd8 <Dio_SetPinDirection+0x13a>
     de0:	80 95       	com	r24
     de2:	84 23       	and	r24, r20
     de4:	8c 93       	st	X, r24
     de6:	46 c0       	rjmp	.+140    	; 0xe74 <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     de8:	8b 81       	ldd	r24, Y+3	; 0x03
     dea:	81 30       	cpi	r24, 0x01	; 1
     dec:	09 f0       	breq	.+2      	; 0xdf0 <Dio_SetPinDirection+0x152>
     dee:	42 c0       	rjmp	.+132    	; 0xe74 <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRC,PH_PinID);
     df0:	a4 e3       	ldi	r26, 0x34	; 52
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	e4 e3       	ldi	r30, 0x34	; 52
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	48 2f       	mov	r20, r24
     dfc:	8a 81       	ldd	r24, Y+2	; 0x02
     dfe:	28 2f       	mov	r18, r24
     e00:	30 e0       	ldi	r19, 0x00	; 0
     e02:	81 e0       	ldi	r24, 0x01	; 1
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	02 2e       	mov	r0, r18
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <Dio_SetPinDirection+0x170>
     e0a:	88 0f       	add	r24, r24
     e0c:	99 1f       	adc	r25, r25
     e0e:	0a 94       	dec	r0
     e10:	e2 f7       	brpl	.-8      	; 0xe0a <Dio_SetPinDirection+0x16c>
     e12:	84 2b       	or	r24, r20
     e14:	8c 93       	st	X, r24
     e16:	2e c0       	rjmp	.+92     	; 0xe74 <Dio_SetPinDirection+0x1d6>
		}


		break;
	case PH_PORTD://physical port d
		if(Direction == INPUT_DIRECTION) // input
     e18:	8b 81       	ldd	r24, Y+3	; 0x03
     e1a:	88 23       	and	r24, r24
     e1c:	a9 f4       	brne	.+42     	; 0xe48 <Dio_SetPinDirection+0x1aa>
		{
			clear_bit(reg_DDRD,PH_PinID);
     e1e:	a1 e3       	ldi	r26, 0x31	; 49
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	e1 e3       	ldi	r30, 0x31	; 49
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	48 2f       	mov	r20, r24
     e2a:	8a 81       	ldd	r24, Y+2	; 0x02
     e2c:	28 2f       	mov	r18, r24
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	02 2e       	mov	r0, r18
     e36:	02 c0       	rjmp	.+4      	; 0xe3c <Dio_SetPinDirection+0x19e>
     e38:	88 0f       	add	r24, r24
     e3a:	99 1f       	adc	r25, r25
     e3c:	0a 94       	dec	r0
     e3e:	e2 f7       	brpl	.-8      	; 0xe38 <Dio_SetPinDirection+0x19a>
     e40:	80 95       	com	r24
     e42:	84 23       	and	r24, r20
     e44:	8c 93       	st	X, r24
     e46:	16 c0       	rjmp	.+44     	; 0xe74 <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     e48:	8b 81       	ldd	r24, Y+3	; 0x03
     e4a:	81 30       	cpi	r24, 0x01	; 1
     e4c:	99 f4       	brne	.+38     	; 0xe74 <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRD,PH_PinID);
     e4e:	a1 e3       	ldi	r26, 0x31	; 49
     e50:	b0 e0       	ldi	r27, 0x00	; 0
     e52:	e1 e3       	ldi	r30, 0x31	; 49
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	80 81       	ld	r24, Z
     e58:	48 2f       	mov	r20, r24
     e5a:	8a 81       	ldd	r24, Y+2	; 0x02
     e5c:	28 2f       	mov	r18, r24
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	02 2e       	mov	r0, r18
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <Dio_SetPinDirection+0x1ce>
     e68:	88 0f       	add	r24, r24
     e6a:	99 1f       	adc	r25, r25
     e6c:	0a 94       	dec	r0
     e6e:	e2 f7       	brpl	.-8      	; 0xe68 <Dio_SetPinDirection+0x1ca>
     e70:	84 2b       	or	r24, r20
     e72:	8c 93       	st	X, r24
		break;

		/* default:error code to return
		   break;*/
	}
}
     e74:	0f 90       	pop	r0
     e76:	0f 90       	pop	r0
     e78:	0f 90       	pop	r0
     e7a:	0f 90       	pop	r0
     e7c:	0f 90       	pop	r0
     e7e:	cf 91       	pop	r28
     e80:	df 91       	pop	r29
     e82:	08 95       	ret

00000e84 <Dio_WritePin>:

void Dio_WritePin(u8 PH_PortID,u8 PH_PinID,u8 Level)
{
     e84:	df 93       	push	r29
     e86:	cf 93       	push	r28
     e88:	00 d0       	rcall	.+0      	; 0xe8a <Dio_WritePin+0x6>
     e8a:	00 d0       	rcall	.+0      	; 0xe8c <Dio_WritePin+0x8>
     e8c:	0f 92       	push	r0
     e8e:	cd b7       	in	r28, 0x3d	; 61
     e90:	de b7       	in	r29, 0x3e	; 62
     e92:	89 83       	std	Y+1, r24	; 0x01
     e94:	6a 83       	std	Y+2, r22	; 0x02
     e96:	4b 83       	std	Y+3, r20	; 0x03

	switch(PH_PortID)
     e98:	89 81       	ldd	r24, Y+1	; 0x01
     e9a:	28 2f       	mov	r18, r24
     e9c:	30 e0       	ldi	r19, 0x00	; 0
     e9e:	3d 83       	std	Y+5, r19	; 0x05
     ea0:	2c 83       	std	Y+4, r18	; 0x04
     ea2:	8c 81       	ldd	r24, Y+4	; 0x04
     ea4:	9d 81       	ldd	r25, Y+5	; 0x05
     ea6:	82 30       	cpi	r24, 0x02	; 2
     ea8:	91 05       	cpc	r25, r1
     eaa:	09 f4       	brne	.+2      	; 0xeae <Dio_WritePin+0x2a>
     eac:	48 c0       	rjmp	.+144    	; 0xf3e <Dio_WritePin+0xba>
     eae:	2c 81       	ldd	r18, Y+4	; 0x04
     eb0:	3d 81       	ldd	r19, Y+5	; 0x05
     eb2:	23 30       	cpi	r18, 0x03	; 3
     eb4:	31 05       	cpc	r19, r1
     eb6:	34 f4       	brge	.+12     	; 0xec4 <Dio_WritePin+0x40>
     eb8:	8c 81       	ldd	r24, Y+4	; 0x04
     eba:	9d 81       	ldd	r25, Y+5	; 0x05
     ebc:	81 30       	cpi	r24, 0x01	; 1
     ebe:	91 05       	cpc	r25, r1
     ec0:	71 f0       	breq	.+28     	; 0xede <Dio_WritePin+0x5a>
     ec2:	cb c0       	rjmp	.+406    	; 0x105a <Dio_WritePin+0x1d6>
     ec4:	2c 81       	ldd	r18, Y+4	; 0x04
     ec6:	3d 81       	ldd	r19, Y+5	; 0x05
     ec8:	23 30       	cpi	r18, 0x03	; 3
     eca:	31 05       	cpc	r19, r1
     ecc:	09 f4       	brne	.+2      	; 0xed0 <Dio_WritePin+0x4c>
     ece:	67 c0       	rjmp	.+206    	; 0xf9e <Dio_WritePin+0x11a>
     ed0:	8c 81       	ldd	r24, Y+4	; 0x04
     ed2:	9d 81       	ldd	r25, Y+5	; 0x05
     ed4:	84 30       	cpi	r24, 0x04	; 4
     ed6:	91 05       	cpc	r25, r1
     ed8:	09 f4       	brne	.+2      	; 0xedc <Dio_WritePin+0x58>
     eda:	91 c0       	rjmp	.+290    	; 0xffe <Dio_WritePin+0x17a>
     edc:	be c0       	rjmp	.+380    	; 0x105a <Dio_WritePin+0x1d6>
	{
	case PH_PORTA://physical port A
		if(Level == LOW_LEVEL) // input
     ede:	8b 81       	ldd	r24, Y+3	; 0x03
     ee0:	88 23       	and	r24, r24
     ee2:	a9 f4       	brne	.+42     	; 0xf0e <Dio_WritePin+0x8a>
		{
			clear_bit(reg_PORTA,PH_PinID);
     ee4:	ab e3       	ldi	r26, 0x3B	; 59
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	eb e3       	ldi	r30, 0x3B	; 59
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	48 2f       	mov	r20, r24
     ef0:	8a 81       	ldd	r24, Y+2	; 0x02
     ef2:	28 2f       	mov	r18, r24
     ef4:	30 e0       	ldi	r19, 0x00	; 0
     ef6:	81 e0       	ldi	r24, 0x01	; 1
     ef8:	90 e0       	ldi	r25, 0x00	; 0
     efa:	02 2e       	mov	r0, r18
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <Dio_WritePin+0x7e>
     efe:	88 0f       	add	r24, r24
     f00:	99 1f       	adc	r25, r25
     f02:	0a 94       	dec	r0
     f04:	e2 f7       	brpl	.-8      	; 0xefe <Dio_WritePin+0x7a>
     f06:	80 95       	com	r24
     f08:	84 23       	and	r24, r20
     f0a:	8c 93       	st	X, r24
     f0c:	a6 c0       	rjmp	.+332    	; 0x105a <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
     f0e:	8b 81       	ldd	r24, Y+3	; 0x03
     f10:	81 30       	cpi	r24, 0x01	; 1
     f12:	09 f0       	breq	.+2      	; 0xf16 <Dio_WritePin+0x92>
     f14:	a2 c0       	rjmp	.+324    	; 0x105a <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTA,PH_PinID);
     f16:	ab e3       	ldi	r26, 0x3B	; 59
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	eb e3       	ldi	r30, 0x3B	; 59
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	48 2f       	mov	r20, r24
     f22:	8a 81       	ldd	r24, Y+2	; 0x02
     f24:	28 2f       	mov	r18, r24
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	02 2e       	mov	r0, r18
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <Dio_WritePin+0xb0>
     f30:	88 0f       	add	r24, r24
     f32:	99 1f       	adc	r25, r25
     f34:	0a 94       	dec	r0
     f36:	e2 f7       	brpl	.-8      	; 0xf30 <Dio_WritePin+0xac>
     f38:	84 2b       	or	r24, r20
     f3a:	8c 93       	st	X, r24
     f3c:	8e c0       	rjmp	.+284    	; 0x105a <Dio_WritePin+0x1d6>

		}
		break;
	case PH_PORTB: //physical port b
		if(Level == LOW_LEVEL) // input
     f3e:	8b 81       	ldd	r24, Y+3	; 0x03
     f40:	88 23       	and	r24, r24
     f42:	a9 f4       	brne	.+42     	; 0xf6e <Dio_WritePin+0xea>
		{
			clear_bit(reg_PORTB,PH_PinID);
     f44:	a8 e3       	ldi	r26, 0x38	; 56
     f46:	b0 e0       	ldi	r27, 0x00	; 0
     f48:	e8 e3       	ldi	r30, 0x38	; 56
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	80 81       	ld	r24, Z
     f4e:	48 2f       	mov	r20, r24
     f50:	8a 81       	ldd	r24, Y+2	; 0x02
     f52:	28 2f       	mov	r18, r24
     f54:	30 e0       	ldi	r19, 0x00	; 0
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	02 2e       	mov	r0, r18
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <Dio_WritePin+0xde>
     f5e:	88 0f       	add	r24, r24
     f60:	99 1f       	adc	r25, r25
     f62:	0a 94       	dec	r0
     f64:	e2 f7       	brpl	.-8      	; 0xf5e <Dio_WritePin+0xda>
     f66:	80 95       	com	r24
     f68:	84 23       	and	r24, r20
     f6a:	8c 93       	st	X, r24
     f6c:	76 c0       	rjmp	.+236    	; 0x105a <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
     f6e:	8b 81       	ldd	r24, Y+3	; 0x03
     f70:	81 30       	cpi	r24, 0x01	; 1
     f72:	09 f0       	breq	.+2      	; 0xf76 <Dio_WritePin+0xf2>
     f74:	72 c0       	rjmp	.+228    	; 0x105a <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTB,PH_PinID);
     f76:	a8 e3       	ldi	r26, 0x38	; 56
     f78:	b0 e0       	ldi	r27, 0x00	; 0
     f7a:	e8 e3       	ldi	r30, 0x38	; 56
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	80 81       	ld	r24, Z
     f80:	48 2f       	mov	r20, r24
     f82:	8a 81       	ldd	r24, Y+2	; 0x02
     f84:	28 2f       	mov	r18, r24
     f86:	30 e0       	ldi	r19, 0x00	; 0
     f88:	81 e0       	ldi	r24, 0x01	; 1
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	02 2e       	mov	r0, r18
     f8e:	02 c0       	rjmp	.+4      	; 0xf94 <Dio_WritePin+0x110>
     f90:	88 0f       	add	r24, r24
     f92:	99 1f       	adc	r25, r25
     f94:	0a 94       	dec	r0
     f96:	e2 f7       	brpl	.-8      	; 0xf90 <Dio_WritePin+0x10c>
     f98:	84 2b       	or	r24, r20
     f9a:	8c 93       	st	X, r24
     f9c:	5e c0       	rjmp	.+188    	; 0x105a <Dio_WritePin+0x1d6>



		break;
	case PH_PORTC://physical port c
		if(Level == LOW_LEVEL) // input
     f9e:	8b 81       	ldd	r24, Y+3	; 0x03
     fa0:	88 23       	and	r24, r24
     fa2:	a9 f4       	brne	.+42     	; 0xfce <Dio_WritePin+0x14a>
		{
			clear_bit(reg_PORTC,PH_PinID);
     fa4:	a5 e3       	ldi	r26, 0x35	; 53
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	e5 e3       	ldi	r30, 0x35	; 53
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	80 81       	ld	r24, Z
     fae:	48 2f       	mov	r20, r24
     fb0:	8a 81       	ldd	r24, Y+2	; 0x02
     fb2:	28 2f       	mov	r18, r24
     fb4:	30 e0       	ldi	r19, 0x00	; 0
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	90 e0       	ldi	r25, 0x00	; 0
     fba:	02 2e       	mov	r0, r18
     fbc:	02 c0       	rjmp	.+4      	; 0xfc2 <Dio_WritePin+0x13e>
     fbe:	88 0f       	add	r24, r24
     fc0:	99 1f       	adc	r25, r25
     fc2:	0a 94       	dec	r0
     fc4:	e2 f7       	brpl	.-8      	; 0xfbe <Dio_WritePin+0x13a>
     fc6:	80 95       	com	r24
     fc8:	84 23       	and	r24, r20
     fca:	8c 93       	st	X, r24
     fcc:	46 c0       	rjmp	.+140    	; 0x105a <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
     fce:	8b 81       	ldd	r24, Y+3	; 0x03
     fd0:	81 30       	cpi	r24, 0x01	; 1
     fd2:	09 f0       	breq	.+2      	; 0xfd6 <Dio_WritePin+0x152>
     fd4:	42 c0       	rjmp	.+132    	; 0x105a <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTC,PH_PinID);
     fd6:	a5 e3       	ldi	r26, 0x35	; 53
     fd8:	b0 e0       	ldi	r27, 0x00	; 0
     fda:	e5 e3       	ldi	r30, 0x35	; 53
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	48 2f       	mov	r20, r24
     fe2:	8a 81       	ldd	r24, Y+2	; 0x02
     fe4:	28 2f       	mov	r18, r24
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	02 2e       	mov	r0, r18
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <Dio_WritePin+0x170>
     ff0:	88 0f       	add	r24, r24
     ff2:	99 1f       	adc	r25, r25
     ff4:	0a 94       	dec	r0
     ff6:	e2 f7       	brpl	.-8      	; 0xff0 <Dio_WritePin+0x16c>
     ff8:	84 2b       	or	r24, r20
     ffa:	8c 93       	st	X, r24
     ffc:	2e c0       	rjmp	.+92     	; 0x105a <Dio_WritePin+0x1d6>
		}


		break;
	case PH_PORTD://physical port d
		if(Level == LOW_LEVEL) // input
     ffe:	8b 81       	ldd	r24, Y+3	; 0x03
    1000:	88 23       	and	r24, r24
    1002:	a9 f4       	brne	.+42     	; 0x102e <Dio_WritePin+0x1aa>
		{
			clear_bit(reg_PORTD,PH_PinID);
    1004:	a2 e3       	ldi	r26, 0x32	; 50
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	e2 e3       	ldi	r30, 0x32	; 50
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	48 2f       	mov	r20, r24
    1010:	8a 81       	ldd	r24, Y+2	; 0x02
    1012:	28 2f       	mov	r18, r24
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	02 2e       	mov	r0, r18
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <Dio_WritePin+0x19e>
    101e:	88 0f       	add	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	0a 94       	dec	r0
    1024:	e2 f7       	brpl	.-8      	; 0x101e <Dio_WritePin+0x19a>
    1026:	80 95       	com	r24
    1028:	84 23       	and	r24, r20
    102a:	8c 93       	st	X, r24
    102c:	16 c0       	rjmp	.+44     	; 0x105a <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
    102e:	8b 81       	ldd	r24, Y+3	; 0x03
    1030:	81 30       	cpi	r24, 0x01	; 1
    1032:	99 f4       	brne	.+38     	; 0x105a <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTD,PH_PinID);
    1034:	a2 e3       	ldi	r26, 0x32	; 50
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	e2 e3       	ldi	r30, 0x32	; 50
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 81       	ld	r24, Z
    103e:	48 2f       	mov	r20, r24
    1040:	8a 81       	ldd	r24, Y+2	; 0x02
    1042:	28 2f       	mov	r18, r24
    1044:	30 e0       	ldi	r19, 0x00	; 0
    1046:	81 e0       	ldi	r24, 0x01	; 1
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	02 2e       	mov	r0, r18
    104c:	02 c0       	rjmp	.+4      	; 0x1052 <Dio_WritePin+0x1ce>
    104e:	88 0f       	add	r24, r24
    1050:	99 1f       	adc	r25, r25
    1052:	0a 94       	dec	r0
    1054:	e2 f7       	brpl	.-8      	; 0x104e <Dio_WritePin+0x1ca>
    1056:	84 2b       	or	r24, r20
    1058:	8c 93       	st	X, r24
		   break;*/
	}



}
    105a:	0f 90       	pop	r0
    105c:	0f 90       	pop	r0
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	cf 91       	pop	r28
    1066:	df 91       	pop	r29
    1068:	08 95       	ret

0000106a <Dio_ReadPin>:

u8 Dio_ReadPin(u8 PH_PortID,u8 PH_PinID)
{
    106a:	df 93       	push	r29
    106c:	cf 93       	push	r28
    106e:	00 d0       	rcall	.+0      	; 0x1070 <Dio_ReadPin+0x6>
    1070:	00 d0       	rcall	.+0      	; 0x1072 <Dio_ReadPin+0x8>
    1072:	0f 92       	push	r0
    1074:	cd b7       	in	r28, 0x3d	; 61
    1076:	de b7       	in	r29, 0x3e	; 62
    1078:	8a 83       	std	Y+2, r24	; 0x02
    107a:	6b 83       	std	Y+3, r22	; 0x03
	u8 PinLevel;
  switch(PH_PortID)
    107c:	8a 81       	ldd	r24, Y+2	; 0x02
    107e:	28 2f       	mov	r18, r24
    1080:	30 e0       	ldi	r19, 0x00	; 0
    1082:	3d 83       	std	Y+5, r19	; 0x05
    1084:	2c 83       	std	Y+4, r18	; 0x04
    1086:	4c 81       	ldd	r20, Y+4	; 0x04
    1088:	5d 81       	ldd	r21, Y+5	; 0x05
    108a:	42 30       	cpi	r20, 0x02	; 2
    108c:	51 05       	cpc	r21, r1
    108e:	41 f1       	breq	.+80     	; 0x10e0 <Dio_ReadPin+0x76>
    1090:	8c 81       	ldd	r24, Y+4	; 0x04
    1092:	9d 81       	ldd	r25, Y+5	; 0x05
    1094:	83 30       	cpi	r24, 0x03	; 3
    1096:	91 05       	cpc	r25, r1
    1098:	34 f4       	brge	.+12     	; 0x10a6 <Dio_ReadPin+0x3c>
    109a:	2c 81       	ldd	r18, Y+4	; 0x04
    109c:	3d 81       	ldd	r19, Y+5	; 0x05
    109e:	21 30       	cpi	r18, 0x01	; 1
    10a0:	31 05       	cpc	r19, r1
    10a2:	61 f0       	breq	.+24     	; 0x10bc <Dio_ReadPin+0x52>
    10a4:	52 c0       	rjmp	.+164    	; 0x114a <Dio_ReadPin+0xe0>
    10a6:	4c 81       	ldd	r20, Y+4	; 0x04
    10a8:	5d 81       	ldd	r21, Y+5	; 0x05
    10aa:	43 30       	cpi	r20, 0x03	; 3
    10ac:	51 05       	cpc	r21, r1
    10ae:	51 f1       	breq	.+84     	; 0x1104 <Dio_ReadPin+0x9a>
    10b0:	8c 81       	ldd	r24, Y+4	; 0x04
    10b2:	9d 81       	ldd	r25, Y+5	; 0x05
    10b4:	84 30       	cpi	r24, 0x04	; 4
    10b6:	91 05       	cpc	r25, r1
    10b8:	b9 f1       	breq	.+110    	; 0x1128 <Dio_ReadPin+0xbe>
    10ba:	47 c0       	rjmp	.+142    	; 0x114a <Dio_ReadPin+0xe0>
   {
  case PH_PORTA:
	  PinLevel=Get_bit(reg_PINA,PH_PinID);
    10bc:	e9 e3       	ldi	r30, 0x39	; 57
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	28 2f       	mov	r18, r24
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	8b 81       	ldd	r24, Y+3	; 0x03
    10c8:	88 2f       	mov	r24, r24
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	a9 01       	movw	r20, r18
    10ce:	02 c0       	rjmp	.+4      	; 0x10d4 <Dio_ReadPin+0x6a>
    10d0:	55 95       	asr	r21
    10d2:	47 95       	ror	r20
    10d4:	8a 95       	dec	r24
    10d6:	e2 f7       	brpl	.-8      	; 0x10d0 <Dio_ReadPin+0x66>
    10d8:	ca 01       	movw	r24, r20
    10da:	81 70       	andi	r24, 0x01	; 1
    10dc:	89 83       	std	Y+1, r24	; 0x01
    10de:	35 c0       	rjmp	.+106    	; 0x114a <Dio_ReadPin+0xe0>
	  break;
  case PH_PORTB:
	  PinLevel=Get_bit(reg_PINB,PH_PinID);
    10e0:	e6 e3       	ldi	r30, 0x36	; 54
    10e2:	f0 e0       	ldi	r31, 0x00	; 0
    10e4:	80 81       	ld	r24, Z
    10e6:	28 2f       	mov	r18, r24
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	8b 81       	ldd	r24, Y+3	; 0x03
    10ec:	88 2f       	mov	r24, r24
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	a9 01       	movw	r20, r18
    10f2:	02 c0       	rjmp	.+4      	; 0x10f8 <Dio_ReadPin+0x8e>
    10f4:	55 95       	asr	r21
    10f6:	47 95       	ror	r20
    10f8:	8a 95       	dec	r24
    10fa:	e2 f7       	brpl	.-8      	; 0x10f4 <Dio_ReadPin+0x8a>
    10fc:	ca 01       	movw	r24, r20
    10fe:	81 70       	andi	r24, 0x01	; 1
    1100:	89 83       	std	Y+1, r24	; 0x01
    1102:	23 c0       	rjmp	.+70     	; 0x114a <Dio_ReadPin+0xe0>
	  break;
  case PH_PORTC:
	  PinLevel=Get_bit(reg_PINC,PH_PinID);
    1104:	e3 e3       	ldi	r30, 0x33	; 51
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	80 81       	ld	r24, Z
    110a:	28 2f       	mov	r18, r24
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	8b 81       	ldd	r24, Y+3	; 0x03
    1110:	88 2f       	mov	r24, r24
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	a9 01       	movw	r20, r18
    1116:	02 c0       	rjmp	.+4      	; 0x111c <Dio_ReadPin+0xb2>
    1118:	55 95       	asr	r21
    111a:	47 95       	ror	r20
    111c:	8a 95       	dec	r24
    111e:	e2 f7       	brpl	.-8      	; 0x1118 <Dio_ReadPin+0xae>
    1120:	ca 01       	movw	r24, r20
    1122:	81 70       	andi	r24, 0x01	; 1
    1124:	89 83       	std	Y+1, r24	; 0x01
    1126:	11 c0       	rjmp	.+34     	; 0x114a <Dio_ReadPin+0xe0>
	  break;
  case PH_PORTD:
	  PinLevel=Get_bit(reg_PIND,PH_PinID);
    1128:	e0 e3       	ldi	r30, 0x30	; 48
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	80 81       	ld	r24, Z
    112e:	28 2f       	mov	r18, r24
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	8b 81       	ldd	r24, Y+3	; 0x03
    1134:	88 2f       	mov	r24, r24
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	a9 01       	movw	r20, r18
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <Dio_ReadPin+0xd6>
    113c:	55 95       	asr	r21
    113e:	47 95       	ror	r20
    1140:	8a 95       	dec	r24
    1142:	e2 f7       	brpl	.-8      	; 0x113c <Dio_ReadPin+0xd2>
    1144:	ca 01       	movw	r24, r20
    1146:	81 70       	andi	r24, 0x01	; 1
    1148:	89 83       	std	Y+1, r24	; 0x01
	  break;
   }
  return PinLevel;
    114a:	89 81       	ldd	r24, Y+1	; 0x01

}
    114c:	0f 90       	pop	r0
    114e:	0f 90       	pop	r0
    1150:	0f 90       	pop	r0
    1152:	0f 90       	pop	r0
    1154:	0f 90       	pop	r0
    1156:	cf 91       	pop	r28
    1158:	df 91       	pop	r29
    115a:	08 95       	ret

0000115c <Dio_SetPortDirection>:
/*********************************************************/
void Dio_SetPortDirection(u8 PH_PortID,u8 Direction)
{
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	00 d0       	rcall	.+0      	; 0x1162 <Dio_SetPortDirection+0x6>
    1162:	00 d0       	rcall	.+0      	; 0x1164 <Dio_SetPortDirection+0x8>
    1164:	cd b7       	in	r28, 0x3d	; 61
    1166:	de b7       	in	r29, 0x3e	; 62
    1168:	89 83       	std	Y+1, r24	; 0x01
    116a:	6a 83       	std	Y+2, r22	; 0x02
  switch (PH_PortID)
    116c:	89 81       	ldd	r24, Y+1	; 0x01
    116e:	28 2f       	mov	r18, r24
    1170:	30 e0       	ldi	r19, 0x00	; 0
    1172:	3c 83       	std	Y+4, r19	; 0x04
    1174:	2b 83       	std	Y+3, r18	; 0x03
    1176:	8b 81       	ldd	r24, Y+3	; 0x03
    1178:	9c 81       	ldd	r25, Y+4	; 0x04
    117a:	82 30       	cpi	r24, 0x02	; 2
    117c:	91 05       	cpc	r25, r1
    117e:	29 f1       	breq	.+74     	; 0x11ca <Dio_SetPortDirection+0x6e>
    1180:	2b 81       	ldd	r18, Y+3	; 0x03
    1182:	3c 81       	ldd	r19, Y+4	; 0x04
    1184:	23 30       	cpi	r18, 0x03	; 3
    1186:	31 05       	cpc	r19, r1
    1188:	34 f4       	brge	.+12     	; 0x1196 <Dio_SetPortDirection+0x3a>
    118a:	8b 81       	ldd	r24, Y+3	; 0x03
    118c:	9c 81       	ldd	r25, Y+4	; 0x04
    118e:	81 30       	cpi	r24, 0x01	; 1
    1190:	91 05       	cpc	r25, r1
    1192:	61 f0       	breq	.+24     	; 0x11ac <Dio_SetPortDirection+0x50>
    1194:	46 c0       	rjmp	.+140    	; 0x1222 <Dio_SetPortDirection+0xc6>
    1196:	2b 81       	ldd	r18, Y+3	; 0x03
    1198:	3c 81       	ldd	r19, Y+4	; 0x04
    119a:	23 30       	cpi	r18, 0x03	; 3
    119c:	31 05       	cpc	r19, r1
    119e:	21 f1       	breq	.+72     	; 0x11e8 <Dio_SetPortDirection+0x8c>
    11a0:	8b 81       	ldd	r24, Y+3	; 0x03
    11a2:	9c 81       	ldd	r25, Y+4	; 0x04
    11a4:	84 30       	cpi	r24, 0x04	; 4
    11a6:	91 05       	cpc	r25, r1
    11a8:	71 f1       	breq	.+92     	; 0x1206 <Dio_SetPortDirection+0xaa>
    11aa:	3b c0       	rjmp	.+118    	; 0x1222 <Dio_SetPortDirection+0xc6>
  {
  case PH_PORTA:

		if(Direction == INPUT_DIRECTION) // input
    11ac:	8a 81       	ldd	r24, Y+2	; 0x02
    11ae:	88 23       	and	r24, r24
    11b0:	21 f4       	brne	.+8      	; 0x11ba <Dio_SetPortDirection+0x5e>
		{
			write_byte(reg_DDRA,0);
    11b2:	ea e3       	ldi	r30, 0x3A	; 58
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	10 82       	st	Z, r1
    11b8:	34 c0       	rjmp	.+104    	; 0x1222 <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    11ba:	8a 81       	ldd	r24, Y+2	; 0x02
    11bc:	81 30       	cpi	r24, 0x01	; 1
    11be:	89 f5       	brne	.+98     	; 0x1222 <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRA,255);
    11c0:	ea e3       	ldi	r30, 0x3A	; 58
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	8f ef       	ldi	r24, 0xFF	; 255
    11c6:	80 83       	st	Z, r24
    11c8:	2c c0       	rjmp	.+88     	; 0x1222 <Dio_SetPortDirection+0xc6>
		}


	  break;
  case PH_PORTB:
		if(Direction == INPUT_DIRECTION) // input
    11ca:	8a 81       	ldd	r24, Y+2	; 0x02
    11cc:	88 23       	and	r24, r24
    11ce:	21 f4       	brne	.+8      	; 0x11d8 <Dio_SetPortDirection+0x7c>
		{
			write_byte(reg_DDRB,0);
    11d0:	e7 e3       	ldi	r30, 0x37	; 55
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	10 82       	st	Z, r1
    11d6:	25 c0       	rjmp	.+74     	; 0x1222 <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    11d8:	8a 81       	ldd	r24, Y+2	; 0x02
    11da:	81 30       	cpi	r24, 0x01	; 1
    11dc:	11 f5       	brne	.+68     	; 0x1222 <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRB,255);
    11de:	e7 e3       	ldi	r30, 0x37	; 55
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	8f ef       	ldi	r24, 0xFF	; 255
    11e4:	80 83       	st	Z, r24
    11e6:	1d c0       	rjmp	.+58     	; 0x1222 <Dio_SetPortDirection+0xc6>
		}


	  break;
  case PH_PORTC:
		if(Direction == INPUT_DIRECTION) // input
    11e8:	8a 81       	ldd	r24, Y+2	; 0x02
    11ea:	88 23       	and	r24, r24
    11ec:	21 f4       	brne	.+8      	; 0x11f6 <Dio_SetPortDirection+0x9a>
		{
			write_byte(reg_DDRC,0);
    11ee:	e4 e3       	ldi	r30, 0x34	; 52
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	10 82       	st	Z, r1
    11f4:	16 c0       	rjmp	.+44     	; 0x1222 <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    11f6:	8a 81       	ldd	r24, Y+2	; 0x02
    11f8:	81 30       	cpi	r24, 0x01	; 1
    11fa:	99 f4       	brne	.+38     	; 0x1222 <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRC,255);
    11fc:	e4 e3       	ldi	r30, 0x34	; 52
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	8f ef       	ldi	r24, 0xFF	; 255
    1202:	80 83       	st	Z, r24
    1204:	0e c0       	rjmp	.+28     	; 0x1222 <Dio_SetPortDirection+0xc6>
		}


	  break;
  case PH_PORTD:
		if(Direction == INPUT_DIRECTION) // input
    1206:	8a 81       	ldd	r24, Y+2	; 0x02
    1208:	88 23       	and	r24, r24
    120a:	21 f4       	brne	.+8      	; 0x1214 <Dio_SetPortDirection+0xb8>
		{
			write_byte(reg_DDRD,0);
    120c:	e1 e3       	ldi	r30, 0x31	; 49
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	10 82       	st	Z, r1
    1212:	07 c0       	rjmp	.+14     	; 0x1222 <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    1214:	8a 81       	ldd	r24, Y+2	; 0x02
    1216:	81 30       	cpi	r24, 0x01	; 1
    1218:	21 f4       	brne	.+8      	; 0x1222 <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRD,255);
    121a:	e1 e3       	ldi	r30, 0x31	; 49
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	8f ef       	ldi	r24, 0xFF	; 255
    1220:	80 83       	st	Z, r24

	  break;

  }

}
    1222:	0f 90       	pop	r0
    1224:	0f 90       	pop	r0
    1226:	0f 90       	pop	r0
    1228:	0f 90       	pop	r0
    122a:	cf 91       	pop	r28
    122c:	df 91       	pop	r29
    122e:	08 95       	ret

00001230 <Dio_WritePort>:

void Dio_WritePort(u8 PH_PortID,u8 data)
 {
    1230:	df 93       	push	r29
    1232:	cf 93       	push	r28
    1234:	00 d0       	rcall	.+0      	; 0x1236 <Dio_WritePort+0x6>
    1236:	00 d0       	rcall	.+0      	; 0x1238 <Dio_WritePort+0x8>
    1238:	cd b7       	in	r28, 0x3d	; 61
    123a:	de b7       	in	r29, 0x3e	; 62
    123c:	89 83       	std	Y+1, r24	; 0x01
    123e:	6a 83       	std	Y+2, r22	; 0x02
	switch (PH_PortID)
    1240:	89 81       	ldd	r24, Y+1	; 0x01
    1242:	28 2f       	mov	r18, r24
    1244:	30 e0       	ldi	r19, 0x00	; 0
    1246:	3c 83       	std	Y+4, r19	; 0x04
    1248:	2b 83       	std	Y+3, r18	; 0x03
    124a:	8b 81       	ldd	r24, Y+3	; 0x03
    124c:	9c 81       	ldd	r25, Y+4	; 0x04
    124e:	82 30       	cpi	r24, 0x02	; 2
    1250:	91 05       	cpc	r25, r1
    1252:	d9 f0       	breq	.+54     	; 0x128a <Dio_WritePort+0x5a>
    1254:	2b 81       	ldd	r18, Y+3	; 0x03
    1256:	3c 81       	ldd	r19, Y+4	; 0x04
    1258:	23 30       	cpi	r18, 0x03	; 3
    125a:	31 05       	cpc	r19, r1
    125c:	34 f4       	brge	.+12     	; 0x126a <Dio_WritePort+0x3a>
    125e:	8b 81       	ldd	r24, Y+3	; 0x03
    1260:	9c 81       	ldd	r25, Y+4	; 0x04
    1262:	81 30       	cpi	r24, 0x01	; 1
    1264:	91 05       	cpc	r25, r1
    1266:	61 f0       	breq	.+24     	; 0x1280 <Dio_WritePort+0x50>
    1268:	1e c0       	rjmp	.+60     	; 0x12a6 <Dio_WritePort+0x76>
    126a:	2b 81       	ldd	r18, Y+3	; 0x03
    126c:	3c 81       	ldd	r19, Y+4	; 0x04
    126e:	23 30       	cpi	r18, 0x03	; 3
    1270:	31 05       	cpc	r19, r1
    1272:	81 f0       	breq	.+32     	; 0x1294 <Dio_WritePort+0x64>
    1274:	8b 81       	ldd	r24, Y+3	; 0x03
    1276:	9c 81       	ldd	r25, Y+4	; 0x04
    1278:	84 30       	cpi	r24, 0x04	; 4
    127a:	91 05       	cpc	r25, r1
    127c:	81 f0       	breq	.+32     	; 0x129e <Dio_WritePort+0x6e>
    127e:	13 c0       	rjmp	.+38     	; 0x12a6 <Dio_WritePort+0x76>
	  {
	  case PH_PORTA:


			    write_byte(reg_PORTA,data);
    1280:	eb e3       	ldi	r30, 0x3B	; 59
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	8a 81       	ldd	r24, Y+2	; 0x02
    1286:	80 83       	st	Z, r24
    1288:	0e c0       	rjmp	.+28     	; 0x12a6 <Dio_WritePort+0x76>

		  break;
	  case PH_PORTB:


		    write_byte(reg_PORTB,data);
    128a:	e8 e3       	ldi	r30, 0x38	; 56
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	8a 81       	ldd	r24, Y+2	; 0x02
    1290:	80 83       	st	Z, r24
    1292:	09 c0       	rjmp	.+18     	; 0x12a6 <Dio_WritePort+0x76>

		  break;
	  case PH_PORTC:


		    write_byte(reg_PORTC,data);
    1294:	e5 e3       	ldi	r30, 0x35	; 53
    1296:	f0 e0       	ldi	r31, 0x00	; 0
    1298:	8a 81       	ldd	r24, Y+2	; 0x02
    129a:	80 83       	st	Z, r24
    129c:	04 c0       	rjmp	.+8      	; 0x12a6 <Dio_WritePort+0x76>

		  break;
	  case PH_PORTD:


		    write_byte(reg_PORTD,data);
    129e:	e2 e3       	ldi	r30, 0x32	; 50
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	8a 81       	ldd	r24, Y+2	; 0x02
    12a4:	80 83       	st	Z, r24


		  break;
	  }
 }
    12a6:	0f 90       	pop	r0
    12a8:	0f 90       	pop	r0
    12aa:	0f 90       	pop	r0
    12ac:	0f 90       	pop	r0
    12ae:	cf 91       	pop	r28
    12b0:	df 91       	pop	r29
    12b2:	08 95       	ret

000012b4 <Dio_ReadPort>:

u8 Dio_ReadPort(u8 PH_PortID)
 {
    12b4:	df 93       	push	r29
    12b6:	cf 93       	push	r28
    12b8:	00 d0       	rcall	.+0      	; 0x12ba <Dio_ReadPort+0x6>
    12ba:	00 d0       	rcall	.+0      	; 0x12bc <Dio_ReadPort+0x8>
    12bc:	cd b7       	in	r28, 0x3d	; 61
    12be:	de b7       	in	r29, 0x3e	; 62
    12c0:	8a 83       	std	Y+2, r24	; 0x02
	 u8 PortLevel;
	   switch(PH_PortID)
    12c2:	8a 81       	ldd	r24, Y+2	; 0x02
    12c4:	28 2f       	mov	r18, r24
    12c6:	30 e0       	ldi	r19, 0x00	; 0
    12c8:	3c 83       	std	Y+4, r19	; 0x04
    12ca:	2b 83       	std	Y+3, r18	; 0x03
    12cc:	8b 81       	ldd	r24, Y+3	; 0x03
    12ce:	9c 81       	ldd	r25, Y+4	; 0x04
    12d0:	82 30       	cpi	r24, 0x02	; 2
    12d2:	91 05       	cpc	r25, r1
    12d4:	d9 f0       	breq	.+54     	; 0x130c <Dio_ReadPort+0x58>
    12d6:	2b 81       	ldd	r18, Y+3	; 0x03
    12d8:	3c 81       	ldd	r19, Y+4	; 0x04
    12da:	23 30       	cpi	r18, 0x03	; 3
    12dc:	31 05       	cpc	r19, r1
    12de:	34 f4       	brge	.+12     	; 0x12ec <Dio_ReadPort+0x38>
    12e0:	8b 81       	ldd	r24, Y+3	; 0x03
    12e2:	9c 81       	ldd	r25, Y+4	; 0x04
    12e4:	81 30       	cpi	r24, 0x01	; 1
    12e6:	91 05       	cpc	r25, r1
    12e8:	61 f0       	breq	.+24     	; 0x1302 <Dio_ReadPort+0x4e>
    12ea:	1e c0       	rjmp	.+60     	; 0x1328 <Dio_ReadPort+0x74>
    12ec:	2b 81       	ldd	r18, Y+3	; 0x03
    12ee:	3c 81       	ldd	r19, Y+4	; 0x04
    12f0:	23 30       	cpi	r18, 0x03	; 3
    12f2:	31 05       	cpc	r19, r1
    12f4:	81 f0       	breq	.+32     	; 0x1316 <Dio_ReadPort+0x62>
    12f6:	8b 81       	ldd	r24, Y+3	; 0x03
    12f8:	9c 81       	ldd	r25, Y+4	; 0x04
    12fa:	84 30       	cpi	r24, 0x04	; 4
    12fc:	91 05       	cpc	r25, r1
    12fe:	81 f0       	breq	.+32     	; 0x1320 <Dio_ReadPort+0x6c>
    1300:	13 c0       	rjmp	.+38     	; 0x1328 <Dio_ReadPort+0x74>
	    {
	   case PH_PORTA:
	 	  PortLevel=read_byte(reg_PINA);
    1302:	e9 e3       	ldi	r30, 0x39	; 57
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	89 83       	std	Y+1, r24	; 0x01
    130a:	0e c0       	rjmp	.+28     	; 0x1328 <Dio_ReadPort+0x74>
	 	  break;
	   case PH_PORTB:
		   PortLevel=read_byte(reg_PINB);
    130c:	e6 e3       	ldi	r30, 0x36	; 54
    130e:	f0 e0       	ldi	r31, 0x00	; 0
    1310:	80 81       	ld	r24, Z
    1312:	89 83       	std	Y+1, r24	; 0x01
    1314:	09 c0       	rjmp	.+18     	; 0x1328 <Dio_ReadPort+0x74>
	 	  break;
	   case PH_PORTC:
		   PortLevel=read_byte(reg_PINC);
    1316:	e3 e3       	ldi	r30, 0x33	; 51
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	80 81       	ld	r24, Z
    131c:	89 83       	std	Y+1, r24	; 0x01
    131e:	04 c0       	rjmp	.+8      	; 0x1328 <Dio_ReadPort+0x74>
	 	  break;
	   case PH_PORTD:
		   PortLevel=read_byte(reg_PIND);
    1320:	e0 e3       	ldi	r30, 0x30	; 48
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	89 83       	std	Y+1, r24	; 0x01
	 	  break;
	    }
	   return PortLevel;
    1328:	89 81       	ldd	r24, Y+1	; 0x01

 }
    132a:	0f 90       	pop	r0
    132c:	0f 90       	pop	r0
    132e:	0f 90       	pop	r0
    1330:	0f 90       	pop	r0
    1332:	cf 91       	pop	r28
    1334:	df 91       	pop	r29
    1336:	08 95       	ret

00001338 <Dio_ActivatePinPullupResistor>:

void Dio_ActivatePinPullupResistor(u8 PH_PortID,u8 PH_PinID)
{
    1338:	df 93       	push	r29
    133a:	cf 93       	push	r28
    133c:	00 d0       	rcall	.+0      	; 0x133e <Dio_ActivatePinPullupResistor+0x6>
    133e:	00 d0       	rcall	.+0      	; 0x1340 <Dio_ActivatePinPullupResistor+0x8>
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
    1344:	89 83       	std	Y+1, r24	; 0x01
    1346:	6a 83       	std	Y+2, r22	; 0x02
	  switch(PH_PortID)
    1348:	89 81       	ldd	r24, Y+1	; 0x01
    134a:	28 2f       	mov	r18, r24
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	3c 83       	std	Y+4, r19	; 0x04
    1350:	2b 83       	std	Y+3, r18	; 0x03
    1352:	8b 81       	ldd	r24, Y+3	; 0x03
    1354:	9c 81       	ldd	r25, Y+4	; 0x04
    1356:	82 30       	cpi	r24, 0x02	; 2
    1358:	91 05       	cpc	r25, r1
    135a:	09 f4       	brne	.+2      	; 0x135e <Dio_ActivatePinPullupResistor+0x26>
    135c:	46 c0       	rjmp	.+140    	; 0x13ea <Dio_ActivatePinPullupResistor+0xb2>
    135e:	2b 81       	ldd	r18, Y+3	; 0x03
    1360:	3c 81       	ldd	r19, Y+4	; 0x04
    1362:	23 30       	cpi	r18, 0x03	; 3
    1364:	31 05       	cpc	r19, r1
    1366:	34 f4       	brge	.+12     	; 0x1374 <Dio_ActivatePinPullupResistor+0x3c>
    1368:	8b 81       	ldd	r24, Y+3	; 0x03
    136a:	9c 81       	ldd	r25, Y+4	; 0x04
    136c:	81 30       	cpi	r24, 0x01	; 1
    136e:	91 05       	cpc	r25, r1
    1370:	71 f0       	breq	.+28     	; 0x138e <Dio_ActivatePinPullupResistor+0x56>
    1372:	c4 c0       	rjmp	.+392    	; 0x14fc <Dio_ActivatePinPullupResistor+0x1c4>
    1374:	2b 81       	ldd	r18, Y+3	; 0x03
    1376:	3c 81       	ldd	r19, Y+4	; 0x04
    1378:	23 30       	cpi	r18, 0x03	; 3
    137a:	31 05       	cpc	r19, r1
    137c:	09 f4       	brne	.+2      	; 0x1380 <Dio_ActivatePinPullupResistor+0x48>
    137e:	63 c0       	rjmp	.+198    	; 0x1446 <Dio_ActivatePinPullupResistor+0x10e>
    1380:	8b 81       	ldd	r24, Y+3	; 0x03
    1382:	9c 81       	ldd	r25, Y+4	; 0x04
    1384:	84 30       	cpi	r24, 0x04	; 4
    1386:	91 05       	cpc	r25, r1
    1388:	09 f4       	brne	.+2      	; 0x138c <Dio_ActivatePinPullupResistor+0x54>
    138a:	8b c0       	rjmp	.+278    	; 0x14a2 <Dio_ActivatePinPullupResistor+0x16a>
    138c:	b7 c0       	rjmp	.+366    	; 0x14fc <Dio_ActivatePinPullupResistor+0x1c4>
		    {
		   case PH_PORTA:
                 clear_bit(reg_DDRA,PH_PinID);
    138e:	aa e3       	ldi	r26, 0x3A	; 58
    1390:	b0 e0       	ldi	r27, 0x00	; 0
    1392:	ea e3       	ldi	r30, 0x3A	; 58
    1394:	f0 e0       	ldi	r31, 0x00	; 0
    1396:	80 81       	ld	r24, Z
    1398:	48 2f       	mov	r20, r24
    139a:	8a 81       	ldd	r24, Y+2	; 0x02
    139c:	28 2f       	mov	r18, r24
    139e:	30 e0       	ldi	r19, 0x00	; 0
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <Dio_ActivatePinPullupResistor+0x72>
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	2a 95       	dec	r18
    13ac:	e2 f7       	brpl	.-8      	; 0x13a6 <Dio_ActivatePinPullupResistor+0x6e>
    13ae:	80 95       	com	r24
    13b0:	84 23       	and	r24, r20
    13b2:	8c 93       	st	X, r24
                 clear_bit(reg_SFIOR,2);
    13b4:	a0 e5       	ldi	r26, 0x50	; 80
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e0 e5       	ldi	r30, 0x50	; 80
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	8b 7f       	andi	r24, 0xFB	; 251
    13c0:	8c 93       	st	X, r24
                 set_bit(reg_PORTA,PH_PinID);
    13c2:	ab e3       	ldi	r26, 0x3B	; 59
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	eb e3       	ldi	r30, 0x3B	; 59
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	48 2f       	mov	r20, r24
    13ce:	8a 81       	ldd	r24, Y+2	; 0x02
    13d0:	28 2f       	mov	r18, r24
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	81 e0       	ldi	r24, 0x01	; 1
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	02 2e       	mov	r0, r18
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <Dio_ActivatePinPullupResistor+0xa8>
    13dc:	88 0f       	add	r24, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	0a 94       	dec	r0
    13e2:	e2 f7       	brpl	.-8      	; 0x13dc <Dio_ActivatePinPullupResistor+0xa4>
    13e4:	84 2b       	or	r24, r20
    13e6:	8c 93       	st	X, r24
    13e8:	89 c0       	rjmp	.+274    	; 0x14fc <Dio_ActivatePinPullupResistor+0x1c4>

		 	  break;
		   case PH_PORTB:
               clear_bit(reg_DDRB,PH_PinID);
    13ea:	a7 e3       	ldi	r26, 0x37	; 55
    13ec:	b0 e0       	ldi	r27, 0x00	; 0
    13ee:	e7 e3       	ldi	r30, 0x37	; 55
    13f0:	f0 e0       	ldi	r31, 0x00	; 0
    13f2:	80 81       	ld	r24, Z
    13f4:	48 2f       	mov	r20, r24
    13f6:	8a 81       	ldd	r24, Y+2	; 0x02
    13f8:	28 2f       	mov	r18, r24
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	81 e0       	ldi	r24, 0x01	; 1
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	02 c0       	rjmp	.+4      	; 0x1406 <Dio_ActivatePinPullupResistor+0xce>
    1402:	88 0f       	add	r24, r24
    1404:	99 1f       	adc	r25, r25
    1406:	2a 95       	dec	r18
    1408:	e2 f7       	brpl	.-8      	; 0x1402 <Dio_ActivatePinPullupResistor+0xca>
    140a:	80 95       	com	r24
    140c:	84 23       	and	r24, r20
    140e:	8c 93       	st	X, r24
               clear_bit(reg_SFIOR,2);
    1410:	a0 e5       	ldi	r26, 0x50	; 80
    1412:	b0 e0       	ldi	r27, 0x00	; 0
    1414:	e0 e5       	ldi	r30, 0x50	; 80
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	8b 7f       	andi	r24, 0xFB	; 251
    141c:	8c 93       	st	X, r24
               set_bit(reg_PORTB,PH_PinID);
    141e:	a8 e3       	ldi	r26, 0x38	; 56
    1420:	b0 e0       	ldi	r27, 0x00	; 0
    1422:	e8 e3       	ldi	r30, 0x38	; 56
    1424:	f0 e0       	ldi	r31, 0x00	; 0
    1426:	80 81       	ld	r24, Z
    1428:	48 2f       	mov	r20, r24
    142a:	8a 81       	ldd	r24, Y+2	; 0x02
    142c:	28 2f       	mov	r18, r24
    142e:	30 e0       	ldi	r19, 0x00	; 0
    1430:	81 e0       	ldi	r24, 0x01	; 1
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	02 2e       	mov	r0, r18
    1436:	02 c0       	rjmp	.+4      	; 0x143c <Dio_ActivatePinPullupResistor+0x104>
    1438:	88 0f       	add	r24, r24
    143a:	99 1f       	adc	r25, r25
    143c:	0a 94       	dec	r0
    143e:	e2 f7       	brpl	.-8      	; 0x1438 <Dio_ActivatePinPullupResistor+0x100>
    1440:	84 2b       	or	r24, r20
    1442:	8c 93       	st	X, r24
    1444:	5b c0       	rjmp	.+182    	; 0x14fc <Dio_ActivatePinPullupResistor+0x1c4>

			   break;
		   case PH_PORTC:
               clear_bit(reg_DDRC,PH_PinID);
    1446:	a4 e3       	ldi	r26, 0x34	; 52
    1448:	b0 e0       	ldi	r27, 0x00	; 0
    144a:	e4 e3       	ldi	r30, 0x34	; 52
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	48 2f       	mov	r20, r24
    1452:	8a 81       	ldd	r24, Y+2	; 0x02
    1454:	28 2f       	mov	r18, r24
    1456:	30 e0       	ldi	r19, 0x00	; 0
    1458:	81 e0       	ldi	r24, 0x01	; 1
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	02 c0       	rjmp	.+4      	; 0x1462 <Dio_ActivatePinPullupResistor+0x12a>
    145e:	88 0f       	add	r24, r24
    1460:	99 1f       	adc	r25, r25
    1462:	2a 95       	dec	r18
    1464:	e2 f7       	brpl	.-8      	; 0x145e <Dio_ActivatePinPullupResistor+0x126>
    1466:	80 95       	com	r24
    1468:	84 23       	and	r24, r20
    146a:	8c 93       	st	X, r24
               clear_bit(reg_SFIOR,2);
    146c:	a0 e5       	ldi	r26, 0x50	; 80
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	e0 e5       	ldi	r30, 0x50	; 80
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	8b 7f       	andi	r24, 0xFB	; 251
    1478:	8c 93       	st	X, r24
               set_bit(reg_PORTC,PH_PinID);
    147a:	a5 e3       	ldi	r26, 0x35	; 53
    147c:	b0 e0       	ldi	r27, 0x00	; 0
    147e:	e5 e3       	ldi	r30, 0x35	; 53
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	48 2f       	mov	r20, r24
    1486:	8a 81       	ldd	r24, Y+2	; 0x02
    1488:	28 2f       	mov	r18, r24
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	81 e0       	ldi	r24, 0x01	; 1
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	02 2e       	mov	r0, r18
    1492:	02 c0       	rjmp	.+4      	; 0x1498 <Dio_ActivatePinPullupResistor+0x160>
    1494:	88 0f       	add	r24, r24
    1496:	99 1f       	adc	r25, r25
    1498:	0a 94       	dec	r0
    149a:	e2 f7       	brpl	.-8      	; 0x1494 <Dio_ActivatePinPullupResistor+0x15c>
    149c:	84 2b       	or	r24, r20
    149e:	8c 93       	st	X, r24
    14a0:	2d c0       	rjmp	.+90     	; 0x14fc <Dio_ActivatePinPullupResistor+0x1c4>
			   break;
		   case PH_PORTD:
               clear_bit(reg_DDRD,PH_PinID);
    14a2:	a1 e3       	ldi	r26, 0x31	; 49
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	e1 e3       	ldi	r30, 0x31	; 49
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	80 81       	ld	r24, Z
    14ac:	48 2f       	mov	r20, r24
    14ae:	8a 81       	ldd	r24, Y+2	; 0x02
    14b0:	28 2f       	mov	r18, r24
    14b2:	30 e0       	ldi	r19, 0x00	; 0
    14b4:	81 e0       	ldi	r24, 0x01	; 1
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <Dio_ActivatePinPullupResistor+0x186>
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	2a 95       	dec	r18
    14c0:	e2 f7       	brpl	.-8      	; 0x14ba <Dio_ActivatePinPullupResistor+0x182>
    14c2:	80 95       	com	r24
    14c4:	84 23       	and	r24, r20
    14c6:	8c 93       	st	X, r24
               clear_bit(reg_SFIOR,2);
    14c8:	a0 e5       	ldi	r26, 0x50	; 80
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	e0 e5       	ldi	r30, 0x50	; 80
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	8b 7f       	andi	r24, 0xFB	; 251
    14d4:	8c 93       	st	X, r24
               set_bit(reg_PORTD,PH_PinID);
    14d6:	a2 e3       	ldi	r26, 0x32	; 50
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	e2 e3       	ldi	r30, 0x32	; 50
    14dc:	f0 e0       	ldi	r31, 0x00	; 0
    14de:	80 81       	ld	r24, Z
    14e0:	48 2f       	mov	r20, r24
    14e2:	8a 81       	ldd	r24, Y+2	; 0x02
    14e4:	28 2f       	mov	r18, r24
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	81 e0       	ldi	r24, 0x01	; 1
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	02 2e       	mov	r0, r18
    14ee:	02 c0       	rjmp	.+4      	; 0x14f4 <Dio_ActivatePinPullupResistor+0x1bc>
    14f0:	88 0f       	add	r24, r24
    14f2:	99 1f       	adc	r25, r25
    14f4:	0a 94       	dec	r0
    14f6:	e2 f7       	brpl	.-8      	; 0x14f0 <Dio_ActivatePinPullupResistor+0x1b8>
    14f8:	84 2b       	or	r24, r20
    14fa:	8c 93       	st	X, r24

			   break;
		    }
}
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	cf 91       	pop	r28
    1506:	df 91       	pop	r29
    1508:	08 95       	ret

0000150a <Dio_ActivatePortPullupResistor>:

void Dio_ActivatePortPullupResistor(u8 PH_PortID)
{
    150a:	df 93       	push	r29
    150c:	cf 93       	push	r28
    150e:	00 d0       	rcall	.+0      	; 0x1510 <Dio_ActivatePortPullupResistor+0x6>
    1510:	0f 92       	push	r0
    1512:	cd b7       	in	r28, 0x3d	; 61
    1514:	de b7       	in	r29, 0x3e	; 62
    1516:	89 83       	std	Y+1, r24	; 0x01
	switch(PH_PortID)
    1518:	89 81       	ldd	r24, Y+1	; 0x01
    151a:	28 2f       	mov	r18, r24
    151c:	30 e0       	ldi	r19, 0x00	; 0
    151e:	3b 83       	std	Y+3, r19	; 0x03
    1520:	2a 83       	std	Y+2, r18	; 0x02
    1522:	8a 81       	ldd	r24, Y+2	; 0x02
    1524:	9b 81       	ldd	r25, Y+3	; 0x03
    1526:	82 30       	cpi	r24, 0x02	; 2
    1528:	91 05       	cpc	r25, r1
    152a:	21 f1       	breq	.+72     	; 0x1574 <Dio_ActivatePortPullupResistor+0x6a>
    152c:	2a 81       	ldd	r18, Y+2	; 0x02
    152e:	3b 81       	ldd	r19, Y+3	; 0x03
    1530:	23 30       	cpi	r18, 0x03	; 3
    1532:	31 05       	cpc	r19, r1
    1534:	34 f4       	brge	.+12     	; 0x1542 <Dio_ActivatePortPullupResistor+0x38>
    1536:	8a 81       	ldd	r24, Y+2	; 0x02
    1538:	9b 81       	ldd	r25, Y+3	; 0x03
    153a:	81 30       	cpi	r24, 0x01	; 1
    153c:	91 05       	cpc	r25, r1
    153e:	61 f0       	breq	.+24     	; 0x1558 <Dio_ActivatePortPullupResistor+0x4e>
    1540:	42 c0       	rjmp	.+132    	; 0x15c6 <Dio_ActivatePortPullupResistor+0xbc>
    1542:	2a 81       	ldd	r18, Y+2	; 0x02
    1544:	3b 81       	ldd	r19, Y+3	; 0x03
    1546:	23 30       	cpi	r18, 0x03	; 3
    1548:	31 05       	cpc	r19, r1
    154a:	11 f1       	breq	.+68     	; 0x1590 <Dio_ActivatePortPullupResistor+0x86>
    154c:	8a 81       	ldd	r24, Y+2	; 0x02
    154e:	9b 81       	ldd	r25, Y+3	; 0x03
    1550:	84 30       	cpi	r24, 0x04	; 4
    1552:	91 05       	cpc	r25, r1
    1554:	59 f1       	breq	.+86     	; 0x15ac <Dio_ActivatePortPullupResistor+0xa2>
    1556:	37 c0       	rjmp	.+110    	; 0x15c6 <Dio_ActivatePortPullupResistor+0xbc>
			    {
			   case PH_PORTA:
				   write_byte(reg_DDRA,0);
    1558:	ea e3       	ldi	r30, 0x3A	; 58
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    155e:	a0 e5       	ldi	r26, 0x50	; 80
    1560:	b0 e0       	ldi	r27, 0x00	; 0
    1562:	e0 e5       	ldi	r30, 0x50	; 80
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	80 81       	ld	r24, Z
    1568:	8b 7f       	andi	r24, 0xFB	; 251
    156a:	8c 93       	st	X, r24
	                write_byte(reg_PORTA,0);
    156c:	eb e3       	ldi	r30, 0x3B	; 59
    156e:	f0 e0       	ldi	r31, 0x00	; 0
    1570:	10 82       	st	Z, r1
    1572:	29 c0       	rjmp	.+82     	; 0x15c6 <Dio_ActivatePortPullupResistor+0xbc>

			 	  break;
			   case PH_PORTB:
				   write_byte(reg_DDRB,0);
    1574:	e7 e3       	ldi	r30, 0x37	; 55
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    157a:	a0 e5       	ldi	r26, 0x50	; 80
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	e0 e5       	ldi	r30, 0x50	; 80
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	8b 7f       	andi	r24, 0xFB	; 251
    1586:	8c 93       	st	X, r24
	                write_byte(reg_PORTB,0);
    1588:	e8 e3       	ldi	r30, 0x38	; 56
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	10 82       	st	Z, r1
    158e:	1b c0       	rjmp	.+54     	; 0x15c6 <Dio_ActivatePortPullupResistor+0xbc>

				   break;
			   case PH_PORTC:
				   write_byte(reg_DDRC,0);
    1590:	e4 e3       	ldi	r30, 0x34	; 52
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    1596:	a0 e5       	ldi	r26, 0x50	; 80
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	e0 e5       	ldi	r30, 0x50	; 80
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	8b 7f       	andi	r24, 0xFB	; 251
    15a2:	8c 93       	st	X, r24
	                write_byte(reg_PORTC,0);
    15a4:	e5 e3       	ldi	r30, 0x35	; 53
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	10 82       	st	Z, r1
    15aa:	0d c0       	rjmp	.+26     	; 0x15c6 <Dio_ActivatePortPullupResistor+0xbc>
				   break;
			   case PH_PORTD:
				   write_byte(reg_DDRD,0);
    15ac:	e1 e3       	ldi	r30, 0x31	; 49
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    15b2:	a0 e5       	ldi	r26, 0x50	; 80
    15b4:	b0 e0       	ldi	r27, 0x00	; 0
    15b6:	e0 e5       	ldi	r30, 0x50	; 80
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	8b 7f       	andi	r24, 0xFB	; 251
    15be:	8c 93       	st	X, r24
	                write_byte(reg_PORTD,0);
    15c0:	e2 e3       	ldi	r30, 0x32	; 50
    15c2:	f0 e0       	ldi	r31, 0x00	; 0
    15c4:	10 82       	st	Z, r1

				   break;
			    }

	}
    15c6:	0f 90       	pop	r0
    15c8:	0f 90       	pop	r0
    15ca:	0f 90       	pop	r0
    15cc:	cf 91       	pop	r28
    15ce:	df 91       	pop	r29
    15d0:	08 95       	ret

000015d2 <Dio_TogglePin>:

void Dio_TogglePin(u8 PH_PortID,u8 PH_PinID)
{
    15d2:	df 93       	push	r29
    15d4:	cf 93       	push	r28
    15d6:	00 d0       	rcall	.+0      	; 0x15d8 <Dio_TogglePin+0x6>
    15d8:	00 d0       	rcall	.+0      	; 0x15da <Dio_TogglePin+0x8>
    15da:	cd b7       	in	r28, 0x3d	; 61
    15dc:	de b7       	in	r29, 0x3e	; 62
    15de:	89 83       	std	Y+1, r24	; 0x01
    15e0:	6a 83       	std	Y+2, r22	; 0x02
	switch(PH_PortID)
    15e2:	89 81       	ldd	r24, Y+1	; 0x01
    15e4:	28 2f       	mov	r18, r24
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	3c 83       	std	Y+4, r19	; 0x04
    15ea:	2b 83       	std	Y+3, r18	; 0x03
    15ec:	8b 81       	ldd	r24, Y+3	; 0x03
    15ee:	9c 81       	ldd	r25, Y+4	; 0x04
    15f0:	82 30       	cpi	r24, 0x02	; 2
    15f2:	91 05       	cpc	r25, r1
    15f4:	09 f4       	brne	.+2      	; 0x15f8 <Dio_TogglePin+0x26>
    15f6:	3e c0       	rjmp	.+124    	; 0x1674 <Dio_TogglePin+0xa2>
    15f8:	2b 81       	ldd	r18, Y+3	; 0x03
    15fa:	3c 81       	ldd	r19, Y+4	; 0x04
    15fc:	23 30       	cpi	r18, 0x03	; 3
    15fe:	31 05       	cpc	r19, r1
    1600:	34 f4       	brge	.+12     	; 0x160e <Dio_TogglePin+0x3c>
    1602:	8b 81       	ldd	r24, Y+3	; 0x03
    1604:	9c 81       	ldd	r25, Y+4	; 0x04
    1606:	81 30       	cpi	r24, 0x01	; 1
    1608:	91 05       	cpc	r25, r1
    160a:	71 f0       	breq	.+28     	; 0x1628 <Dio_TogglePin+0x56>
    160c:	a4 c0       	rjmp	.+328    	; 0x1756 <Dio_TogglePin+0x184>
    160e:	2b 81       	ldd	r18, Y+3	; 0x03
    1610:	3c 81       	ldd	r19, Y+4	; 0x04
    1612:	23 30       	cpi	r18, 0x03	; 3
    1614:	31 05       	cpc	r19, r1
    1616:	09 f4       	brne	.+2      	; 0x161a <Dio_TogglePin+0x48>
    1618:	53 c0       	rjmp	.+166    	; 0x16c0 <Dio_TogglePin+0xee>
    161a:	8b 81       	ldd	r24, Y+3	; 0x03
    161c:	9c 81       	ldd	r25, Y+4	; 0x04
    161e:	84 30       	cpi	r24, 0x04	; 4
    1620:	91 05       	cpc	r25, r1
    1622:	09 f4       	brne	.+2      	; 0x1626 <Dio_TogglePin+0x54>
    1624:	73 c0       	rjmp	.+230    	; 0x170c <Dio_TogglePin+0x13a>
    1626:	97 c0       	rjmp	.+302    	; 0x1756 <Dio_TogglePin+0x184>
			    {
			   case PH_PORTA:
				    set_bit(reg_DDRA,PH_PinID);
    1628:	aa e3       	ldi	r26, 0x3A	; 58
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	ea e3       	ldi	r30, 0x3A	; 58
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	80 81       	ld	r24, Z
    1632:	48 2f       	mov	r20, r24
    1634:	8a 81       	ldd	r24, Y+2	; 0x02
    1636:	28 2f       	mov	r18, r24
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	81 e0       	ldi	r24, 0x01	; 1
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	02 c0       	rjmp	.+4      	; 0x1644 <Dio_TogglePin+0x72>
    1640:	88 0f       	add	r24, r24
    1642:	99 1f       	adc	r25, r25
    1644:	2a 95       	dec	r18
    1646:	e2 f7       	brpl	.-8      	; 0x1640 <Dio_TogglePin+0x6e>
    1648:	84 2b       	or	r24, r20
    164a:	8c 93       	st	X, r24
					toggle_bit(reg_PORTA,PH_PinID);
    164c:	ab e3       	ldi	r26, 0x3B	; 59
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	eb e3       	ldi	r30, 0x3B	; 59
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	48 2f       	mov	r20, r24
    1658:	8a 81       	ldd	r24, Y+2	; 0x02
    165a:	28 2f       	mov	r18, r24
    165c:	30 e0       	ldi	r19, 0x00	; 0
    165e:	81 e0       	ldi	r24, 0x01	; 1
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	02 2e       	mov	r0, r18
    1664:	02 c0       	rjmp	.+4      	; 0x166a <Dio_TogglePin+0x98>
    1666:	88 0f       	add	r24, r24
    1668:	99 1f       	adc	r25, r25
    166a:	0a 94       	dec	r0
    166c:	e2 f7       	brpl	.-8      	; 0x1666 <Dio_TogglePin+0x94>
    166e:	84 27       	eor	r24, r20
    1670:	8c 93       	st	X, r24
    1672:	71 c0       	rjmp	.+226    	; 0x1756 <Dio_TogglePin+0x184>

			 	  break;
			   case PH_PORTB:
				    set_bit(reg_DDRB,PH_PinID);
    1674:	a7 e3       	ldi	r26, 0x37	; 55
    1676:	b0 e0       	ldi	r27, 0x00	; 0
    1678:	e7 e3       	ldi	r30, 0x37	; 55
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	80 81       	ld	r24, Z
    167e:	48 2f       	mov	r20, r24
    1680:	8a 81       	ldd	r24, Y+2	; 0x02
    1682:	28 2f       	mov	r18, r24
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	81 e0       	ldi	r24, 0x01	; 1
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	02 c0       	rjmp	.+4      	; 0x1690 <Dio_TogglePin+0xbe>
    168c:	88 0f       	add	r24, r24
    168e:	99 1f       	adc	r25, r25
    1690:	2a 95       	dec	r18
    1692:	e2 f7       	brpl	.-8      	; 0x168c <Dio_TogglePin+0xba>
    1694:	84 2b       	or	r24, r20
    1696:	8c 93       	st	X, r24
					toggle_bit(reg_PORTB,PH_PinID);
    1698:	a8 e3       	ldi	r26, 0x38	; 56
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	e8 e3       	ldi	r30, 0x38	; 56
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	48 2f       	mov	r20, r24
    16a4:	8a 81       	ldd	r24, Y+2	; 0x02
    16a6:	28 2f       	mov	r18, r24
    16a8:	30 e0       	ldi	r19, 0x00	; 0
    16aa:	81 e0       	ldi	r24, 0x01	; 1
    16ac:	90 e0       	ldi	r25, 0x00	; 0
    16ae:	02 2e       	mov	r0, r18
    16b0:	02 c0       	rjmp	.+4      	; 0x16b6 <Dio_TogglePin+0xe4>
    16b2:	88 0f       	add	r24, r24
    16b4:	99 1f       	adc	r25, r25
    16b6:	0a 94       	dec	r0
    16b8:	e2 f7       	brpl	.-8      	; 0x16b2 <Dio_TogglePin+0xe0>
    16ba:	84 27       	eor	r24, r20
    16bc:	8c 93       	st	X, r24
    16be:	4b c0       	rjmp	.+150    	; 0x1756 <Dio_TogglePin+0x184>
				   break;
			   case PH_PORTC:
				    set_bit(reg_DDRC,PH_PinID);
    16c0:	a4 e3       	ldi	r26, 0x34	; 52
    16c2:	b0 e0       	ldi	r27, 0x00	; 0
    16c4:	e4 e3       	ldi	r30, 0x34	; 52
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	48 2f       	mov	r20, r24
    16cc:	8a 81       	ldd	r24, Y+2	; 0x02
    16ce:	28 2f       	mov	r18, r24
    16d0:	30 e0       	ldi	r19, 0x00	; 0
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	02 c0       	rjmp	.+4      	; 0x16dc <Dio_TogglePin+0x10a>
    16d8:	88 0f       	add	r24, r24
    16da:	99 1f       	adc	r25, r25
    16dc:	2a 95       	dec	r18
    16de:	e2 f7       	brpl	.-8      	; 0x16d8 <Dio_TogglePin+0x106>
    16e0:	84 2b       	or	r24, r20
    16e2:	8c 93       	st	X, r24
					toggle_bit(reg_PORTC,PH_PinID);
    16e4:	a5 e3       	ldi	r26, 0x35	; 53
    16e6:	b0 e0       	ldi	r27, 0x00	; 0
    16e8:	e5 e3       	ldi	r30, 0x35	; 53
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	80 81       	ld	r24, Z
    16ee:	48 2f       	mov	r20, r24
    16f0:	8a 81       	ldd	r24, Y+2	; 0x02
    16f2:	28 2f       	mov	r18, r24
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	81 e0       	ldi	r24, 0x01	; 1
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	02 2e       	mov	r0, r18
    16fc:	02 c0       	rjmp	.+4      	; 0x1702 <Dio_TogglePin+0x130>
    16fe:	88 0f       	add	r24, r24
    1700:	99 1f       	adc	r25, r25
    1702:	0a 94       	dec	r0
    1704:	e2 f7       	brpl	.-8      	; 0x16fe <Dio_TogglePin+0x12c>
    1706:	84 27       	eor	r24, r20
    1708:	8c 93       	st	X, r24
    170a:	25 c0       	rjmp	.+74     	; 0x1756 <Dio_TogglePin+0x184>
				   break;
			   case PH_PORTD:
				    set_bit(reg_DDRD,PH_PinID);
    170c:	a1 e3       	ldi	r26, 0x31	; 49
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	e1 e3       	ldi	r30, 0x31	; 49
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	48 2f       	mov	r20, r24
    1718:	8a 81       	ldd	r24, Y+2	; 0x02
    171a:	28 2f       	mov	r18, r24
    171c:	30 e0       	ldi	r19, 0x00	; 0
    171e:	81 e0       	ldi	r24, 0x01	; 1
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	02 c0       	rjmp	.+4      	; 0x1728 <Dio_TogglePin+0x156>
    1724:	88 0f       	add	r24, r24
    1726:	99 1f       	adc	r25, r25
    1728:	2a 95       	dec	r18
    172a:	e2 f7       	brpl	.-8      	; 0x1724 <Dio_TogglePin+0x152>
    172c:	84 2b       	or	r24, r20
    172e:	8c 93       	st	X, r24
					toggle_bit(reg_PORTD,PH_PinID);
    1730:	a2 e3       	ldi	r26, 0x32	; 50
    1732:	b0 e0       	ldi	r27, 0x00	; 0
    1734:	e2 e3       	ldi	r30, 0x32	; 50
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	80 81       	ld	r24, Z
    173a:	48 2f       	mov	r20, r24
    173c:	8a 81       	ldd	r24, Y+2	; 0x02
    173e:	28 2f       	mov	r18, r24
    1740:	30 e0       	ldi	r19, 0x00	; 0
    1742:	81 e0       	ldi	r24, 0x01	; 1
    1744:	90 e0       	ldi	r25, 0x00	; 0
    1746:	02 2e       	mov	r0, r18
    1748:	02 c0       	rjmp	.+4      	; 0x174e <Dio_TogglePin+0x17c>
    174a:	88 0f       	add	r24, r24
    174c:	99 1f       	adc	r25, r25
    174e:	0a 94       	dec	r0
    1750:	e2 f7       	brpl	.-8      	; 0x174a <Dio_TogglePin+0x178>
    1752:	84 27       	eor	r24, r20
    1754:	8c 93       	st	X, r24

				   break;
			    }

}
    1756:	0f 90       	pop	r0
    1758:	0f 90       	pop	r0
    175a:	0f 90       	pop	r0
    175c:	0f 90       	pop	r0
    175e:	cf 91       	pop	r28
    1760:	df 91       	pop	r29
    1762:	08 95       	ret

00001764 <Dio_TogglePort>:

void Dio_TogglePort(u8 PH_PortID)
{
    1764:	df 93       	push	r29
    1766:	cf 93       	push	r28
    1768:	00 d0       	rcall	.+0      	; 0x176a <Dio_TogglePort+0x6>
    176a:	0f 92       	push	r0
    176c:	cd b7       	in	r28, 0x3d	; 61
    176e:	de b7       	in	r29, 0x3e	; 62
    1770:	89 83       	std	Y+1, r24	; 0x01
	switch(PH_PortID)
    1772:	89 81       	ldd	r24, Y+1	; 0x01
    1774:	28 2f       	mov	r18, r24
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	3b 83       	std	Y+3, r19	; 0x03
    177a:	2a 83       	std	Y+2, r18	; 0x02
    177c:	8a 81       	ldd	r24, Y+2	; 0x02
    177e:	9b 81       	ldd	r25, Y+3	; 0x03
    1780:	82 30       	cpi	r24, 0x02	; 2
    1782:	91 05       	cpc	r25, r1
    1784:	11 f1       	breq	.+68     	; 0x17ca <Dio_TogglePort+0x66>
    1786:	2a 81       	ldd	r18, Y+2	; 0x02
    1788:	3b 81       	ldd	r19, Y+3	; 0x03
    178a:	23 30       	cpi	r18, 0x03	; 3
    178c:	31 05       	cpc	r19, r1
    178e:	34 f4       	brge	.+12     	; 0x179c <Dio_TogglePort+0x38>
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	9b 81       	ldd	r25, Y+3	; 0x03
    1794:	81 30       	cpi	r24, 0x01	; 1
    1796:	91 05       	cpc	r25, r1
    1798:	61 f0       	breq	.+24     	; 0x17b2 <Dio_TogglePort+0x4e>
    179a:	3a c0       	rjmp	.+116    	; 0x1810 <Dio_TogglePort+0xac>
    179c:	2a 81       	ldd	r18, Y+2	; 0x02
    179e:	3b 81       	ldd	r19, Y+3	; 0x03
    17a0:	23 30       	cpi	r18, 0x03	; 3
    17a2:	31 05       	cpc	r19, r1
    17a4:	f1 f0       	breq	.+60     	; 0x17e2 <Dio_TogglePort+0x7e>
    17a6:	8a 81       	ldd	r24, Y+2	; 0x02
    17a8:	9b 81       	ldd	r25, Y+3	; 0x03
    17aa:	84 30       	cpi	r24, 0x04	; 4
    17ac:	91 05       	cpc	r25, r1
    17ae:	29 f1       	breq	.+74     	; 0x17fa <Dio_TogglePort+0x96>
    17b0:	2f c0       	rjmp	.+94     	; 0x1810 <Dio_TogglePort+0xac>
				    {
				   case PH_PORTA:
					   write_byte(reg_DDRA,255);
    17b2:	ea e3       	ldi	r30, 0x3A	; 58
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	8f ef       	ldi	r24, 0xFF	; 255
    17b8:	80 83       	st	Z, r24
						toggle_byte(reg_PORTA);
    17ba:	ab e3       	ldi	r26, 0x3B	; 59
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	eb e3       	ldi	r30, 0x3B	; 59
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	80 95       	com	r24
    17c6:	8c 93       	st	X, r24
    17c8:	23 c0       	rjmp	.+70     	; 0x1810 <Dio_TogglePort+0xac>

				 	  break;
				   case PH_PORTB:
					   write_byte(reg_DDRB,255);
    17ca:	e7 e3       	ldi	r30, 0x37	; 55
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	8f ef       	ldi	r24, 0xFF	; 255
    17d0:	80 83       	st	Z, r24
						toggle_byte(reg_PORTB);
    17d2:	a8 e3       	ldi	r26, 0x38	; 56
    17d4:	b0 e0       	ldi	r27, 0x00	; 0
    17d6:	e8 e3       	ldi	r30, 0x38	; 56
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	80 95       	com	r24
    17de:	8c 93       	st	X, r24
    17e0:	17 c0       	rjmp	.+46     	; 0x1810 <Dio_TogglePort+0xac>
					   break;
				   case PH_PORTC:
					   write_byte(reg_DDRC,255);
    17e2:	e4 e3       	ldi	r30, 0x34	; 52
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	8f ef       	ldi	r24, 0xFF	; 255
    17e8:	80 83       	st	Z, r24
						toggle_byte(reg_PORTC);
    17ea:	a5 e3       	ldi	r26, 0x35	; 53
    17ec:	b0 e0       	ldi	r27, 0x00	; 0
    17ee:	e5 e3       	ldi	r30, 0x35	; 53
    17f0:	f0 e0       	ldi	r31, 0x00	; 0
    17f2:	80 81       	ld	r24, Z
    17f4:	80 95       	com	r24
    17f6:	8c 93       	st	X, r24
    17f8:	0b c0       	rjmp	.+22     	; 0x1810 <Dio_TogglePort+0xac>
					   break;
				   case PH_PORTD:
					   write_byte(reg_DDRD,255);
    17fa:	e1 e3       	ldi	r30, 0x31	; 49
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	8f ef       	ldi	r24, 0xFF	; 255
    1800:	80 83       	st	Z, r24
						toggle_byte(reg_PORTD);
    1802:	a2 e3       	ldi	r26, 0x32	; 50
    1804:	b0 e0       	ldi	r27, 0x00	; 0
    1806:	e2 e3       	ldi	r30, 0x32	; 50
    1808:	f0 e0       	ldi	r31, 0x00	; 0
    180a:	80 81       	ld	r24, Z
    180c:	80 95       	com	r24
    180e:	8c 93       	st	X, r24

					   break;
				    }


}
    1810:	0f 90       	pop	r0
    1812:	0f 90       	pop	r0
    1814:	0f 90       	pop	r0
    1816:	cf 91       	pop	r28
    1818:	df 91       	pop	r29
    181a:	08 95       	ret

0000181c <Lcd_Init>:
#include "Lcd.h"
#include <avr/delay.h>
#include "Dio.h"

void Lcd_Init(void)
{
    181c:	0f 93       	push	r16
    181e:	1f 93       	push	r17
    1820:	df 93       	push	r29
    1822:	cf 93       	push	r28
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
    1828:	c6 54       	subi	r28, 0x46	; 70
    182a:	d0 40       	sbci	r29, 0x00	; 0
    182c:	0f b6       	in	r0, 0x3f	; 63
    182e:	f8 94       	cli
    1830:	de bf       	out	0x3e, r29	; 62
    1832:	0f be       	out	0x3f, r0	; 63
    1834:	cd bf       	out	0x3d, r28	; 61
    1836:	fe 01       	movw	r30, r28
    1838:	ed 5b       	subi	r30, 0xBD	; 189
    183a:	ff 4f       	sbci	r31, 0xFF	; 255
    183c:	80 e0       	ldi	r24, 0x00	; 0
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	a8 e4       	ldi	r26, 0x48	; 72
    1842:	b2 e4       	ldi	r27, 0x42	; 66
    1844:	80 83       	st	Z, r24
    1846:	91 83       	std	Z+1, r25	; 0x01
    1848:	a2 83       	std	Z+2, r26	; 0x02
    184a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    184c:	8e 01       	movw	r16, r28
    184e:	01 5c       	subi	r16, 0xC1	; 193
    1850:	1f 4f       	sbci	r17, 0xFF	; 255
    1852:	fe 01       	movw	r30, r28
    1854:	ed 5b       	subi	r30, 0xBD	; 189
    1856:	ff 4f       	sbci	r31, 0xFF	; 255
    1858:	60 81       	ld	r22, Z
    185a:	71 81       	ldd	r23, Z+1	; 0x01
    185c:	82 81       	ldd	r24, Z+2	; 0x02
    185e:	93 81       	ldd	r25, Z+3	; 0x03
    1860:	20 e0       	ldi	r18, 0x00	; 0
    1862:	30 e0       	ldi	r19, 0x00	; 0
    1864:	4a ef       	ldi	r20, 0xFA	; 250
    1866:	54 e4       	ldi	r21, 0x44	; 68
    1868:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    186c:	dc 01       	movw	r26, r24
    186e:	cb 01       	movw	r24, r22
    1870:	f8 01       	movw	r30, r16
    1872:	80 83       	st	Z, r24
    1874:	91 83       	std	Z+1, r25	; 0x01
    1876:	a2 83       	std	Z+2, r26	; 0x02
    1878:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    187a:	fe 01       	movw	r30, r28
    187c:	ff 96       	adiw	r30, 0x3f	; 63
    187e:	60 81       	ld	r22, Z
    1880:	71 81       	ldd	r23, Z+1	; 0x01
    1882:	82 81       	ldd	r24, Z+2	; 0x02
    1884:	93 81       	ldd	r25, Z+3	; 0x03
    1886:	20 e0       	ldi	r18, 0x00	; 0
    1888:	30 e0       	ldi	r19, 0x00	; 0
    188a:	40 e8       	ldi	r20, 0x80	; 128
    188c:	5f e3       	ldi	r21, 0x3F	; 63
    188e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1892:	88 23       	and	r24, r24
    1894:	2c f4       	brge	.+10     	; 0x18a0 <Lcd_Init+0x84>
		__ticks = 1;
    1896:	81 e0       	ldi	r24, 0x01	; 1
    1898:	90 e0       	ldi	r25, 0x00	; 0
    189a:	9e af       	std	Y+62, r25	; 0x3e
    189c:	8d af       	std	Y+61, r24	; 0x3d
    189e:	46 c0       	rjmp	.+140    	; 0x192c <Lcd_Init+0x110>
	else if (__tmp > 65535)
    18a0:	fe 01       	movw	r30, r28
    18a2:	ff 96       	adiw	r30, 0x3f	; 63
    18a4:	60 81       	ld	r22, Z
    18a6:	71 81       	ldd	r23, Z+1	; 0x01
    18a8:	82 81       	ldd	r24, Z+2	; 0x02
    18aa:	93 81       	ldd	r25, Z+3	; 0x03
    18ac:	20 e0       	ldi	r18, 0x00	; 0
    18ae:	3f ef       	ldi	r19, 0xFF	; 255
    18b0:	4f e7       	ldi	r20, 0x7F	; 127
    18b2:	57 e4       	ldi	r21, 0x47	; 71
    18b4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    18b8:	18 16       	cp	r1, r24
    18ba:	64 f5       	brge	.+88     	; 0x1914 <Lcd_Init+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18bc:	fe 01       	movw	r30, r28
    18be:	ed 5b       	subi	r30, 0xBD	; 189
    18c0:	ff 4f       	sbci	r31, 0xFF	; 255
    18c2:	60 81       	ld	r22, Z
    18c4:	71 81       	ldd	r23, Z+1	; 0x01
    18c6:	82 81       	ldd	r24, Z+2	; 0x02
    18c8:	93 81       	ldd	r25, Z+3	; 0x03
    18ca:	20 e0       	ldi	r18, 0x00	; 0
    18cc:	30 e0       	ldi	r19, 0x00	; 0
    18ce:	40 e2       	ldi	r20, 0x20	; 32
    18d0:	51 e4       	ldi	r21, 0x41	; 65
    18d2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18d6:	dc 01       	movw	r26, r24
    18d8:	cb 01       	movw	r24, r22
    18da:	bc 01       	movw	r22, r24
    18dc:	cd 01       	movw	r24, r26
    18de:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18e2:	dc 01       	movw	r26, r24
    18e4:	cb 01       	movw	r24, r22
    18e6:	9e af       	std	Y+62, r25	; 0x3e
    18e8:	8d af       	std	Y+61, r24	; 0x3d
    18ea:	0f c0       	rjmp	.+30     	; 0x190a <Lcd_Init+0xee>
    18ec:	88 ec       	ldi	r24, 0xC8	; 200
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	9c af       	std	Y+60, r25	; 0x3c
    18f2:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18f4:	8b ad       	ldd	r24, Y+59	; 0x3b
    18f6:	9c ad       	ldd	r25, Y+60	; 0x3c
    18f8:	01 97       	sbiw	r24, 0x01	; 1
    18fa:	f1 f7       	brne	.-4      	; 0x18f8 <Lcd_Init+0xdc>
    18fc:	9c af       	std	Y+60, r25	; 0x3c
    18fe:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1900:	8d ad       	ldd	r24, Y+61	; 0x3d
    1902:	9e ad       	ldd	r25, Y+62	; 0x3e
    1904:	01 97       	sbiw	r24, 0x01	; 1
    1906:	9e af       	std	Y+62, r25	; 0x3e
    1908:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    190a:	8d ad       	ldd	r24, Y+61	; 0x3d
    190c:	9e ad       	ldd	r25, Y+62	; 0x3e
    190e:	00 97       	sbiw	r24, 0x00	; 0
    1910:	69 f7       	brne	.-38     	; 0x18ec <Lcd_Init+0xd0>
    1912:	16 c0       	rjmp	.+44     	; 0x1940 <Lcd_Init+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1914:	fe 01       	movw	r30, r28
    1916:	ff 96       	adiw	r30, 0x3f	; 63
    1918:	60 81       	ld	r22, Z
    191a:	71 81       	ldd	r23, Z+1	; 0x01
    191c:	82 81       	ldd	r24, Z+2	; 0x02
    191e:	93 81       	ldd	r25, Z+3	; 0x03
    1920:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1924:	dc 01       	movw	r26, r24
    1926:	cb 01       	movw	r24, r22
    1928:	9e af       	std	Y+62, r25	; 0x3e
    192a:	8d af       	std	Y+61, r24	; 0x3d
    192c:	8d ad       	ldd	r24, Y+61	; 0x3d
    192e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1930:	9a af       	std	Y+58, r25	; 0x3a
    1932:	89 af       	std	Y+57, r24	; 0x39
    1934:	89 ad       	ldd	r24, Y+57	; 0x39
    1936:	9a ad       	ldd	r25, Y+58	; 0x3a
    1938:	01 97       	sbiw	r24, 0x01	; 1
    193a:	f1 f7       	brne	.-4      	; 0x1938 <Lcd_Init+0x11c>
    193c:	9a af       	std	Y+58, r25	; 0x3a
    193e:	89 af       	std	Y+57, r24	; 0x39
	// Wait 50 ms till LCD VDD reaches 4.5v.
	_delay_ms(50);

	// Set PORTD to output direction contains (DB0 ~ DB7).
	Dio_SetPortDirection(PH_PORTD, OUTPUT_DIRECTION);
    1940:	84 e0       	ldi	r24, 0x04	; 4
    1942:	61 e0       	ldi	r22, 0x01	; 1
    1944:	0e 94 ae 08 	call	0x115c	; 0x115c <Dio_SetPortDirection>

	Dio_SetPinDirection(PH_PORTC, PIN_0, OUTPUT_DIRECTION);  // RS pin.
    1948:	83 e0       	ldi	r24, 0x03	; 3
    194a:	60 e0       	ldi	r22, 0x00	; 0
    194c:	41 e0       	ldi	r20, 0x01	; 1
    194e:	0e 94 4f 06 	call	0xc9e	; 0xc9e <Dio_SetPinDirection>

	Dio_SetPinDirection(PH_PORTC, PIN_1, OUTPUT_DIRECTION);  // RW pin.
    1952:	83 e0       	ldi	r24, 0x03	; 3
    1954:	61 e0       	ldi	r22, 0x01	; 1
    1956:	41 e0       	ldi	r20, 0x01	; 1
    1958:	0e 94 4f 06 	call	0xc9e	; 0xc9e <Dio_SetPinDirection>


	Dio_SetPinDirection(PH_PORTC, PIN_2, OUTPUT_DIRECTION);  // E pin.
    195c:	83 e0       	ldi	r24, 0x03	; 3
    195e:	62 e0       	ldi	r22, 0x02	; 2
    1960:	41 e0       	ldi	r20, 0x01	; 1
    1962:	0e 94 4f 06 	call	0xc9e	; 0xc9e <Dio_SetPinDirection>

	Lcd_SendCommand(0x38);  // Function set (8 bit mode , 2 lines , 5x7 format).
    1966:	88 e3       	ldi	r24, 0x38	; 56
    1968:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
    196c:	80 e0       	ldi	r24, 0x00	; 0
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	a0 e8       	ldi	r26, 0x80	; 128
    1972:	bf e3       	ldi	r27, 0x3F	; 63
    1974:	8d ab       	std	Y+53, r24	; 0x35
    1976:	9e ab       	std	Y+54, r25	; 0x36
    1978:	af ab       	std	Y+55, r26	; 0x37
    197a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    197c:	6d a9       	ldd	r22, Y+53	; 0x35
    197e:	7e a9       	ldd	r23, Y+54	; 0x36
    1980:	8f a9       	ldd	r24, Y+55	; 0x37
    1982:	98 ad       	ldd	r25, Y+56	; 0x38
    1984:	20 e0       	ldi	r18, 0x00	; 0
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	4a ef       	ldi	r20, 0xFA	; 250
    198a:	54 e4       	ldi	r21, 0x44	; 68
    198c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1990:	dc 01       	movw	r26, r24
    1992:	cb 01       	movw	r24, r22
    1994:	89 ab       	std	Y+49, r24	; 0x31
    1996:	9a ab       	std	Y+50, r25	; 0x32
    1998:	ab ab       	std	Y+51, r26	; 0x33
    199a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    199c:	69 a9       	ldd	r22, Y+49	; 0x31
    199e:	7a a9       	ldd	r23, Y+50	; 0x32
    19a0:	8b a9       	ldd	r24, Y+51	; 0x33
    19a2:	9c a9       	ldd	r25, Y+52	; 0x34
    19a4:	20 e0       	ldi	r18, 0x00	; 0
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	40 e8       	ldi	r20, 0x80	; 128
    19aa:	5f e3       	ldi	r21, 0x3F	; 63
    19ac:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    19b0:	88 23       	and	r24, r24
    19b2:	2c f4       	brge	.+10     	; 0x19be <Lcd_Init+0x1a2>
		__ticks = 1;
    19b4:	81 e0       	ldi	r24, 0x01	; 1
    19b6:	90 e0       	ldi	r25, 0x00	; 0
    19b8:	98 ab       	std	Y+48, r25	; 0x30
    19ba:	8f a7       	std	Y+47, r24	; 0x2f
    19bc:	3f c0       	rjmp	.+126    	; 0x1a3c <Lcd_Init+0x220>
	else if (__tmp > 65535)
    19be:	69 a9       	ldd	r22, Y+49	; 0x31
    19c0:	7a a9       	ldd	r23, Y+50	; 0x32
    19c2:	8b a9       	ldd	r24, Y+51	; 0x33
    19c4:	9c a9       	ldd	r25, Y+52	; 0x34
    19c6:	20 e0       	ldi	r18, 0x00	; 0
    19c8:	3f ef       	ldi	r19, 0xFF	; 255
    19ca:	4f e7       	ldi	r20, 0x7F	; 127
    19cc:	57 e4       	ldi	r21, 0x47	; 71
    19ce:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    19d2:	18 16       	cp	r1, r24
    19d4:	4c f5       	brge	.+82     	; 0x1a28 <Lcd_Init+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19d6:	6d a9       	ldd	r22, Y+53	; 0x35
    19d8:	7e a9       	ldd	r23, Y+54	; 0x36
    19da:	8f a9       	ldd	r24, Y+55	; 0x37
    19dc:	98 ad       	ldd	r25, Y+56	; 0x38
    19de:	20 e0       	ldi	r18, 0x00	; 0
    19e0:	30 e0       	ldi	r19, 0x00	; 0
    19e2:	40 e2       	ldi	r20, 0x20	; 32
    19e4:	51 e4       	ldi	r21, 0x41	; 65
    19e6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19ea:	dc 01       	movw	r26, r24
    19ec:	cb 01       	movw	r24, r22
    19ee:	bc 01       	movw	r22, r24
    19f0:	cd 01       	movw	r24, r26
    19f2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19f6:	dc 01       	movw	r26, r24
    19f8:	cb 01       	movw	r24, r22
    19fa:	98 ab       	std	Y+48, r25	; 0x30
    19fc:	8f a7       	std	Y+47, r24	; 0x2f
    19fe:	0f c0       	rjmp	.+30     	; 0x1a1e <Lcd_Init+0x202>
    1a00:	88 ec       	ldi	r24, 0xC8	; 200
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	9e a7       	std	Y+46, r25	; 0x2e
    1a06:	8d a7       	std	Y+45, r24	; 0x2d
    1a08:	8d a5       	ldd	r24, Y+45	; 0x2d
    1a0a:	9e a5       	ldd	r25, Y+46	; 0x2e
    1a0c:	01 97       	sbiw	r24, 0x01	; 1
    1a0e:	f1 f7       	brne	.-4      	; 0x1a0c <Lcd_Init+0x1f0>
    1a10:	9e a7       	std	Y+46, r25	; 0x2e
    1a12:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a14:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a16:	98 a9       	ldd	r25, Y+48	; 0x30
    1a18:	01 97       	sbiw	r24, 0x01	; 1
    1a1a:	98 ab       	std	Y+48, r25	; 0x30
    1a1c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a1e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a20:	98 a9       	ldd	r25, Y+48	; 0x30
    1a22:	00 97       	sbiw	r24, 0x00	; 0
    1a24:	69 f7       	brne	.-38     	; 0x1a00 <Lcd_Init+0x1e4>
    1a26:	14 c0       	rjmp	.+40     	; 0x1a50 <Lcd_Init+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a28:	69 a9       	ldd	r22, Y+49	; 0x31
    1a2a:	7a a9       	ldd	r23, Y+50	; 0x32
    1a2c:	8b a9       	ldd	r24, Y+51	; 0x33
    1a2e:	9c a9       	ldd	r25, Y+52	; 0x34
    1a30:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a34:	dc 01       	movw	r26, r24
    1a36:	cb 01       	movw	r24, r22
    1a38:	98 ab       	std	Y+48, r25	; 0x30
    1a3a:	8f a7       	std	Y+47, r24	; 0x2f
    1a3c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a3e:	98 a9       	ldd	r25, Y+48	; 0x30
    1a40:	9c a7       	std	Y+44, r25	; 0x2c
    1a42:	8b a7       	std	Y+43, r24	; 0x2b
    1a44:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a46:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a48:	01 97       	sbiw	r24, 0x01	; 1
    1a4a:	f1 f7       	brne	.-4      	; 0x1a48 <Lcd_Init+0x22c>
    1a4c:	9c a7       	std	Y+44, r25	; 0x2c
    1a4e:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	Lcd_SendCommand(0x0E); // Display ON/OFF control. (Display ON , cursor ON , blinking off)
    1a50:	8e e0       	ldi	r24, 0x0E	; 14
    1a52:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
    1a56:	80 e0       	ldi	r24, 0x00	; 0
    1a58:	90 e0       	ldi	r25, 0x00	; 0
    1a5a:	a0 e8       	ldi	r26, 0x80	; 128
    1a5c:	bf e3       	ldi	r27, 0x3F	; 63
    1a5e:	8f a3       	std	Y+39, r24	; 0x27
    1a60:	98 a7       	std	Y+40, r25	; 0x28
    1a62:	a9 a7       	std	Y+41, r26	; 0x29
    1a64:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a66:	6f a1       	ldd	r22, Y+39	; 0x27
    1a68:	78 a5       	ldd	r23, Y+40	; 0x28
    1a6a:	89 a5       	ldd	r24, Y+41	; 0x29
    1a6c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1a6e:	20 e0       	ldi	r18, 0x00	; 0
    1a70:	30 e0       	ldi	r19, 0x00	; 0
    1a72:	4a ef       	ldi	r20, 0xFA	; 250
    1a74:	54 e4       	ldi	r21, 0x44	; 68
    1a76:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a7a:	dc 01       	movw	r26, r24
    1a7c:	cb 01       	movw	r24, r22
    1a7e:	8b a3       	std	Y+35, r24	; 0x23
    1a80:	9c a3       	std	Y+36, r25	; 0x24
    1a82:	ad a3       	std	Y+37, r26	; 0x25
    1a84:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1a86:	6b a1       	ldd	r22, Y+35	; 0x23
    1a88:	7c a1       	ldd	r23, Y+36	; 0x24
    1a8a:	8d a1       	ldd	r24, Y+37	; 0x25
    1a8c:	9e a1       	ldd	r25, Y+38	; 0x26
    1a8e:	20 e0       	ldi	r18, 0x00	; 0
    1a90:	30 e0       	ldi	r19, 0x00	; 0
    1a92:	40 e8       	ldi	r20, 0x80	; 128
    1a94:	5f e3       	ldi	r21, 0x3F	; 63
    1a96:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1a9a:	88 23       	and	r24, r24
    1a9c:	2c f4       	brge	.+10     	; 0x1aa8 <Lcd_Init+0x28c>
		__ticks = 1;
    1a9e:	81 e0       	ldi	r24, 0x01	; 1
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	9a a3       	std	Y+34, r25	; 0x22
    1aa4:	89 a3       	std	Y+33, r24	; 0x21
    1aa6:	3f c0       	rjmp	.+126    	; 0x1b26 <Lcd_Init+0x30a>
	else if (__tmp > 65535)
    1aa8:	6b a1       	ldd	r22, Y+35	; 0x23
    1aaa:	7c a1       	ldd	r23, Y+36	; 0x24
    1aac:	8d a1       	ldd	r24, Y+37	; 0x25
    1aae:	9e a1       	ldd	r25, Y+38	; 0x26
    1ab0:	20 e0       	ldi	r18, 0x00	; 0
    1ab2:	3f ef       	ldi	r19, 0xFF	; 255
    1ab4:	4f e7       	ldi	r20, 0x7F	; 127
    1ab6:	57 e4       	ldi	r21, 0x47	; 71
    1ab8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1abc:	18 16       	cp	r1, r24
    1abe:	4c f5       	brge	.+82     	; 0x1b12 <Lcd_Init+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ac0:	6f a1       	ldd	r22, Y+39	; 0x27
    1ac2:	78 a5       	ldd	r23, Y+40	; 0x28
    1ac4:	89 a5       	ldd	r24, Y+41	; 0x29
    1ac6:	9a a5       	ldd	r25, Y+42	; 0x2a
    1ac8:	20 e0       	ldi	r18, 0x00	; 0
    1aca:	30 e0       	ldi	r19, 0x00	; 0
    1acc:	40 e2       	ldi	r20, 0x20	; 32
    1ace:	51 e4       	ldi	r21, 0x41	; 65
    1ad0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ad4:	dc 01       	movw	r26, r24
    1ad6:	cb 01       	movw	r24, r22
    1ad8:	bc 01       	movw	r22, r24
    1ada:	cd 01       	movw	r24, r26
    1adc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ae0:	dc 01       	movw	r26, r24
    1ae2:	cb 01       	movw	r24, r22
    1ae4:	9a a3       	std	Y+34, r25	; 0x22
    1ae6:	89 a3       	std	Y+33, r24	; 0x21
    1ae8:	0f c0       	rjmp	.+30     	; 0x1b08 <Lcd_Init+0x2ec>
    1aea:	88 ec       	ldi	r24, 0xC8	; 200
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	98 a3       	std	Y+32, r25	; 0x20
    1af0:	8f 8f       	std	Y+31, r24	; 0x1f
    1af2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1af4:	98 a1       	ldd	r25, Y+32	; 0x20
    1af6:	01 97       	sbiw	r24, 0x01	; 1
    1af8:	f1 f7       	brne	.-4      	; 0x1af6 <Lcd_Init+0x2da>
    1afa:	98 a3       	std	Y+32, r25	; 0x20
    1afc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1afe:	89 a1       	ldd	r24, Y+33	; 0x21
    1b00:	9a a1       	ldd	r25, Y+34	; 0x22
    1b02:	01 97       	sbiw	r24, 0x01	; 1
    1b04:	9a a3       	std	Y+34, r25	; 0x22
    1b06:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b08:	89 a1       	ldd	r24, Y+33	; 0x21
    1b0a:	9a a1       	ldd	r25, Y+34	; 0x22
    1b0c:	00 97       	sbiw	r24, 0x00	; 0
    1b0e:	69 f7       	brne	.-38     	; 0x1aea <Lcd_Init+0x2ce>
    1b10:	14 c0       	rjmp	.+40     	; 0x1b3a <Lcd_Init+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b12:	6b a1       	ldd	r22, Y+35	; 0x23
    1b14:	7c a1       	ldd	r23, Y+36	; 0x24
    1b16:	8d a1       	ldd	r24, Y+37	; 0x25
    1b18:	9e a1       	ldd	r25, Y+38	; 0x26
    1b1a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b1e:	dc 01       	movw	r26, r24
    1b20:	cb 01       	movw	r24, r22
    1b22:	9a a3       	std	Y+34, r25	; 0x22
    1b24:	89 a3       	std	Y+33, r24	; 0x21
    1b26:	89 a1       	ldd	r24, Y+33	; 0x21
    1b28:	9a a1       	ldd	r25, Y+34	; 0x22
    1b2a:	9e 8f       	std	Y+30, r25	; 0x1e
    1b2c:	8d 8f       	std	Y+29, r24	; 0x1d
    1b2e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b30:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1b32:	01 97       	sbiw	r24, 0x01	; 1
    1b34:	f1 f7       	brne	.-4      	; 0x1b32 <Lcd_Init+0x316>
    1b36:	9e 8f       	std	Y+30, r25	; 0x1e
    1b38:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);


	Lcd_SendCommand(0x01);   // Clear display.
    1b3a:	81 e0       	ldi	r24, 0x01	; 1
    1b3c:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
    1b40:	80 e0       	ldi	r24, 0x00	; 0
    1b42:	90 e0       	ldi	r25, 0x00	; 0
    1b44:	a0 e0       	ldi	r26, 0x00	; 0
    1b46:	b0 e4       	ldi	r27, 0x40	; 64
    1b48:	89 8f       	std	Y+25, r24	; 0x19
    1b4a:	9a 8f       	std	Y+26, r25	; 0x1a
    1b4c:	ab 8f       	std	Y+27, r26	; 0x1b
    1b4e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b50:	69 8d       	ldd	r22, Y+25	; 0x19
    1b52:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b54:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b56:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b58:	20 e0       	ldi	r18, 0x00	; 0
    1b5a:	30 e0       	ldi	r19, 0x00	; 0
    1b5c:	4a ef       	ldi	r20, 0xFA	; 250
    1b5e:	54 e4       	ldi	r21, 0x44	; 68
    1b60:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b64:	dc 01       	movw	r26, r24
    1b66:	cb 01       	movw	r24, r22
    1b68:	8d 8b       	std	Y+21, r24	; 0x15
    1b6a:	9e 8b       	std	Y+22, r25	; 0x16
    1b6c:	af 8b       	std	Y+23, r26	; 0x17
    1b6e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b70:	6d 89       	ldd	r22, Y+21	; 0x15
    1b72:	7e 89       	ldd	r23, Y+22	; 0x16
    1b74:	8f 89       	ldd	r24, Y+23	; 0x17
    1b76:	98 8d       	ldd	r25, Y+24	; 0x18
    1b78:	20 e0       	ldi	r18, 0x00	; 0
    1b7a:	30 e0       	ldi	r19, 0x00	; 0
    1b7c:	40 e8       	ldi	r20, 0x80	; 128
    1b7e:	5f e3       	ldi	r21, 0x3F	; 63
    1b80:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1b84:	88 23       	and	r24, r24
    1b86:	2c f4       	brge	.+10     	; 0x1b92 <Lcd_Init+0x376>
		__ticks = 1;
    1b88:	81 e0       	ldi	r24, 0x01	; 1
    1b8a:	90 e0       	ldi	r25, 0x00	; 0
    1b8c:	9c 8b       	std	Y+20, r25	; 0x14
    1b8e:	8b 8b       	std	Y+19, r24	; 0x13
    1b90:	3f c0       	rjmp	.+126    	; 0x1c10 <Lcd_Init+0x3f4>
	else if (__tmp > 65535)
    1b92:	6d 89       	ldd	r22, Y+21	; 0x15
    1b94:	7e 89       	ldd	r23, Y+22	; 0x16
    1b96:	8f 89       	ldd	r24, Y+23	; 0x17
    1b98:	98 8d       	ldd	r25, Y+24	; 0x18
    1b9a:	20 e0       	ldi	r18, 0x00	; 0
    1b9c:	3f ef       	ldi	r19, 0xFF	; 255
    1b9e:	4f e7       	ldi	r20, 0x7F	; 127
    1ba0:	57 e4       	ldi	r21, 0x47	; 71
    1ba2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ba6:	18 16       	cp	r1, r24
    1ba8:	4c f5       	brge	.+82     	; 0x1bfc <Lcd_Init+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1baa:	69 8d       	ldd	r22, Y+25	; 0x19
    1bac:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bb0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bb2:	20 e0       	ldi	r18, 0x00	; 0
    1bb4:	30 e0       	ldi	r19, 0x00	; 0
    1bb6:	40 e2       	ldi	r20, 0x20	; 32
    1bb8:	51 e4       	ldi	r21, 0x41	; 65
    1bba:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bbe:	dc 01       	movw	r26, r24
    1bc0:	cb 01       	movw	r24, r22
    1bc2:	bc 01       	movw	r22, r24
    1bc4:	cd 01       	movw	r24, r26
    1bc6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bca:	dc 01       	movw	r26, r24
    1bcc:	cb 01       	movw	r24, r22
    1bce:	9c 8b       	std	Y+20, r25	; 0x14
    1bd0:	8b 8b       	std	Y+19, r24	; 0x13
    1bd2:	0f c0       	rjmp	.+30     	; 0x1bf2 <Lcd_Init+0x3d6>
    1bd4:	88 ec       	ldi	r24, 0xC8	; 200
    1bd6:	90 e0       	ldi	r25, 0x00	; 0
    1bd8:	9a 8b       	std	Y+18, r25	; 0x12
    1bda:	89 8b       	std	Y+17, r24	; 0x11
    1bdc:	89 89       	ldd	r24, Y+17	; 0x11
    1bde:	9a 89       	ldd	r25, Y+18	; 0x12
    1be0:	01 97       	sbiw	r24, 0x01	; 1
    1be2:	f1 f7       	brne	.-4      	; 0x1be0 <Lcd_Init+0x3c4>
    1be4:	9a 8b       	std	Y+18, r25	; 0x12
    1be6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1be8:	8b 89       	ldd	r24, Y+19	; 0x13
    1bea:	9c 89       	ldd	r25, Y+20	; 0x14
    1bec:	01 97       	sbiw	r24, 0x01	; 1
    1bee:	9c 8b       	std	Y+20, r25	; 0x14
    1bf0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bf2:	8b 89       	ldd	r24, Y+19	; 0x13
    1bf4:	9c 89       	ldd	r25, Y+20	; 0x14
    1bf6:	00 97       	sbiw	r24, 0x00	; 0
    1bf8:	69 f7       	brne	.-38     	; 0x1bd4 <Lcd_Init+0x3b8>
    1bfa:	14 c0       	rjmp	.+40     	; 0x1c24 <Lcd_Init+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bfc:	6d 89       	ldd	r22, Y+21	; 0x15
    1bfe:	7e 89       	ldd	r23, Y+22	; 0x16
    1c00:	8f 89       	ldd	r24, Y+23	; 0x17
    1c02:	98 8d       	ldd	r25, Y+24	; 0x18
    1c04:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c08:	dc 01       	movw	r26, r24
    1c0a:	cb 01       	movw	r24, r22
    1c0c:	9c 8b       	std	Y+20, r25	; 0x14
    1c0e:	8b 8b       	std	Y+19, r24	; 0x13
    1c10:	8b 89       	ldd	r24, Y+19	; 0x13
    1c12:	9c 89       	ldd	r25, Y+20	; 0x14
    1c14:	98 8b       	std	Y+16, r25	; 0x10
    1c16:	8f 87       	std	Y+15, r24	; 0x0f
    1c18:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c1a:	98 89       	ldd	r25, Y+16	; 0x10
    1c1c:	01 97       	sbiw	r24, 0x01	; 1
    1c1e:	f1 f7       	brne	.-4      	; 0x1c1c <Lcd_Init+0x400>
    1c20:	98 8b       	std	Y+16, r25	; 0x10
    1c22:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);


	Lcd_SendCommand(0x06);   // Entry mode. (No display shift , AC increase)
    1c24:	86 e0       	ldi	r24, 0x06	; 6
    1c26:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
    1c2a:	80 e0       	ldi	r24, 0x00	; 0
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	a0 e8       	ldi	r26, 0x80	; 128
    1c30:	bf e3       	ldi	r27, 0x3F	; 63
    1c32:	8b 87       	std	Y+11, r24	; 0x0b
    1c34:	9c 87       	std	Y+12, r25	; 0x0c
    1c36:	ad 87       	std	Y+13, r26	; 0x0d
    1c38:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c3a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c3c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c40:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c42:	20 e0       	ldi	r18, 0x00	; 0
    1c44:	30 e0       	ldi	r19, 0x00	; 0
    1c46:	4a ef       	ldi	r20, 0xFA	; 250
    1c48:	54 e4       	ldi	r21, 0x44	; 68
    1c4a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c4e:	dc 01       	movw	r26, r24
    1c50:	cb 01       	movw	r24, r22
    1c52:	8f 83       	std	Y+7, r24	; 0x07
    1c54:	98 87       	std	Y+8, r25	; 0x08
    1c56:	a9 87       	std	Y+9, r26	; 0x09
    1c58:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c5a:	6f 81       	ldd	r22, Y+7	; 0x07
    1c5c:	78 85       	ldd	r23, Y+8	; 0x08
    1c5e:	89 85       	ldd	r24, Y+9	; 0x09
    1c60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c62:	20 e0       	ldi	r18, 0x00	; 0
    1c64:	30 e0       	ldi	r19, 0x00	; 0
    1c66:	40 e8       	ldi	r20, 0x80	; 128
    1c68:	5f e3       	ldi	r21, 0x3F	; 63
    1c6a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c6e:	88 23       	and	r24, r24
    1c70:	2c f4       	brge	.+10     	; 0x1c7c <Lcd_Init+0x460>
		__ticks = 1;
    1c72:	81 e0       	ldi	r24, 0x01	; 1
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	9e 83       	std	Y+6, r25	; 0x06
    1c78:	8d 83       	std	Y+5, r24	; 0x05
    1c7a:	3f c0       	rjmp	.+126    	; 0x1cfa <Lcd_Init+0x4de>
	else if (__tmp > 65535)
    1c7c:	6f 81       	ldd	r22, Y+7	; 0x07
    1c7e:	78 85       	ldd	r23, Y+8	; 0x08
    1c80:	89 85       	ldd	r24, Y+9	; 0x09
    1c82:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c84:	20 e0       	ldi	r18, 0x00	; 0
    1c86:	3f ef       	ldi	r19, 0xFF	; 255
    1c88:	4f e7       	ldi	r20, 0x7F	; 127
    1c8a:	57 e4       	ldi	r21, 0x47	; 71
    1c8c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1c90:	18 16       	cp	r1, r24
    1c92:	4c f5       	brge	.+82     	; 0x1ce6 <Lcd_Init+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c94:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c96:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c98:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	40 e2       	ldi	r20, 0x20	; 32
    1ca2:	51 e4       	ldi	r21, 0x41	; 65
    1ca4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ca8:	dc 01       	movw	r26, r24
    1caa:	cb 01       	movw	r24, r22
    1cac:	bc 01       	movw	r22, r24
    1cae:	cd 01       	movw	r24, r26
    1cb0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cb4:	dc 01       	movw	r26, r24
    1cb6:	cb 01       	movw	r24, r22
    1cb8:	9e 83       	std	Y+6, r25	; 0x06
    1cba:	8d 83       	std	Y+5, r24	; 0x05
    1cbc:	0f c0       	rjmp	.+30     	; 0x1cdc <Lcd_Init+0x4c0>
    1cbe:	88 ec       	ldi	r24, 0xC8	; 200
    1cc0:	90 e0       	ldi	r25, 0x00	; 0
    1cc2:	9c 83       	std	Y+4, r25	; 0x04
    1cc4:	8b 83       	std	Y+3, r24	; 0x03
    1cc6:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc8:	9c 81       	ldd	r25, Y+4	; 0x04
    1cca:	01 97       	sbiw	r24, 0x01	; 1
    1ccc:	f1 f7       	brne	.-4      	; 0x1cca <Lcd_Init+0x4ae>
    1cce:	9c 83       	std	Y+4, r25	; 0x04
    1cd0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cd2:	8d 81       	ldd	r24, Y+5	; 0x05
    1cd4:	9e 81       	ldd	r25, Y+6	; 0x06
    1cd6:	01 97       	sbiw	r24, 0x01	; 1
    1cd8:	9e 83       	std	Y+6, r25	; 0x06
    1cda:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cdc:	8d 81       	ldd	r24, Y+5	; 0x05
    1cde:	9e 81       	ldd	r25, Y+6	; 0x06
    1ce0:	00 97       	sbiw	r24, 0x00	; 0
    1ce2:	69 f7       	brne	.-38     	; 0x1cbe <Lcd_Init+0x4a2>
    1ce4:	14 c0       	rjmp	.+40     	; 0x1d0e <Lcd_Init+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ce6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ce8:	78 85       	ldd	r23, Y+8	; 0x08
    1cea:	89 85       	ldd	r24, Y+9	; 0x09
    1cec:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cf2:	dc 01       	movw	r26, r24
    1cf4:	cb 01       	movw	r24, r22
    1cf6:	9e 83       	std	Y+6, r25	; 0x06
    1cf8:	8d 83       	std	Y+5, r24	; 0x05
    1cfa:	8d 81       	ldd	r24, Y+5	; 0x05
    1cfc:	9e 81       	ldd	r25, Y+6	; 0x06
    1cfe:	9a 83       	std	Y+2, r25	; 0x02
    1d00:	89 83       	std	Y+1, r24	; 0x01
    1d02:	89 81       	ldd	r24, Y+1	; 0x01
    1d04:	9a 81       	ldd	r25, Y+2	; 0x02
    1d06:	01 97       	sbiw	r24, 0x01	; 1
    1d08:	f1 f7       	brne	.-4      	; 0x1d06 <Lcd_Init+0x4ea>
    1d0a:	9a 83       	std	Y+2, r25	; 0x02
    1d0c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    1d0e:	ca 5b       	subi	r28, 0xBA	; 186
    1d10:	df 4f       	sbci	r29, 0xFF	; 255
    1d12:	0f b6       	in	r0, 0x3f	; 63
    1d14:	f8 94       	cli
    1d16:	de bf       	out	0x3e, r29	; 62
    1d18:	0f be       	out	0x3f, r0	; 63
    1d1a:	cd bf       	out	0x3d, r28	; 61
    1d1c:	cf 91       	pop	r28
    1d1e:	df 91       	pop	r29
    1d20:	1f 91       	pop	r17
    1d22:	0f 91       	pop	r16
    1d24:	08 95       	ret

00001d26 <Lcd_SendCommand>:

void Lcd_SendCommand(u8 Command)
{
    1d26:	df 93       	push	r29
    1d28:	cf 93       	push	r28
    1d2a:	cd b7       	in	r28, 0x3d	; 61
    1d2c:	de b7       	in	r29, 0x3e	; 62
    1d2e:	2f 97       	sbiw	r28, 0x0f	; 15
    1d30:	0f b6       	in	r0, 0x3f	; 63
    1d32:	f8 94       	cli
    1d34:	de bf       	out	0x3e, r29	; 62
    1d36:	0f be       	out	0x3f, r0	; 63
    1d38:	cd bf       	out	0x3d, r28	; 61
    1d3a:	8f 87       	std	Y+15, r24	; 0x0f
	// Write 0 on RS pin to select instruction register.
	Dio_WritePin(PH_PORTC, PIN_0, LOW_LEVEL);
    1d3c:	83 e0       	ldi	r24, 0x03	; 3
    1d3e:	60 e0       	ldi	r22, 0x00	; 0
    1d40:	40 e0       	ldi	r20, 0x00	; 0
    1d42:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>

	// Write 0 on RW pin to select write command.
	Dio_WritePin(PH_PORTC, PIN_1, LOW_LEVEL);
    1d46:	83 e0       	ldi	r24, 0x03	; 3
    1d48:	61 e0       	ldi	r22, 0x01	; 1
    1d4a:	40 e0       	ldi	r20, 0x00	; 0
    1d4c:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>

	// Output
	Dio_WritePort(PH_PORTD, Command);
    1d50:	84 e0       	ldi	r24, 0x04	; 4
    1d52:	6f 85       	ldd	r22, Y+15	; 0x0f
    1d54:	0e 94 18 09 	call	0x1230	; 0x1230 <Dio_WritePort>

	// Write 1 on enable pin
	Dio_WritePin(PH_PORTC, PIN_2, HIGH_LEVEL);
    1d58:	83 e0       	ldi	r24, 0x03	; 3
    1d5a:	62 e0       	ldi	r22, 0x02	; 2
    1d5c:	41 e0       	ldi	r20, 0x01	; 1
    1d5e:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>
    1d62:	80 e0       	ldi	r24, 0x00	; 0
    1d64:	90 e0       	ldi	r25, 0x00	; 0
    1d66:	a0 e0       	ldi	r26, 0x00	; 0
    1d68:	b0 e4       	ldi	r27, 0x40	; 64
    1d6a:	8b 87       	std	Y+11, r24	; 0x0b
    1d6c:	9c 87       	std	Y+12, r25	; 0x0c
    1d6e:	ad 87       	std	Y+13, r26	; 0x0d
    1d70:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d72:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d74:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d76:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d78:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d7a:	20 e0       	ldi	r18, 0x00	; 0
    1d7c:	30 e0       	ldi	r19, 0x00	; 0
    1d7e:	4a ef       	ldi	r20, 0xFA	; 250
    1d80:	54 e4       	ldi	r21, 0x44	; 68
    1d82:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d86:	dc 01       	movw	r26, r24
    1d88:	cb 01       	movw	r24, r22
    1d8a:	8f 83       	std	Y+7, r24	; 0x07
    1d8c:	98 87       	std	Y+8, r25	; 0x08
    1d8e:	a9 87       	std	Y+9, r26	; 0x09
    1d90:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d92:	6f 81       	ldd	r22, Y+7	; 0x07
    1d94:	78 85       	ldd	r23, Y+8	; 0x08
    1d96:	89 85       	ldd	r24, Y+9	; 0x09
    1d98:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d9a:	20 e0       	ldi	r18, 0x00	; 0
    1d9c:	30 e0       	ldi	r19, 0x00	; 0
    1d9e:	40 e8       	ldi	r20, 0x80	; 128
    1da0:	5f e3       	ldi	r21, 0x3F	; 63
    1da2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1da6:	88 23       	and	r24, r24
    1da8:	2c f4       	brge	.+10     	; 0x1db4 <Lcd_SendCommand+0x8e>
		__ticks = 1;
    1daa:	81 e0       	ldi	r24, 0x01	; 1
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	9e 83       	std	Y+6, r25	; 0x06
    1db0:	8d 83       	std	Y+5, r24	; 0x05
    1db2:	3f c0       	rjmp	.+126    	; 0x1e32 <Lcd_SendCommand+0x10c>
	else if (__tmp > 65535)
    1db4:	6f 81       	ldd	r22, Y+7	; 0x07
    1db6:	78 85       	ldd	r23, Y+8	; 0x08
    1db8:	89 85       	ldd	r24, Y+9	; 0x09
    1dba:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dbc:	20 e0       	ldi	r18, 0x00	; 0
    1dbe:	3f ef       	ldi	r19, 0xFF	; 255
    1dc0:	4f e7       	ldi	r20, 0x7F	; 127
    1dc2:	57 e4       	ldi	r21, 0x47	; 71
    1dc4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1dc8:	18 16       	cp	r1, r24
    1dca:	4c f5       	brge	.+82     	; 0x1e1e <Lcd_SendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dcc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dce:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dd0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dd2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dd4:	20 e0       	ldi	r18, 0x00	; 0
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	40 e2       	ldi	r20, 0x20	; 32
    1dda:	51 e4       	ldi	r21, 0x41	; 65
    1ddc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1de0:	dc 01       	movw	r26, r24
    1de2:	cb 01       	movw	r24, r22
    1de4:	bc 01       	movw	r22, r24
    1de6:	cd 01       	movw	r24, r26
    1de8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1dec:	dc 01       	movw	r26, r24
    1dee:	cb 01       	movw	r24, r22
    1df0:	9e 83       	std	Y+6, r25	; 0x06
    1df2:	8d 83       	std	Y+5, r24	; 0x05
    1df4:	0f c0       	rjmp	.+30     	; 0x1e14 <Lcd_SendCommand+0xee>
    1df6:	88 ec       	ldi	r24, 0xC8	; 200
    1df8:	90 e0       	ldi	r25, 0x00	; 0
    1dfa:	9c 83       	std	Y+4, r25	; 0x04
    1dfc:	8b 83       	std	Y+3, r24	; 0x03
    1dfe:	8b 81       	ldd	r24, Y+3	; 0x03
    1e00:	9c 81       	ldd	r25, Y+4	; 0x04
    1e02:	01 97       	sbiw	r24, 0x01	; 1
    1e04:	f1 f7       	brne	.-4      	; 0x1e02 <Lcd_SendCommand+0xdc>
    1e06:	9c 83       	std	Y+4, r25	; 0x04
    1e08:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e0a:	8d 81       	ldd	r24, Y+5	; 0x05
    1e0c:	9e 81       	ldd	r25, Y+6	; 0x06
    1e0e:	01 97       	sbiw	r24, 0x01	; 1
    1e10:	9e 83       	std	Y+6, r25	; 0x06
    1e12:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e14:	8d 81       	ldd	r24, Y+5	; 0x05
    1e16:	9e 81       	ldd	r25, Y+6	; 0x06
    1e18:	00 97       	sbiw	r24, 0x00	; 0
    1e1a:	69 f7       	brne	.-38     	; 0x1df6 <Lcd_SendCommand+0xd0>
    1e1c:	14 c0       	rjmp	.+40     	; 0x1e46 <Lcd_SendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e1e:	6f 81       	ldd	r22, Y+7	; 0x07
    1e20:	78 85       	ldd	r23, Y+8	; 0x08
    1e22:	89 85       	ldd	r24, Y+9	; 0x09
    1e24:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e26:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e2a:	dc 01       	movw	r26, r24
    1e2c:	cb 01       	movw	r24, r22
    1e2e:	9e 83       	std	Y+6, r25	; 0x06
    1e30:	8d 83       	std	Y+5, r24	; 0x05
    1e32:	8d 81       	ldd	r24, Y+5	; 0x05
    1e34:	9e 81       	ldd	r25, Y+6	; 0x06
    1e36:	9a 83       	std	Y+2, r25	; 0x02
    1e38:	89 83       	std	Y+1, r24	; 0x01
    1e3a:	89 81       	ldd	r24, Y+1	; 0x01
    1e3c:	9a 81       	ldd	r25, Y+2	; 0x02
    1e3e:	01 97       	sbiw	r24, 0x01	; 1
    1e40:	f1 f7       	brne	.-4      	; 0x1e3e <Lcd_SendCommand+0x118>
    1e42:	9a 83       	std	Y+2, r25	; 0x02
    1e44:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	// Write 0 on enable pin.
	Dio_WritePin(PH_PORTC, PIN_2, LOW_LEVEL);
    1e46:	83 e0       	ldi	r24, 0x03	; 3
    1e48:	62 e0       	ldi	r22, 0x02	; 2
    1e4a:	40 e0       	ldi	r20, 0x00	; 0
    1e4c:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>

}
    1e50:	2f 96       	adiw	r28, 0x0f	; 15
    1e52:	0f b6       	in	r0, 0x3f	; 63
    1e54:	f8 94       	cli
    1e56:	de bf       	out	0x3e, r29	; 62
    1e58:	0f be       	out	0x3f, r0	; 63
    1e5a:	cd bf       	out	0x3d, r28	; 61
    1e5c:	cf 91       	pop	r28
    1e5e:	df 91       	pop	r29
    1e60:	08 95       	ret

00001e62 <Lcd_SendChar>:

void Lcd_SendChar(u8 Char)
{
    1e62:	df 93       	push	r29
    1e64:	cf 93       	push	r28
    1e66:	cd b7       	in	r28, 0x3d	; 61
    1e68:	de b7       	in	r29, 0x3e	; 62
    1e6a:	2f 97       	sbiw	r28, 0x0f	; 15
    1e6c:	0f b6       	in	r0, 0x3f	; 63
    1e6e:	f8 94       	cli
    1e70:	de bf       	out	0x3e, r29	; 62
    1e72:	0f be       	out	0x3f, r0	; 63
    1e74:	cd bf       	out	0x3d, r28	; 61
    1e76:	8f 87       	std	Y+15, r24	; 0x0f
	// Write 1 on RS pin to select data register.
	Dio_WritePin(PH_PORTC, PIN_0, HIGH_LEVEL);
    1e78:	83 e0       	ldi	r24, 0x03	; 3
    1e7a:	60 e0       	ldi	r22, 0x00	; 0
    1e7c:	41 e0       	ldi	r20, 0x01	; 1
    1e7e:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>

	// Write 0 on RW pin to select write command.
	Dio_WritePin(PH_PORTC, PIN_1, LOW_LEVEL);
    1e82:	83 e0       	ldi	r24, 0x03	; 3
    1e84:	61 e0       	ldi	r22, 0x01	; 1
    1e86:	40 e0       	ldi	r20, 0x00	; 0
    1e88:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>

	// Output
	Dio_WritePort(PH_PORTD, Char);
    1e8c:	84 e0       	ldi	r24, 0x04	; 4
    1e8e:	6f 85       	ldd	r22, Y+15	; 0x0f
    1e90:	0e 94 18 09 	call	0x1230	; 0x1230 <Dio_WritePort>

	// Write 1 on enable pin
	Dio_WritePin(PH_PORTC, PIN_2, HIGH_LEVEL);
    1e94:	83 e0       	ldi	r24, 0x03	; 3
    1e96:	62 e0       	ldi	r22, 0x02	; 2
    1e98:	41 e0       	ldi	r20, 0x01	; 1
    1e9a:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>
    1e9e:	80 e0       	ldi	r24, 0x00	; 0
    1ea0:	90 e0       	ldi	r25, 0x00	; 0
    1ea2:	a0 e0       	ldi	r26, 0x00	; 0
    1ea4:	b0 e4       	ldi	r27, 0x40	; 64
    1ea6:	8b 87       	std	Y+11, r24	; 0x0b
    1ea8:	9c 87       	std	Y+12, r25	; 0x0c
    1eaa:	ad 87       	std	Y+13, r26	; 0x0d
    1eac:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1eae:	6b 85       	ldd	r22, Y+11	; 0x0b
    1eb0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1eb2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1eb4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1eb6:	20 e0       	ldi	r18, 0x00	; 0
    1eb8:	30 e0       	ldi	r19, 0x00	; 0
    1eba:	4a ef       	ldi	r20, 0xFA	; 250
    1ebc:	54 e4       	ldi	r21, 0x44	; 68
    1ebe:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ec2:	dc 01       	movw	r26, r24
    1ec4:	cb 01       	movw	r24, r22
    1ec6:	8f 83       	std	Y+7, r24	; 0x07
    1ec8:	98 87       	std	Y+8, r25	; 0x08
    1eca:	a9 87       	std	Y+9, r26	; 0x09
    1ecc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ece:	6f 81       	ldd	r22, Y+7	; 0x07
    1ed0:	78 85       	ldd	r23, Y+8	; 0x08
    1ed2:	89 85       	ldd	r24, Y+9	; 0x09
    1ed4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ed6:	20 e0       	ldi	r18, 0x00	; 0
    1ed8:	30 e0       	ldi	r19, 0x00	; 0
    1eda:	40 e8       	ldi	r20, 0x80	; 128
    1edc:	5f e3       	ldi	r21, 0x3F	; 63
    1ede:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ee2:	88 23       	and	r24, r24
    1ee4:	2c f4       	brge	.+10     	; 0x1ef0 <Lcd_SendChar+0x8e>
		__ticks = 1;
    1ee6:	81 e0       	ldi	r24, 0x01	; 1
    1ee8:	90 e0       	ldi	r25, 0x00	; 0
    1eea:	9e 83       	std	Y+6, r25	; 0x06
    1eec:	8d 83       	std	Y+5, r24	; 0x05
    1eee:	3f c0       	rjmp	.+126    	; 0x1f6e <Lcd_SendChar+0x10c>
	else if (__tmp > 65535)
    1ef0:	6f 81       	ldd	r22, Y+7	; 0x07
    1ef2:	78 85       	ldd	r23, Y+8	; 0x08
    1ef4:	89 85       	ldd	r24, Y+9	; 0x09
    1ef6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ef8:	20 e0       	ldi	r18, 0x00	; 0
    1efa:	3f ef       	ldi	r19, 0xFF	; 255
    1efc:	4f e7       	ldi	r20, 0x7F	; 127
    1efe:	57 e4       	ldi	r21, 0x47	; 71
    1f00:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f04:	18 16       	cp	r1, r24
    1f06:	4c f5       	brge	.+82     	; 0x1f5a <Lcd_SendChar+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f08:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f0a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f0c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f0e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f10:	20 e0       	ldi	r18, 0x00	; 0
    1f12:	30 e0       	ldi	r19, 0x00	; 0
    1f14:	40 e2       	ldi	r20, 0x20	; 32
    1f16:	51 e4       	ldi	r21, 0x41	; 65
    1f18:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	bc 01       	movw	r22, r24
    1f22:	cd 01       	movw	r24, r26
    1f24:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f28:	dc 01       	movw	r26, r24
    1f2a:	cb 01       	movw	r24, r22
    1f2c:	9e 83       	std	Y+6, r25	; 0x06
    1f2e:	8d 83       	std	Y+5, r24	; 0x05
    1f30:	0f c0       	rjmp	.+30     	; 0x1f50 <Lcd_SendChar+0xee>
    1f32:	88 ec       	ldi	r24, 0xC8	; 200
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	9c 83       	std	Y+4, r25	; 0x04
    1f38:	8b 83       	std	Y+3, r24	; 0x03
    1f3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f3e:	01 97       	sbiw	r24, 0x01	; 1
    1f40:	f1 f7       	brne	.-4      	; 0x1f3e <Lcd_SendChar+0xdc>
    1f42:	9c 83       	std	Y+4, r25	; 0x04
    1f44:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f46:	8d 81       	ldd	r24, Y+5	; 0x05
    1f48:	9e 81       	ldd	r25, Y+6	; 0x06
    1f4a:	01 97       	sbiw	r24, 0x01	; 1
    1f4c:	9e 83       	std	Y+6, r25	; 0x06
    1f4e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f50:	8d 81       	ldd	r24, Y+5	; 0x05
    1f52:	9e 81       	ldd	r25, Y+6	; 0x06
    1f54:	00 97       	sbiw	r24, 0x00	; 0
    1f56:	69 f7       	brne	.-38     	; 0x1f32 <Lcd_SendChar+0xd0>
    1f58:	14 c0       	rjmp	.+40     	; 0x1f82 <Lcd_SendChar+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f5a:	6f 81       	ldd	r22, Y+7	; 0x07
    1f5c:	78 85       	ldd	r23, Y+8	; 0x08
    1f5e:	89 85       	ldd	r24, Y+9	; 0x09
    1f60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f62:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f66:	dc 01       	movw	r26, r24
    1f68:	cb 01       	movw	r24, r22
    1f6a:	9e 83       	std	Y+6, r25	; 0x06
    1f6c:	8d 83       	std	Y+5, r24	; 0x05
    1f6e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f70:	9e 81       	ldd	r25, Y+6	; 0x06
    1f72:	9a 83       	std	Y+2, r25	; 0x02
    1f74:	89 83       	std	Y+1, r24	; 0x01
    1f76:	89 81       	ldd	r24, Y+1	; 0x01
    1f78:	9a 81       	ldd	r25, Y+2	; 0x02
    1f7a:	01 97       	sbiw	r24, 0x01	; 1
    1f7c:	f1 f7       	brne	.-4      	; 0x1f7a <Lcd_SendChar+0x118>
    1f7e:	9a 83       	std	Y+2, r25	; 0x02
    1f80:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	// Write 0 on enable pin.
	Dio_WritePin(PH_PORTC, PIN_2, LOW_LEVEL);
    1f82:	83 e0       	ldi	r24, 0x03	; 3
    1f84:	62 e0       	ldi	r22, 0x02	; 2
    1f86:	40 e0       	ldi	r20, 0x00	; 0
    1f88:	0e 94 42 07 	call	0xe84	; 0xe84 <Dio_WritePin>

}
    1f8c:	2f 96       	adiw	r28, 0x0f	; 15
    1f8e:	0f b6       	in	r0, 0x3f	; 63
    1f90:	f8 94       	cli
    1f92:	de bf       	out	0x3e, r29	; 62
    1f94:	0f be       	out	0x3f, r0	; 63
    1f96:	cd bf       	out	0x3d, r28	; 61
    1f98:	cf 91       	pop	r28
    1f9a:	df 91       	pop	r29
    1f9c:	08 95       	ret

00001f9e <Lcd_SendString>:


void Lcd_SendString(u8 *ptr)
{
    1f9e:	df 93       	push	r29
    1fa0:	cf 93       	push	r28
    1fa2:	00 d0       	rcall	.+0      	; 0x1fa4 <Lcd_SendString+0x6>
    1fa4:	cd b7       	in	r28, 0x3d	; 61
    1fa6:	de b7       	in	r29, 0x3e	; 62
    1fa8:	9a 83       	std	Y+2, r25	; 0x02
    1faa:	89 83       	std	Y+1, r24	; 0x01
    1fac:	0a c0       	rjmp	.+20     	; 0x1fc2 <Lcd_SendString+0x24>
	while(*ptr != 0)
	{
		Lcd_SendChar(*ptr);
    1fae:	e9 81       	ldd	r30, Y+1	; 0x01
    1fb0:	fa 81       	ldd	r31, Y+2	; 0x02
    1fb2:	80 81       	ld	r24, Z
    1fb4:	0e 94 31 0f 	call	0x1e62	; 0x1e62 <Lcd_SendChar>
		ptr++;
    1fb8:	89 81       	ldd	r24, Y+1	; 0x01
    1fba:	9a 81       	ldd	r25, Y+2	; 0x02
    1fbc:	01 96       	adiw	r24, 0x01	; 1
    1fbe:	9a 83       	std	Y+2, r25	; 0x02
    1fc0:	89 83       	std	Y+1, r24	; 0x01
}


void Lcd_SendString(u8 *ptr)
{
	while(*ptr != 0)
    1fc2:	e9 81       	ldd	r30, Y+1	; 0x01
    1fc4:	fa 81       	ldd	r31, Y+2	; 0x02
    1fc6:	80 81       	ld	r24, Z
    1fc8:	88 23       	and	r24, r24
    1fca:	89 f7       	brne	.-30     	; 0x1fae <Lcd_SendString+0x10>
	{
		Lcd_SendChar(*ptr);
		ptr++;
	}
}
    1fcc:	0f 90       	pop	r0
    1fce:	0f 90       	pop	r0
    1fd0:	cf 91       	pop	r28
    1fd2:	df 91       	pop	r29
    1fd4:	08 95       	ret

00001fd6 <Lcd_SetXY>:




void Lcd_SetXY(u8 x, u8 y )
{
    1fd6:	df 93       	push	r29
    1fd8:	cf 93       	push	r28
    1fda:	00 d0       	rcall	.+0      	; 0x1fdc <Lcd_SetXY+0x6>
    1fdc:	00 d0       	rcall	.+0      	; 0x1fde <Lcd_SetXY+0x8>
    1fde:	00 d0       	rcall	.+0      	; 0x1fe0 <Lcd_SetXY+0xa>
    1fe0:	cd b7       	in	r28, 0x3d	; 61
    1fe2:	de b7       	in	r29, 0x3e	; 62
    1fe4:	8b 83       	std	Y+3, r24	; 0x03
    1fe6:	6c 83       	std	Y+4, r22	; 0x04
	switch (y)
    1fe8:	8c 81       	ldd	r24, Y+4	; 0x04
    1fea:	28 2f       	mov	r18, r24
    1fec:	30 e0       	ldi	r19, 0x00	; 0
    1fee:	3e 83       	std	Y+6, r19	; 0x06
    1ff0:	2d 83       	std	Y+5, r18	; 0x05
    1ff2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ff4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ff6:	81 30       	cpi	r24, 0x01	; 1
    1ff8:	91 05       	cpc	r25, r1
    1ffa:	31 f0       	breq	.+12     	; 0x2008 <Lcd_SetXY+0x32>
    1ffc:	2d 81       	ldd	r18, Y+5	; 0x05
    1ffe:	3e 81       	ldd	r19, Y+6	; 0x06
    2000:	22 30       	cpi	r18, 0x02	; 2
    2002:	31 05       	cpc	r19, r1
    2004:	91 f0       	breq	.+36     	; 0x202a <Lcd_SetXY+0x54>
    2006:	21 c0       	rjmp	.+66     	; 0x204a <Lcd_SetXY+0x74>
	{
	case FIRSTLINE:
	{
		Lcd_SendCommand(0x02);
    2008:	82 e0       	ldi	r24, 0x02	; 2
    200a:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
		for(u8 i=1;i<x;i++)
    200e:	81 e0       	ldi	r24, 0x01	; 1
    2010:	8a 83       	std	Y+2, r24	; 0x02
    2012:	06 c0       	rjmp	.+12     	; 0x2020 <Lcd_SetXY+0x4a>
		{
			Lcd_SendCommand(0x14);
    2014:	84 e1       	ldi	r24, 0x14	; 20
    2016:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
	switch (y)
	{
	case FIRSTLINE:
	{
		Lcd_SendCommand(0x02);
		for(u8 i=1;i<x;i++)
    201a:	8a 81       	ldd	r24, Y+2	; 0x02
    201c:	8f 5f       	subi	r24, 0xFF	; 255
    201e:	8a 83       	std	Y+2, r24	; 0x02
    2020:	9a 81       	ldd	r25, Y+2	; 0x02
    2022:	8b 81       	ldd	r24, Y+3	; 0x03
    2024:	98 17       	cp	r25, r24
    2026:	b0 f3       	brcs	.-20     	; 0x2014 <Lcd_SetXY+0x3e>
    2028:	10 c0       	rjmp	.+32     	; 0x204a <Lcd_SetXY+0x74>

		break;
	}
	case SECONDLINE:
	{
		Lcd_SendCommand(0xA8);
    202a:	88 ea       	ldi	r24, 0xA8	; 168
    202c:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>

		for(u8 i=1;i<x;i++)
    2030:	81 e0       	ldi	r24, 0x01	; 1
    2032:	89 83       	std	Y+1, r24	; 0x01
    2034:	06 c0       	rjmp	.+12     	; 0x2042 <Lcd_SetXY+0x6c>
		{
			Lcd_SendCommand(0x14);
    2036:	84 e1       	ldi	r24, 0x14	; 20
    2038:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
	}
	case SECONDLINE:
	{
		Lcd_SendCommand(0xA8);

		for(u8 i=1;i<x;i++)
    203c:	89 81       	ldd	r24, Y+1	; 0x01
    203e:	8f 5f       	subi	r24, 0xFF	; 255
    2040:	89 83       	std	Y+1, r24	; 0x01
    2042:	99 81       	ldd	r25, Y+1	; 0x01
    2044:	8b 81       	ldd	r24, Y+3	; 0x03
    2046:	98 17       	cp	r25, r24
    2048:	b0 f3       	brcs	.-20     	; 0x2036 <Lcd_SetXY+0x60>
		break;
	}


	}
}
    204a:	26 96       	adiw	r28, 0x06	; 6
    204c:	0f b6       	in	r0, 0x3f	; 63
    204e:	f8 94       	cli
    2050:	de bf       	out	0x3e, r29	; 62
    2052:	0f be       	out	0x3f, r0	; 63
    2054:	cd bf       	out	0x3d, r28	; 61
    2056:	cf 91       	pop	r28
    2058:	df 91       	pop	r29
    205a:	08 95       	ret

0000205c <main>:

#include <stdlib.h>
#include <string.h>

void main()
{
    205c:	df 93       	push	r29
    205e:	cf 93       	push	r28
    2060:	cd b7       	in	r28, 0x3d	; 61
    2062:	de b7       	in	r29, 0x3e	; 62
    2064:	e6 97       	sbiw	r28, 0x36	; 54
    2066:	0f b6       	in	r0, 0x3f	; 63
    2068:	f8 94       	cli
    206a:	de bf       	out	0x3e, r29	; 62
    206c:	0f be       	out	0x3f, r0	; 63
    206e:	cd bf       	out	0x3d, r28	; 61
	Temp_init();
    2070:	0e 94 18 11 	call	0x2230	; 0x2230 <Temp_init>
	Lcd_Init();
    2074:	0e 94 0e 0c 	call	0x181c	; 0x181c <Lcd_Init>
	u32 temp;
	u8 text[20];
	u8 test[]={"The Temp is:"};
    2078:	ce 01       	movw	r24, r28
    207a:	85 96       	adiw	r24, 0x25	; 37
    207c:	9b ab       	std	Y+51, r25	; 0x33
    207e:	8a ab       	std	Y+50, r24	; 0x32
    2080:	e0 e6       	ldi	r30, 0x60	; 96
    2082:	f0 e0       	ldi	r31, 0x00	; 0
    2084:	fd ab       	std	Y+53, r31	; 0x35
    2086:	ec ab       	std	Y+52, r30	; 0x34
    2088:	fd e0       	ldi	r31, 0x0D	; 13
    208a:	fe ab       	std	Y+54, r31	; 0x36
    208c:	ec a9       	ldd	r30, Y+52	; 0x34
    208e:	fd a9       	ldd	r31, Y+53	; 0x35
    2090:	00 80       	ld	r0, Z
    2092:	8c a9       	ldd	r24, Y+52	; 0x34
    2094:	9d a9       	ldd	r25, Y+53	; 0x35
    2096:	01 96       	adiw	r24, 0x01	; 1
    2098:	9d ab       	std	Y+53, r25	; 0x35
    209a:	8c ab       	std	Y+52, r24	; 0x34
    209c:	ea a9       	ldd	r30, Y+50	; 0x32
    209e:	fb a9       	ldd	r31, Y+51	; 0x33
    20a0:	00 82       	st	Z, r0
    20a2:	8a a9       	ldd	r24, Y+50	; 0x32
    20a4:	9b a9       	ldd	r25, Y+51	; 0x33
    20a6:	01 96       	adiw	r24, 0x01	; 1
    20a8:	9b ab       	std	Y+51, r25	; 0x33
    20aa:	8a ab       	std	Y+50, r24	; 0x32
    20ac:	9e a9       	ldd	r25, Y+54	; 0x36
    20ae:	91 50       	subi	r25, 0x01	; 1
    20b0:	9e ab       	std	Y+54, r25	; 0x36
    20b2:	ee a9       	ldd	r30, Y+54	; 0x36
    20b4:	ee 23       	and	r30, r30
    20b6:	51 f7       	brne	.-44     	; 0x208c <main+0x30>
	while(1)
	{

		temp=GetTemp();
    20b8:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <GetTemp>
    20bc:	98 8b       	std	Y+16, r25	; 0x10
    20be:	8f 87       	std	Y+15, r24	; 0x0f
		itoa(temp,text,10);
    20c0:	8f 85       	ldd	r24, Y+15	; 0x0f
    20c2:	98 89       	ldd	r25, Y+16	; 0x10
    20c4:	9e 01       	movw	r18, r28
    20c6:	2f 5e       	subi	r18, 0xEF	; 239
    20c8:	3f 4f       	sbci	r19, 0xFF	; 255
    20ca:	b9 01       	movw	r22, r18
    20cc:	4a e0       	ldi	r20, 0x0A	; 10
    20ce:	50 e0       	ldi	r21, 0x00	; 0
    20d0:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <itoa>
		Lcd_SendString(test);
    20d4:	ce 01       	movw	r24, r28
    20d6:	85 96       	adiw	r24, 0x25	; 37
    20d8:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <Lcd_SendString>
		Lcd_SendString(text);
    20dc:	ce 01       	movw	r24, r28
    20de:	41 96       	adiw	r24, 0x11	; 17
    20e0:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <Lcd_SendString>
    20e4:	80 e0       	ldi	r24, 0x00	; 0
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	a8 ec       	ldi	r26, 0xC8	; 200
    20ea:	b2 e4       	ldi	r27, 0x42	; 66
    20ec:	8b 87       	std	Y+11, r24	; 0x0b
    20ee:	9c 87       	std	Y+12, r25	; 0x0c
    20f0:	ad 87       	std	Y+13, r26	; 0x0d
    20f2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    20f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    20f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    20fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    20fc:	20 e0       	ldi	r18, 0x00	; 0
    20fe:	30 e0       	ldi	r19, 0x00	; 0
    2100:	4a ef       	ldi	r20, 0xFA	; 250
    2102:	54 e4       	ldi	r21, 0x44	; 68
    2104:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2108:	dc 01       	movw	r26, r24
    210a:	cb 01       	movw	r24, r22
    210c:	8f 83       	std	Y+7, r24	; 0x07
    210e:	98 87       	std	Y+8, r25	; 0x08
    2110:	a9 87       	std	Y+9, r26	; 0x09
    2112:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2114:	6f 81       	ldd	r22, Y+7	; 0x07
    2116:	78 85       	ldd	r23, Y+8	; 0x08
    2118:	89 85       	ldd	r24, Y+9	; 0x09
    211a:	9a 85       	ldd	r25, Y+10	; 0x0a
    211c:	20 e0       	ldi	r18, 0x00	; 0
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	40 e8       	ldi	r20, 0x80	; 128
    2122:	5f e3       	ldi	r21, 0x3F	; 63
    2124:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2128:	88 23       	and	r24, r24
    212a:	2c f4       	brge	.+10     	; 0x2136 <main+0xda>
		__ticks = 1;
    212c:	81 e0       	ldi	r24, 0x01	; 1
    212e:	90 e0       	ldi	r25, 0x00	; 0
    2130:	9e 83       	std	Y+6, r25	; 0x06
    2132:	8d 83       	std	Y+5, r24	; 0x05
    2134:	3f c0       	rjmp	.+126    	; 0x21b4 <main+0x158>
	else if (__tmp > 65535)
    2136:	6f 81       	ldd	r22, Y+7	; 0x07
    2138:	78 85       	ldd	r23, Y+8	; 0x08
    213a:	89 85       	ldd	r24, Y+9	; 0x09
    213c:	9a 85       	ldd	r25, Y+10	; 0x0a
    213e:	20 e0       	ldi	r18, 0x00	; 0
    2140:	3f ef       	ldi	r19, 0xFF	; 255
    2142:	4f e7       	ldi	r20, 0x7F	; 127
    2144:	57 e4       	ldi	r21, 0x47	; 71
    2146:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    214a:	18 16       	cp	r1, r24
    214c:	4c f5       	brge	.+82     	; 0x21a0 <main+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    214e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2150:	7c 85       	ldd	r23, Y+12	; 0x0c
    2152:	8d 85       	ldd	r24, Y+13	; 0x0d
    2154:	9e 85       	ldd	r25, Y+14	; 0x0e
    2156:	20 e0       	ldi	r18, 0x00	; 0
    2158:	30 e0       	ldi	r19, 0x00	; 0
    215a:	40 e2       	ldi	r20, 0x20	; 32
    215c:	51 e4       	ldi	r21, 0x41	; 65
    215e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2162:	dc 01       	movw	r26, r24
    2164:	cb 01       	movw	r24, r22
    2166:	bc 01       	movw	r22, r24
    2168:	cd 01       	movw	r24, r26
    216a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    216e:	dc 01       	movw	r26, r24
    2170:	cb 01       	movw	r24, r22
    2172:	9e 83       	std	Y+6, r25	; 0x06
    2174:	8d 83       	std	Y+5, r24	; 0x05
    2176:	0f c0       	rjmp	.+30     	; 0x2196 <main+0x13a>
    2178:	88 ec       	ldi	r24, 0xC8	; 200
    217a:	90 e0       	ldi	r25, 0x00	; 0
    217c:	9c 83       	std	Y+4, r25	; 0x04
    217e:	8b 83       	std	Y+3, r24	; 0x03
    2180:	8b 81       	ldd	r24, Y+3	; 0x03
    2182:	9c 81       	ldd	r25, Y+4	; 0x04
    2184:	01 97       	sbiw	r24, 0x01	; 1
    2186:	f1 f7       	brne	.-4      	; 0x2184 <main+0x128>
    2188:	9c 83       	std	Y+4, r25	; 0x04
    218a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    218c:	8d 81       	ldd	r24, Y+5	; 0x05
    218e:	9e 81       	ldd	r25, Y+6	; 0x06
    2190:	01 97       	sbiw	r24, 0x01	; 1
    2192:	9e 83       	std	Y+6, r25	; 0x06
    2194:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2196:	8d 81       	ldd	r24, Y+5	; 0x05
    2198:	9e 81       	ldd	r25, Y+6	; 0x06
    219a:	00 97       	sbiw	r24, 0x00	; 0
    219c:	69 f7       	brne	.-38     	; 0x2178 <main+0x11c>
    219e:	14 c0       	rjmp	.+40     	; 0x21c8 <main+0x16c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21a0:	6f 81       	ldd	r22, Y+7	; 0x07
    21a2:	78 85       	ldd	r23, Y+8	; 0x08
    21a4:	89 85       	ldd	r24, Y+9	; 0x09
    21a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    21a8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21ac:	dc 01       	movw	r26, r24
    21ae:	cb 01       	movw	r24, r22
    21b0:	9e 83       	std	Y+6, r25	; 0x06
    21b2:	8d 83       	std	Y+5, r24	; 0x05
    21b4:	8d 81       	ldd	r24, Y+5	; 0x05
    21b6:	9e 81       	ldd	r25, Y+6	; 0x06
    21b8:	9a 83       	std	Y+2, r25	; 0x02
    21ba:	89 83       	std	Y+1, r24	; 0x01
    21bc:	89 81       	ldd	r24, Y+1	; 0x01
    21be:	9a 81       	ldd	r25, Y+2	; 0x02
    21c0:	01 97       	sbiw	r24, 0x01	; 1
    21c2:	f1 f7       	brne	.-4      	; 0x21c0 <main+0x164>
    21c4:	9a 83       	std	Y+2, r25	; 0x02
    21c6:	89 83       	std	Y+1, r24	; 0x01

		_delay_ms(100);
		Lcd_SendCommand(0x01);
    21c8:	81 e0       	ldi	r24, 0x01	; 1
    21ca:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Lcd_SendCommand>
    21ce:	74 cf       	rjmp	.-280    	; 0x20b8 <main+0x5c>

000021d0 <GetTemp>:
 *      Author: pola
 */
#include"types.h"

u16 GetTemp(void)
{
    21d0:	df 93       	push	r29
    21d2:	cf 93       	push	r28
    21d4:	00 d0       	rcall	.+0      	; 0x21d6 <GetTemp+0x6>
    21d6:	00 d0       	rcall	.+0      	; 0x21d8 <GetTemp+0x8>
    21d8:	0f 92       	push	r0
    21da:	cd b7       	in	r28, 0x3d	; 61
    21dc:	de b7       	in	r29, 0x3e	; 62
	u16 AdcValue=Adc_Read();
    21de:	0e 94 0b 06 	call	0xc16	; 0xc16 <Adc_Read>
    21e2:	9d 83       	std	Y+5, r25	; 0x05
    21e4:	8c 83       	std	Y+4, r24	; 0x04


	u16 volt=(u32) (AdcValue*5000)/1024;
    21e6:	2c 81       	ldd	r18, Y+4	; 0x04
    21e8:	3d 81       	ldd	r19, Y+5	; 0x05
    21ea:	88 e8       	ldi	r24, 0x88	; 136
    21ec:	93 e1       	ldi	r25, 0x13	; 19
    21ee:	ac 01       	movw	r20, r24
    21f0:	24 9f       	mul	r18, r20
    21f2:	c0 01       	movw	r24, r0
    21f4:	25 9f       	mul	r18, r21
    21f6:	90 0d       	add	r25, r0
    21f8:	34 9f       	mul	r19, r20
    21fa:	90 0d       	add	r25, r0
    21fc:	11 24       	eor	r1, r1
    21fe:	89 2f       	mov	r24, r25
    2200:	99 27       	eor	r25, r25
    2202:	86 95       	lsr	r24
    2204:	86 95       	lsr	r24
    2206:	9b 83       	std	Y+3, r25	; 0x03
    2208:	8a 83       	std	Y+2, r24	; 0x02
	u8 temp=volt/10;
    220a:	8a 81       	ldd	r24, Y+2	; 0x02
    220c:	9b 81       	ldd	r25, Y+3	; 0x03
    220e:	2a e0       	ldi	r18, 0x0A	; 10
    2210:	30 e0       	ldi	r19, 0x00	; 0
    2212:	b9 01       	movw	r22, r18
    2214:	0e 94 21 11 	call	0x2242	; 0x2242 <__udivmodhi4>
    2218:	cb 01       	movw	r24, r22
    221a:	89 83       	std	Y+1, r24	; 0x01
	return volt;
    221c:	8a 81       	ldd	r24, Y+2	; 0x02
    221e:	9b 81       	ldd	r25, Y+3	; 0x03
	}
    2220:	0f 90       	pop	r0
    2222:	0f 90       	pop	r0
    2224:	0f 90       	pop	r0
    2226:	0f 90       	pop	r0
    2228:	0f 90       	pop	r0
    222a:	cf 91       	pop	r28
    222c:	df 91       	pop	r29
    222e:	08 95       	ret

00002230 <Temp_init>:
void Temp_init(void)
{
    2230:	df 93       	push	r29
    2232:	cf 93       	push	r28
    2234:	cd b7       	in	r28, 0x3d	; 61
    2236:	de b7       	in	r29, 0x3e	; 62
Adc_Init();
    2238:	0e 94 9b 05 	call	0xb36	; 0xb36 <Adc_Init>
}
    223c:	cf 91       	pop	r28
    223e:	df 91       	pop	r29
    2240:	08 95       	ret

00002242 <__udivmodhi4>:
    2242:	aa 1b       	sub	r26, r26
    2244:	bb 1b       	sub	r27, r27
    2246:	51 e1       	ldi	r21, 0x11	; 17
    2248:	07 c0       	rjmp	.+14     	; 0x2258 <__udivmodhi4_ep>

0000224a <__udivmodhi4_loop>:
    224a:	aa 1f       	adc	r26, r26
    224c:	bb 1f       	adc	r27, r27
    224e:	a6 17       	cp	r26, r22
    2250:	b7 07       	cpc	r27, r23
    2252:	10 f0       	brcs	.+4      	; 0x2258 <__udivmodhi4_ep>
    2254:	a6 1b       	sub	r26, r22
    2256:	b7 0b       	sbc	r27, r23

00002258 <__udivmodhi4_ep>:
    2258:	88 1f       	adc	r24, r24
    225a:	99 1f       	adc	r25, r25
    225c:	5a 95       	dec	r21
    225e:	a9 f7       	brne	.-22     	; 0x224a <__udivmodhi4_loop>
    2260:	80 95       	com	r24
    2262:	90 95       	com	r25
    2264:	bc 01       	movw	r22, r24
    2266:	cd 01       	movw	r24, r26
    2268:	08 95       	ret

0000226a <__prologue_saves__>:
    226a:	2f 92       	push	r2
    226c:	3f 92       	push	r3
    226e:	4f 92       	push	r4
    2270:	5f 92       	push	r5
    2272:	6f 92       	push	r6
    2274:	7f 92       	push	r7
    2276:	8f 92       	push	r8
    2278:	9f 92       	push	r9
    227a:	af 92       	push	r10
    227c:	bf 92       	push	r11
    227e:	cf 92       	push	r12
    2280:	df 92       	push	r13
    2282:	ef 92       	push	r14
    2284:	ff 92       	push	r15
    2286:	0f 93       	push	r16
    2288:	1f 93       	push	r17
    228a:	cf 93       	push	r28
    228c:	df 93       	push	r29
    228e:	cd b7       	in	r28, 0x3d	; 61
    2290:	de b7       	in	r29, 0x3e	; 62
    2292:	ca 1b       	sub	r28, r26
    2294:	db 0b       	sbc	r29, r27
    2296:	0f b6       	in	r0, 0x3f	; 63
    2298:	f8 94       	cli
    229a:	de bf       	out	0x3e, r29	; 62
    229c:	0f be       	out	0x3f, r0	; 63
    229e:	cd bf       	out	0x3d, r28	; 61
    22a0:	09 94       	ijmp

000022a2 <__epilogue_restores__>:
    22a2:	2a 88       	ldd	r2, Y+18	; 0x12
    22a4:	39 88       	ldd	r3, Y+17	; 0x11
    22a6:	48 88       	ldd	r4, Y+16	; 0x10
    22a8:	5f 84       	ldd	r5, Y+15	; 0x0f
    22aa:	6e 84       	ldd	r6, Y+14	; 0x0e
    22ac:	7d 84       	ldd	r7, Y+13	; 0x0d
    22ae:	8c 84       	ldd	r8, Y+12	; 0x0c
    22b0:	9b 84       	ldd	r9, Y+11	; 0x0b
    22b2:	aa 84       	ldd	r10, Y+10	; 0x0a
    22b4:	b9 84       	ldd	r11, Y+9	; 0x09
    22b6:	c8 84       	ldd	r12, Y+8	; 0x08
    22b8:	df 80       	ldd	r13, Y+7	; 0x07
    22ba:	ee 80       	ldd	r14, Y+6	; 0x06
    22bc:	fd 80       	ldd	r15, Y+5	; 0x05
    22be:	0c 81       	ldd	r16, Y+4	; 0x04
    22c0:	1b 81       	ldd	r17, Y+3	; 0x03
    22c2:	aa 81       	ldd	r26, Y+2	; 0x02
    22c4:	b9 81       	ldd	r27, Y+1	; 0x01
    22c6:	ce 0f       	add	r28, r30
    22c8:	d1 1d       	adc	r29, r1
    22ca:	0f b6       	in	r0, 0x3f	; 63
    22cc:	f8 94       	cli
    22ce:	de bf       	out	0x3e, r29	; 62
    22d0:	0f be       	out	0x3f, r0	; 63
    22d2:	cd bf       	out	0x3d, r28	; 61
    22d4:	ed 01       	movw	r28, r26
    22d6:	08 95       	ret

000022d8 <itoa>:
    22d8:	fb 01       	movw	r30, r22
    22da:	9f 01       	movw	r18, r30
    22dc:	e8 94       	clt
    22de:	42 30       	cpi	r20, 0x02	; 2
    22e0:	c4 f0       	brlt	.+48     	; 0x2312 <itoa+0x3a>
    22e2:	45 32       	cpi	r20, 0x25	; 37
    22e4:	b4 f4       	brge	.+44     	; 0x2312 <itoa+0x3a>
    22e6:	4a 30       	cpi	r20, 0x0A	; 10
    22e8:	29 f4       	brne	.+10     	; 0x22f4 <itoa+0x1c>
    22ea:	97 fb       	bst	r25, 7
    22ec:	1e f4       	brtc	.+6      	; 0x22f4 <itoa+0x1c>
    22ee:	90 95       	com	r25
    22f0:	81 95       	neg	r24
    22f2:	9f 4f       	sbci	r25, 0xFF	; 255
    22f4:	64 2f       	mov	r22, r20
    22f6:	77 27       	eor	r23, r23
    22f8:	0e 94 21 11 	call	0x2242	; 0x2242 <__udivmodhi4>
    22fc:	80 5d       	subi	r24, 0xD0	; 208
    22fe:	8a 33       	cpi	r24, 0x3A	; 58
    2300:	0c f0       	brlt	.+2      	; 0x2304 <itoa+0x2c>
    2302:	89 5d       	subi	r24, 0xD9	; 217
    2304:	81 93       	st	Z+, r24
    2306:	cb 01       	movw	r24, r22
    2308:	00 97       	sbiw	r24, 0x00	; 0
    230a:	a1 f7       	brne	.-24     	; 0x22f4 <itoa+0x1c>
    230c:	16 f4       	brtc	.+4      	; 0x2312 <itoa+0x3a>
    230e:	5d e2       	ldi	r21, 0x2D	; 45
    2310:	51 93       	st	Z+, r21
    2312:	10 82       	st	Z, r1
    2314:	c9 01       	movw	r24, r18
    2316:	0c 94 8d 11 	jmp	0x231a	; 0x231a <strrev>

0000231a <strrev>:
    231a:	dc 01       	movw	r26, r24
    231c:	fc 01       	movw	r30, r24
    231e:	67 2f       	mov	r22, r23
    2320:	71 91       	ld	r23, Z+
    2322:	77 23       	and	r23, r23
    2324:	e1 f7       	brne	.-8      	; 0x231e <strrev+0x4>
    2326:	32 97       	sbiw	r30, 0x02	; 2
    2328:	04 c0       	rjmp	.+8      	; 0x2332 <strrev+0x18>
    232a:	7c 91       	ld	r23, X
    232c:	6d 93       	st	X+, r22
    232e:	70 83       	st	Z, r23
    2330:	62 91       	ld	r22, -Z
    2332:	ae 17       	cp	r26, r30
    2334:	bf 07       	cpc	r27, r31
    2336:	c8 f3       	brcs	.-14     	; 0x232a <strrev+0x10>
    2338:	08 95       	ret

0000233a <_exit>:
    233a:	f8 94       	cli

0000233c <__stop_program>:
    233c:	ff cf       	rjmp	.-2      	; 0x233c <__stop_program>
