
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102355                       # Number of seconds simulated
sim_ticks                                102354809226                       # Number of ticks simulated
final_tick                               629348706504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135898                       # Simulator instruction rate (inst/s)
host_op_rate                                   171482                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6322549                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888584                       # Number of bytes of host memory used
host_seconds                                 16188.85                       # Real time elapsed on the host
sim_insts                                  2200027185                       # Number of instructions simulated
sim_ops                                    2776101442                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4320256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1533184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5856896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1300224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1300224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        33752                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11978                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10158                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10158                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42208627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14979111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57221503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17508                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33765                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12703106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12703106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12703106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42208627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14979111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               69924609                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245455179                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21940060                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17776451                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8988753                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284592                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464461                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91322                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185618239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121930855                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21940060                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10749053                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26711019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6162112                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4757490                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11616042                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221190593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194479574     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486458      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960439      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592629      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994278      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553377      0.70%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186369      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741437      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13196032      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221190593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089385                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.496754                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183528477                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6907471                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26603627                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        88807                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4062205                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780564                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42228                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149509694                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78103                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4062205                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184034846                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1849095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3600268                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26155309                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1488864                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149372423                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        35636                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278603                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       538561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       231095                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210153185                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696984043                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696984043                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39457667                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36649                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20107                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4748012                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14510675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       132926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600645                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148301882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139361453                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146098                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24665857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51244805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3559                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221190593                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630051                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161095655     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25765924     11.65%     84.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12493029      5.65%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335544      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7722213      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592624      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677313      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379339      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       128952      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221190593                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         401253     59.43%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136105     20.16%     79.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137773     20.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117052238     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113527      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13025713      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7153441      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139361453                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567767                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675131                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500734726                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173004838                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135784852                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140036584                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3276738                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1028                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       184774                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4062205                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1116291                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97851                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148338509                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14510675                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210500                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20093                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137345                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236520                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136819451                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12576815                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2542000                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19728889                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19400576                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7152074                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557411                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135785378                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135784852                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80417033                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221917610                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.553196                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362373                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25530734                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016306                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217128388                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370116                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165552038     76.25%     76.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24273750     11.18%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602437      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6020478      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4357630      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713022      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321975      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954619      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332439      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217128388                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332439                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363136066                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300742532                       # The number of ROB writes
system.switch_cpus0.timesIdled                3010454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24264586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.454552                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.454552                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.407406                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.407406                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616300040                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189122049                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138100701                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245455179                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21970609                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17826317                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2023511                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8892025                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8317736                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2385186                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95360                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190314718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122532687                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21970609                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10702922                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26977669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6181926                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4772022                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11761972                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2021412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226196737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.665459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.024983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199219068     88.07%     88.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1878357      0.83%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3421280      1.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3159452      1.40%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2006530      0.89%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1649203      0.73%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          944098      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          961333      0.42%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12957416      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226196737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089510                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.499206                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188368596                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6735411                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26913580                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47043                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4132103                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3800185                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150426858                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4132103                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188850476                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1252402                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4369613                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26449551                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1142581                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150300806                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        196620                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       488424                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213169961                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    700154699                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    700154699                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175372005                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37797919                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34536                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17268                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4197712                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14207345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7337685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84030                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1624322                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149295226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34536                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140923511                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       119249                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22627379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47683933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    226196737                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.623013                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.296765                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165424165     73.13%     73.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25729042     11.37%     84.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13837808      6.12%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7014133      3.10%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8349661      3.69%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2712718      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2535909      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       447642      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       145659      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226196737                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         425810     59.57%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148099     20.72%     80.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140926     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118501720     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2020598      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17268      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13069351      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7314574      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140923511                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.574131                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             714835                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005073                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    508877842                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171957355                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137869182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141638346                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       274356                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2774773                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95228                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4132103                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         846270                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116735                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149329762                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14207345                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7337685                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17268                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1077435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1129793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2207228                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138890112                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12608776                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2033398                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19923191                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19601816                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7314415                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.565847                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137869223                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137869182                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79581429                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221699629                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561688                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358961                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102135981                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125759589                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23570531                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2049189                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222064634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.366052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169104768     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24381325     10.98%     87.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12643093      5.69%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4062352      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5584817      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1872445      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1082718      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957707      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2375409      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222064634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102135981                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125759589                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18675026                       # Number of memory references committed
system.switch_cpus1.commit.loads             11432569                       # Number of loads committed
system.switch_cpus1.commit.membars              17268                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18152039                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113299824                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2593848                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2375409                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           369019345                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302792392                       # The number of ROB writes
system.switch_cpus1.timesIdled                2950581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19258442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102135981                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125759589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102135981                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.403219                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.403219                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416108                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416108                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624701813                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192948351                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138797541                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34536                       # number of misc regfile writes
system.l20.replacements                         33769                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          154503                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35817                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.313678                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.289078                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.800078                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1681.585722                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           357.325122                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004047                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000391                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.821087                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.174475                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39639                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39639                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8446                       # number of Writeback hits
system.l20.Writeback_hits::total                 8446                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39639                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39639                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39639                       # number of overall hits
system.l20.overall_hits::total                  39639                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        33752                       # number of ReadReq misses
system.l20.ReadReq_misses::total                33765                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        33752                       # number of demand (read+write) misses
system.l20.demand_misses::total                 33765                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        33752                       # number of overall misses
system.l20.overall_misses::total                33765                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2595857                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6965196379                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6967792236                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2595857                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6965196379                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6967792236                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2595857                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6965196379                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6967792236                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73391                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73404                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8446                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8446                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73391                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73404                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73391                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73404                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.459893                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.459989                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.459893                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.459989                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.459893                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.459989                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206363.960032                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206361.387117                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206363.960032                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206361.387117                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206363.960032                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206361.387117                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4783                       # number of writebacks
system.l20.writebacks::total                     4783                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        33752                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           33765                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        33752                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            33765                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        33752                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           33765                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1816060                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4941377040                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4943193100                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1816060                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4941377040                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4943193100                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1816060                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4941377040                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4943193100                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.459893                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.459989                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.459893                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.459989                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.459893                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.459989                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139696.923077                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146402.495852                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146399.914112                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139696.923077                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146402.495852                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146399.914112                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139696.923077                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146402.495852                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146399.914112                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12000                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          184758                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14048                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.151908                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.703330                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.675813                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1528.102076                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           493.518781                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012062                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000818                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.746144                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.240976                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27656                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27656                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9117                       # number of Writeback hits
system.l21.Writeback_hits::total                 9117                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27656                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27656                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27656                       # number of overall hits
system.l21.overall_hits::total                  27656                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11978                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11992                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11978                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11992                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11978                       # number of overall misses
system.l21.overall_misses::total                11992                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2505195                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2455303319                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2457808514                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2505195                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2455303319                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2457808514                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2505195                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2455303319                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2457808514                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39634                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39648                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9117                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9117                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39634                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39648                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39634                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39648                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.302215                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.302462                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.302215                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.302462                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.302215                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.302462                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 178942.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204984.414677                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204954.012175                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 178942.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204984.414677                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204954.012175                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 178942.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204984.414677                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204954.012175                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5375                       # number of writebacks
system.l21.writebacks::total                     5375                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11978                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11992                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11978                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11992                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11978                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11992                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1660444                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1734711691                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1736372135                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1660444                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1734711691                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1736372135                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1660444                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1734711691                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1736372135                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.302215                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.302462                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.302215                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.302462                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.302215                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.302462                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118603.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144824.819753                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144794.207388                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118603.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144824.819753                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144794.207388                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118603.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144824.819753                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144794.207388                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996678                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011623650                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060333.299389                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996678                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11616026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11616026                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11616026                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11616026                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11616026                       # number of overall hits
system.cpu0.icache.overall_hits::total       11616026                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3206387                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3206387                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3206387                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3206387                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3206387                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3206387                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11616042                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11616042                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11616042                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11616042                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11616042                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11616042                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200399.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200399.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200399.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2703757                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2703757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2703757                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 207981.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73391                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482663                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73647                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2437.066859                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.035907                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.964093                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902484                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097516                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9418207                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9418207                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19863                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19863                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410865                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410865                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410865                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410865                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182430                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182430                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182430                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182430                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182430                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25527240630                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25527240630                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25527240630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25527240630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25527240630                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25527240630                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9600637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9600637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16593295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16593295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16593295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16593295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019002                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010994                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010994                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010994                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010994                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139928.962506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139928.962506                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139928.962506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139928.962506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139928.962506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139928.962506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8446                       # number of writebacks
system.cpu0.dcache.writebacks::total             8446                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109039                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109039                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109039                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109039                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73391                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73391                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73391                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73391                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73391                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9840408835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9840408835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9840408835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9840408835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9840408835                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9840408835                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004423                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004423                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134081.956030                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134081.956030                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 134081.956030                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 134081.956030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 134081.956030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 134081.956030                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997006                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009660806                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180692.885529                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997006                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11761956                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11761956                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11761956                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11761956                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11761956                       # number of overall hits
system.cpu1.icache.overall_hits::total       11761956                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3050906                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3050906                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3050906                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3050906                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3050906                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3050906                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11761972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11761972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11761972                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11761972                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11761972                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11761972                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 190681.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 190681.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 190681.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 190681.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 190681.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 190681.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2621395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2621395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2621395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2621395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2621395                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2621395                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187242.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 187242.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 187242.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 187242.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 187242.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 187242.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39634                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168122275                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39890                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4214.647155                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.238407                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.761593                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907181                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092819                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9475565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9475565                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7209646                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7209646                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17268                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17268                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17268                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16685211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16685211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16685211                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16685211                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119515                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119515                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119515                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119515                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119515                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15227148999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15227148999                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15227148999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15227148999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15227148999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15227148999                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9595080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9595080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7209646                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7209646                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17268                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17268                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16804726                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16804726                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16804726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16804726                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012456                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012456                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127407.848379                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127407.848379                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 127407.848379                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127407.848379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 127407.848379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127407.848379                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9117                       # number of writebacks
system.cpu1.dcache.writebacks::total             9117                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79881                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79881                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79881                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79881                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39634                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39634                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39634                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4354526502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4354526502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4354526502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4354526502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4354526502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4354526502                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109868.458949                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109868.458949                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109868.458949                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109868.458949                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109868.458949                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109868.458949                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
