############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########

1. Your task is to write a verilog testbench for an verilog RTL module code (we call it as "DUT", device under test). The infomation we have is 
- 1.1. the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". 
- 1.2. the module header.
- 1.3. the technical specification of testbench
- 1.4. test scenarios which determines value and sequential information of test vectors

2. you are in section 4. in this section, our target is to generate the verilog testbench for the DUT. This testbench can export the input and output signals of DUT at the important time points. The exported data will be send to a python script to check the correctness of DUT. 
ATTENTION: The testbench does not need to check the DUT's output but only export the signals of DUT.
Instruction of saving signals to file: 
(1) you should use $fopen and $fdisplay to export the important signals in testbench. the file name is "TBout.txt".
(2) When running testbench, for one time point, you should export 1 line. the example of the printed line is "scenario: 1, a = %d, b = %d, c = %d, d = %d, q = %d"; If one scenario has multiple test cases, use letter suffix to represent different test cases, like "scenario: 1a, a = %d, b = %d, c = %d, d = %d, q = %d", "scenario: 1b, a = %d, b = %d, c = %d, d = %d, q = %d".
(3) Attention: before $fdisplay, you should always have a delay statement to make sure the signals are stable.
(4) the signals you save is the input and output of DUT, you should determine the signals according to DUT's header:

module top_module (
	input a, 
	input b, 
	input c, 
	input d,
	output q
);

Your other information:
RTL circuit problem description:
This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.

// time            a               b               c               d               q               
// 0ns             0               0               0               0               1               
// 5ns             0               0               0               0               1               
// 10ns            0               0               0               0               1               
// 15ns            0               0               0               0               1               
// 20ns            0               0               0               1               0               
// 25ns            0               0               1               0               0               
// 30ns            0               0               1               1               1               
// 35ns            0               1               0               0               0               
// 40ns            0               1               0               1               1               
// 45ns            0               1               1               0               1               
// 50ns            0               1               1               1               0               
// 55ns            1               0               0               0               0               
// 60ns            1               0               0               1               1               
// 65ns            1               0               1               0               1               
// 70ns            1               0               1               1               0               
// 75ns            1               1               0               0               1               
// 80ns            1               1               0               1               0               
// 85ns            1               1               1               0               0               
// 90ns            1               1               1               1               1       
RTL testbench specification:
{
  "important data": "Simulation waveform data showing input-output relationship for signals a, b, c, d and output q.",
  "technical specifications": [
    "1. Module header defined as: module top_module (input a, input b, input c, input d, output q);",
    "2. The DUT is a combinational circuit with 4 inputs (a, b, c, d) and 1 output (q).",
    "3. Testbench should generate all possible combinations of inputs a, b, c, and d and apply them to the DUT.",
    "4. Expected output q must be verified against the provided waveform data at corresponding time intervals.",
    "5. Testbench should include initial conditions and time delay statements to match the provided input-output time mapping."
  ]
}
IMPORTANT - test scenario:
{
  "scenario 1": "Initialize inputs a, b, c, d to 0 at time 0ns. Maintain these values until time 20ns.",
  "scenario 2": "At time 20ns, set input d to 1 while keeping a, b, and c at 0. Maintain these values until time 25ns.",
  "scenario 3": "At time 25ns, set input c to 1 while keeping a, b at 0 and d at 1. Maintain these values until time 30ns.",
  "scenario 4": "At time 30ns, change input b to 1 while keeping a at 0, c at 1, and d at 1. Maintain these values until time 35ns.",
  "scenario 5": "At time 35ns, set input a to 0, b to 1, c to 0, and d to 0. Maintain these values until time 40ns.",
  "scenario 6": "At time 40ns, set input d to 1 while keeping a at 0, b at 1, and c at 0. Maintain these values until time 45ns.",
  "scenario 7": "At time 45ns, set input c to 1 while keeping a at 0, b at 1, and d at 0. Maintain these values until time 50ns.",
  "scenario 8": "At time 50ns, set input d to 1 while keeping a at 0, b at 1, and c at 1. Maintain these values until time 55ns.",
  "scenario 9": "At time 55ns, change input a to 1 while keeping b, c, and d at 0. Maintain these values until time 60ns.",
  "scenario 10": "At time 60ns, set input d to 1 while keeping a at 1, b at 0, and c at 0. Maintain these values until time 65ns.",
  "scenario 11": "At time 65ns, set input c to 1 while keeping a at 1, b at 0, and d at 1. Maintain these values until time 70ns.",
  "scenario 12": "At time 70ns, set input d to 1 while keeping a at 1, b at 0, and c at 1. Maintain these values until time 75ns.",
  "scenario 13": "At time 75ns, set input b to 1 while keeping a at 1, c at 0, and d at 0. Maintain these values until time 80ns.",
  "scenario 14": "At time 80ns, set input d to 1 while keeping a at 1, b at 1, and c at 0. Maintain these values until time 85ns.",
  "scenario 15": "At time 85ns, set input c to 1 while keeping a at 1, b at 1, and d at 1. Maintain these values until time 90ns.",
  "scenario 16": "At time 90ns, maintain inputs a at 1, b at 1, c at 1, and d at 1 until the end of the simulation."
}

The testbench does not need to check the DUT's output but only export the signals of DUT.
Instruction of saving signals to file: 
(1) you should use $fopen and $fdisplay to export the important signals in testbench. the file name is "TBout.txt". 
(2) When running testbench, for one time point, you should export 1 line. the example of the printed line is "scenario: 1, a = %d, b = %d, c = %d, d = %d, q = %d"; If one scenario has multiple test cases, use letter suffix to represent different test cases, like "scenario: 1a, a = %d, b = %d, c = %d, d = %d, q = %d", "scenario: 1b, a = %d, b = %d, c = %d, d = %d, q = %d".
(3) Attention: before $fdisplay, you should always have a delay statement to make sure the signals are stable.
(4) the signals you save is the input and output of DUT, you should determine the signals according to DUT's header.
please only generate the verilog codes, no other words.



########## assistant ##########
```verilog
`timescale 1ns / 1ps

module tb_top_module;

    reg a, b, c, d;
    wire q;

    // Instantiate DUT
    top_module DUT (
        .a(a),
        .b(b),
        .c(c),
        .d(d),
        .q(q)
    );

    integer file;

    initial begin
        // Open the output file
        file = $fopen("TBout.txt", "w");
        
        // Scenario 1
        a = 0; b = 0; c = 0; d = 0; 
        #20;                      
        $fdisplay(file, "scenario: 1, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 2
        d = 1; 
        #5;                       
        $fdisplay(file, "scenario: 2, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 3
        c = 1; 
        #5;                       
        $fdisplay(file, "scenario: 3, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 4
        b = 1; 
        #5;                       
        $fdisplay(file, "scenario: 4, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 5
        a = 0; b = 1; c = 0; d = 0; 
        #5;                       
        $fdisplay(file, "scenario: 5, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 6
        d = 1; 
        #5;                       
        $fdisplay(file, "scenario: 6, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 7
        c = 1; 
        #5;                       
        $fdisplay(file, "scenario: 7, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 8
        d = 1; 
        #5;                       
        $fdisplay(file, "scenario: 8, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 9
        a = 1; b = 0; c = 0; d = 0; 
        #5;                       
        $fdisplay(file, "scenario: 9, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 10
        d = 1; 
        #5;                       
        $fdisplay(file, "scenario: 10, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 11
        c = 1; 
        #5;                       
        $fdisplay(file, "scenario: 11, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 12
        d = 1; 
        #5;                       
        $fdisplay(file, "scenario: 12, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 13
        b = 1; c = 0; d = 0;
        #5;                       
        $fdisplay(file, "scenario: 13, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 14
        d = 1; 
        #5;                       
        $fdisplay(file, "scenario: 14, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 15
        c = 1; 
        #5;                       
        $fdisplay(file, "scenario: 15, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Scenario 16
        #5;                       
        $fdisplay(file, "scenario: 16, a = %d, b = %d, c = %d, d = %d, q = %d", a, b, c, d, q);
        
        // Close the output file
        $fclose(file);
        
        // Finish simulation
        $finish;
    end

endmodule
```

