Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jan 31 22:37:32 2026
| Host         : JakesXPS13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       24          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.577        0.000                      0                  175        0.122        0.000                      0                  175        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
vid/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vid/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                25.622        0.000                      0                  116        0.122        0.000                      0                  116       19.500        0.000                       0                    65  
  clk_out2_clk_wiz_0                                 3.577        0.000                      0                   53        0.188        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.553        0.000                      0                   30        0.135        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vid/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.622ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.277ns  (logic 4.876ns (34.153%)  route 9.401ns (65.847%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 37.016 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I2_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[0]_i_2/O
                         net (fo=11, routed)          1.400    10.705    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X163Y142       LUT5 (Prop_lut5_I1_O)        0.152    10.857 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.624    11.481    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I5_O)        0.332    11.813 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    11.813    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    37.016    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.499    
                         clock uncertainty           -0.095    37.405    
    SLICE_X163Y143       FDRE (Setup_fdre_C_D)        0.031    37.436    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.436    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 25.622    

Slack (MET) :             25.628ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.272ns  (logic 4.640ns (32.511%)  route 9.632ns (67.489%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 37.016 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I2_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[0]_i_2/O
                         net (fo=11, routed)          1.590    10.895    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X163Y143       LUT5 (Prop_lut5_I2_O)        0.124    11.019 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.665    11.684    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2_n_0
    SLICE_X163Y143       LUT5 (Prop_lut5_I2_O)        0.124    11.808 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    11.808    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    37.016    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.499    
                         clock uncertainty           -0.095    37.405    
    SLICE_X163Y143       FDRE (Setup_fdre_C_D)        0.031    37.436    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.436    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                 25.628    

Slack (MET) :             26.046ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.850ns  (logic 4.640ns (33.501%)  route 9.210ns (66.499%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 37.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I2_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[0]_i_2/O
                         net (fo=11, routed)          1.400    10.705    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X163Y142       LUT3 (Prop_lut3_I1_O)        0.124    10.829 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_2/O
                         net (fo=1, routed)           0.433    11.262    vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_2_n_0
    SLICE_X163Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.386 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    11.386    vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X163Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    37.015    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.498    
                         clock uncertainty           -0.095    37.404    
    SLICE_X163Y142       FDRE (Setup_fdre_C_D)        0.029    37.433    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 26.046    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 4.640ns (33.813%)  route 9.083ns (66.187%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 37.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=4, routed)           1.036    10.341    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X162Y142       LUT5 (Prop_lut5_I4_O)        0.124    10.465 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_6__0/O
                         net (fo=1, routed)           0.670    11.135    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_6__0_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I4_O)        0.124    11.259 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.259    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X162Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    37.015    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.498    
                         clock uncertainty           -0.095    37.404    
    SLICE_X162Y142       FDRE (Setup_fdre_C_D)        0.081    37.485    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.598ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.348ns  (logic 4.516ns (33.834%)  route 8.832ns (66.166%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 37.016 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I2_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[0]_i_2/O
                         net (fo=11, routed)          1.455    10.760    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X162Y143       LUT5 (Prop_lut5_I2_O)        0.124    10.884 r  vid/Inst_vga/sig_gen/horizontal_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    10.884    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    37.016    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.483    37.499    
                         clock uncertainty           -0.095    37.405    
    SLICE_X162Y143       FDRE (Setup_fdre_C_D)        0.077    37.482    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         37.482    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                 26.598    

Slack (MET) :             26.600ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.386ns  (logic 4.668ns (34.873%)  route 8.718ns (65.127%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 37.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=4, routed)           0.646     9.952    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_1
    SLICE_X162Y141       LUT2 (Prop_lut2_I0_O)        0.124    10.076 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.694    10.770    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X162Y141       LUT4 (Prop_lut4_I0_O)        0.152    10.922 r  vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.922    vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    37.015    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.498    
                         clock uncertainty           -0.095    37.404    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.118    37.522    vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 26.600    

Slack (MET) :             26.615ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.372ns  (logic 4.540ns (33.952%)  route 8.832ns (66.047%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 37.016 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I2_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[0]_i_2/O
                         net (fo=11, routed)          1.455    10.760    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X162Y143       LUT5 (Prop_lut5_I1_O)        0.148    10.908 r  vid/Inst_vga/sig_gen/horizontal_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    10.908    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[2]
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    37.016    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.483    37.499    
                         clock uncertainty           -0.095    37.405    
    SLICE_X162Y143       FDRE (Setup_fdre_C_D)        0.118    37.523    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                 26.615    

Slack (MET) :             26.842ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 4.516ns (34.589%)  route 8.540ns (65.411%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 37.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 f  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 f  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I2_O)        0.124     9.305 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[0]_i_2/O
                         net (fo=11, routed)          1.163    10.468    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124    10.592 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    10.592    vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X163Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    37.015    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.498    
                         clock uncertainty           -0.095    37.404    
    SLICE_X163Y142       FDRE (Setup_fdre_C_D)        0.031    37.435    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.435    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 26.842    

Slack (MET) :             26.873ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.075ns  (logic 4.516ns (34.540%)  route 8.559ns (65.460%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 37.016 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 r  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 r  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 r  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 r  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 r  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.828     9.181    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I2_O)        0.124     9.305 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[0]_i_2/O
                         net (fo=11, routed)          1.182    10.487    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X162Y143       LUT3 (Prop_lut3_I1_O)        0.124    10.611 r  vid/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.611    vid/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    37.016    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.483    37.499    
                         clock uncertainty           -0.095    37.405    
    SLICE_X162Y143       FDRE (Setup_fdre_C_D)        0.079    37.484    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.484    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 26.873    

Slack (MET) :             26.902ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.996ns  (logic 4.841ns (37.251%)  route 8.155ns (62.749%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 37.016 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          1.517    -0.429    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X159Y147       LUT3 (Prop_lut3_I0_O)        0.150    -0.279 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9/O
                         net (fo=9, routed)           1.042     0.763    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_9_n_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I4_O)        0.354     1.117 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_1/O
                         net (fo=3, routed)           0.616     1.733    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]_0[3]
    SLICE_X157Y148       LUT6 (Prop_lut6_I0_O)        0.326     2.059 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.059    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_4_1[3]
    SLICE_X157Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.460 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.460    vid/Inst_vga/col_map/is_horizontal_gridline1_carry__0_n_0
    SLICE_X157Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.523     3.222    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X156Y149       LUT2 (Prop_lut2_I0_O)        0.302     3.524 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.524    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X156Y149       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.948 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.590     4.539    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0[1]
    SLICE_X158Y149       LUT5 (Prop_lut5_I4_O)        0.303     4.842 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.842    vid/Inst_vga/col_map/dc_bias[3]_i_18__0_2[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.420 r  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.578     5.997    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_14[2]
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.301     6.298 r  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_18__0/O
                         net (fo=1, routed)           0.263     6.561    vid/Inst_vga/col_map/dc_bias[3]_i_9_0
    SLICE_X159Y149       LUT5 (Prop_lut5_I0_O)        0.124     6.685 r  vid/Inst_vga/col_map/dc_bias[3]_i_14/O
                         net (fo=4, routed)           0.601     7.287    vid/Inst_vga/col_map/dc_bias[3]_i_14_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I1_O)        0.124     7.411 r  vid/Inst_vga/col_map/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.819     8.229    vid/Inst_vga/col_map/dc_bias[3]_i_10__0_n_0
    SLICE_X161Y149       LUT6 (Prop_lut6_I0_O)        0.124     8.353 r  vid/Inst_vga/col_map/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.326     8.679    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]
    SLICE_X161Y147       LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           0.801     9.604    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_3
    SLICE_X163Y142       LUT2 (Prop_lut2_I1_O)        0.117     9.721 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=6, routed)           0.479    10.200    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X161Y144       LUT6 (Prop_lut6_I0_O)        0.332    10.532 r  vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.532    vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y144       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    37.016    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y144       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.499    
                         clock uncertainty           -0.095    37.405    
    SLICE_X161Y144       FDRE (Setup_fdre_C_D)        0.029    37.434    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 26.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y144       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.754 r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.698    vid/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X161Y144       FDRE                                         r  vid/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.921    -1.324    vid/inst_dvid/clk_out1
    SLICE_X161Y144       FDRE                                         r  vid/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism              0.429    -0.895    
    SLICE_X161Y144       FDRE (Hold_fdre_C_D)         0.075    -0.820    vid/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.676    vid/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.060    -0.836    vid/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y140       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.642    vid/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.442    -0.883    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.072    -0.811    vid/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.639    vid/inst_dvid/TDMS_encoder_green_n_4
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.445    -0.880    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.070    -0.810    vid/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X162Y140       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.632    vid/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.445    -0.880    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.066    -0.814    vid/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.814    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/Q
                         net (fo=35, routed)          0.138    -0.617    vid/Inst_vga/sig_gen/vertical_counter/Q[6]
    SLICE_X158Y145       LUT5 (Prop_lut5_I2_O)        0.048    -0.569 r  vid/Inst_vga/sig_gen/vertical_counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.569    vid/Inst_vga/sig_gen/vertical_counter/plusOp__0[9]
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/C
                         clock pessimism              0.442    -0.883    
    SLICE_X158Y145       FDRE (Hold_fdre_C_D)         0.131    -0.752    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/Q
                         net (fo=35, routed)          0.138    -0.617    vid/Inst_vga/sig_gen/vertical_counter/Q[6]
    SLICE_X158Y145       LUT4 (Prop_lut4_I1_O)        0.045    -0.572 r  vid/Inst_vga/sig_gen/vertical_counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.572    vid/Inst_vga/sig_gen/vertical_counter/plusOp__0[8]
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/C
                         clock pessimism              0.442    -0.883    
    SLICE_X158Y145       FDRE (Hold_fdre_C_D)         0.121    -0.762    vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.210ns (35.123%)  route 0.388ns (64.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.646    -0.897    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X158Y150       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/Q
                         net (fo=37, routed)          0.388    -0.345    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]_0[6]
    SLICE_X161Y148       LUT5 (Prop_lut5_I1_O)        0.046    -0.299 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.299    vid/Inst_vga/sig_gen/horizontal_counter/plusOp[8]
    SLICE_X161Y148       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.922    -1.323    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X161Y148       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
                         clock pessimism              0.702    -0.621    
    SLICE_X161Y148       FDRE (Hold_fdre_C_D)         0.107    -0.514    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.616    vid/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.063    -0.833    vid/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.833    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.615    vid/inst_dvid/TDMS_encoder_blue_n_9
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.921    -1.324    vid/inst_dvid/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.429    -0.895    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.052    -0.843    vid/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y145   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y146   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y144   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y151   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y145   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y145   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y146   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y146   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y145   vid/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y145   vid/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y146   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y146   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y150   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.890ns (22.860%)  route 3.003ns (77.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.752     0.383    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     0.507 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     1.432    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     5.009    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.890ns (22.860%)  route 3.003ns (77.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.752     0.383    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     0.507 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     1.432    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     5.009    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.890ns (22.860%)  route 3.003ns (77.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.752     0.383    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     0.507 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     1.432    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     5.009    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.890ns (22.860%)  route 3.003ns (77.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.752     0.383    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     0.507 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     1.432    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     5.009    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.890ns (22.860%)  route 3.003ns (77.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.752     0.383    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     0.507 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     1.432    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     5.009    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.766ns (25.445%)  route 2.244ns (74.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.919     0.549    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y138       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X162Y138       FDRE (Setup_fdre_C_R)       -0.524     4.914    vid/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.766ns (26.174%)  route 2.161ns (73.826%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 5.015 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.835     0.466    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     5.015    vid/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.512    
                         clock uncertainty           -0.072     5.440    
    SLICE_X163Y141       FDRE (Setup_fdre_C_R)       -0.429     5.011    vid/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.766ns (26.174%)  route 2.161ns (73.826%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 5.015 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.835     0.466    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     5.015    vid/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.512    
                         clock uncertainty           -0.072     5.440    
    SLICE_X163Y141       FDRE (Setup_fdre_C_R)       -0.429     5.011    vid/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.766ns (26.174%)  route 2.161ns (73.826%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 5.015 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.835     0.466    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     5.015    vid/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.512    
                         clock uncertainty           -0.072     5.440    
    SLICE_X163Y141       FDRE (Setup_fdre_C_R)       -0.429     5.011    vid/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.890ns (26.839%)  route 2.426ns (73.161%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.857    -1.086    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124    -0.962 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.493    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.369 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.100     0.731    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124     0.855 r  vid/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.855    vid/inst_dvid/shift_green_1[6]
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    vid/inst_dvid/clk_out2
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.497     5.511    
                         clock uncertainty           -0.072     5.439    
    SLICE_X163Y140       FDRE (Setup_fdre_C_D)        0.032     5.471    vid/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.471    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  4.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647    -0.896    vid/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  vid/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.109    -0.645    vid/inst_dvid/data1[6]
    SLICE_X163Y139       LUT3 (Prop_lut3_I0_O)        0.045    -0.600 r  vid/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.600    vid/inst_dvid/shift_red[6]
    SLICE_X163Y139       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    vid/inst_dvid/clk_out2
    SLICE_X163Y139       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X163Y139       FDRE (Hold_fdre_C_D)         0.092    -0.789    vid/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.622    vid/inst_dvid/shift_clock[0]
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.818    vid/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.641%)  route 0.122ns (46.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  vid/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.631    vid/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X163Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.047    -0.847    vid/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.127    -0.603    vid/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.835    vid/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.602    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.842    vid/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.648    -0.895    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.754 r  vid/inst_dvid/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.191    -0.563    vid/inst_dvid/shift_blue[5]
    SLICE_X163Y144       LUT3 (Prop_lut3_I0_O)        0.045    -0.518 r  vid/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.518    vid/inst_dvid/shift_blue_0[3]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.429    -0.895    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.107    -0.788    vid/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647    -0.896    vid/inst_dvid/clk_out2
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  vid/inst_dvid/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.191    -0.564    vid/inst_dvid/shift_green[6]
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045    -0.519 r  vid/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.519    vid/inst_dvid/shift_green_1[4]
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    vid/inst_dvid/clk_out2
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.107    -0.789    vid/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.454%)  route 0.216ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  vid/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.216    -0.536    vid/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X163Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.063    -0.831    vid/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.831    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.728%)  route 0.218ns (54.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDSE (Prop_fdse_C_Q)         0.141    -0.756 r  vid/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.218    -0.537    vid/inst_dvid/data1[5]
    SLICE_X163Y138       LUT2 (Prop_lut2_I1_O)        0.043    -0.494 r  vid/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    vid/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X163Y138       FDSE (Hold_fdse_C_D)         0.107    -0.790    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDSE (Prop_fdse_C_Q)         0.141    -0.756 r  vid/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.219    -0.537    vid/inst_dvid/data1[1]
    SLICE_X163Y138       LUT2 (Prop_lut2_I1_O)        0.044    -0.493 r  vid/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    vid/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X163Y138       FDSE (Hold_fdse_C_D)         0.107    -0.790    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    vid/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    vid/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    vid/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    vid/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y144   vid/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.580ns (22.365%)  route 2.013ns (77.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.088    -0.920    vid/inst_dvid/latched_red[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.796 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     0.129    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.326    
                         clock uncertainty           -0.215     5.111    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     4.682    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.580ns (22.365%)  route 2.013ns (77.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.088    -0.920    vid/inst_dvid/latched_red[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.796 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     0.129    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.326    
                         clock uncertainty           -0.215     5.111    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     4.682    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.580ns (22.365%)  route 2.013ns (77.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.088    -0.920    vid/inst_dvid/latched_red[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.796 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     0.129    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.326    
                         clock uncertainty           -0.215     5.111    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     4.682    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.580ns (22.365%)  route 2.013ns (77.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.088    -0.920    vid/inst_dvid/latched_red[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.796 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     0.129    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.326    
                         clock uncertainty           -0.215     5.111    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     4.682    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.580ns (22.365%)  route 2.013ns (77.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.088    -0.920    vid/inst_dvid/latched_red[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.796 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.925     0.129    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    vid/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.326    
                         clock uncertainty           -0.215     5.111    
    SLICE_X163Y138       FDSE (Setup_fdse_C_S)       -0.429     4.682    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.773ns (29.449%)  route 1.852ns (70.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.831    -2.463    vid/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.478    -1.985 r  vid/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.852    -0.133    vid/inst_dvid/latched_green[2]
    SLICE_X163Y140       LUT3 (Prop_lut3_I2_O)        0.295     0.162 r  vid/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.162    vid/inst_dvid/shift_green_1[2]
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    vid/inst_dvid/clk_out2
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y140       FDRE (Setup_fdre_C_D)        0.031     5.143    vid/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.801ns (30.194%)  route 1.852ns (69.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.831    -2.463    vid/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.478    -1.985 r  vid/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.852    -0.133    vid/inst_dvid/latched_green[2]
    SLICE_X163Y140       LUT3 (Prop_lut3_I2_O)        0.323     0.190 r  vid/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.190    vid/inst_dvid/shift_green_1[4]
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    vid/inst_dvid/clk_out2
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y140       FDRE (Setup_fdre_C_D)        0.075     5.187    vid/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          5.187    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.773ns (30.621%)  route 1.751ns (69.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.831    -2.463    vid/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.478    -1.985 r  vid/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.751    -0.233    vid/inst_dvid/latched_green[2]
    SLICE_X163Y140       LUT3 (Prop_lut3_I2_O)        0.295     0.062 r  vid/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.062    vid/inst_dvid/shift_green_1[6]
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    vid/inst_dvid/clk_out2
    SLICE_X163Y140       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y140       FDRE (Setup_fdre_C_D)        0.032     5.144    vid/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.580ns (23.481%)  route 1.890ns (76.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.830    -2.464    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  vid/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.890    -0.118    vid/inst_dvid/latched_red[2]
    SLICE_X163Y139       LUT3 (Prop_lut3_I2_O)        0.124     0.006 r  vid/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.006    vid/inst_dvid/shift_red[6]
    SLICE_X163Y139       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    vid/inst_dvid/clk_out2
    SLICE_X163Y139       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y139       FDRE (Setup_fdre_C_D)        0.031     5.143    vid/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.774ns (31.491%)  route 1.684ns (68.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 5.016 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.832    -2.462    vid/inst_dvid/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_fdre_C_Q)         0.478    -1.984 r  vid/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.684    -0.300    vid/inst_dvid/latched_blue[2]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.296    -0.004 r  vid/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    vid/inst_dvid/shift_blue_0[2]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.713     5.016    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.313     5.329    
                         clock uncertainty           -0.215     5.114    
    SLICE_X163Y144       FDRE (Setup_fdre_C_D)        0.031     5.145    vid/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  5.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.206ns (26.402%)  route 0.574ns (73.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/clk_out1
    SLICE_X162Y144       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.574    -0.157    vid/inst_dvid/latched_blue[1]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.042    -0.115 r  vid/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    vid/inst_dvid/shift_blue_0[1]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.753    -0.571    
                         clock uncertainty            0.215    -0.357    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.107    -0.250    vid/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.143%)  route 0.590ns (73.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/clk_out1
    SLICE_X162Y144       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.590    -0.140    vid/inst_dvid/latched_blue[4]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.045    -0.095 r  vid/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    vid/inst_dvid/shift_blue_0[6]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.571    
                         clock uncertainty            0.215    -0.357    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.107    -0.250    vid/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.143%)  route 0.590ns (73.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/clk_out1
    SLICE_X162Y144       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.590    -0.140    vid/inst_dvid/latched_blue[4]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.045    -0.095 r  vid/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    vid/inst_dvid/shift_blue_0[4]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.571    
                         clock uncertainty            0.215    -0.357    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.092    -0.265    vid/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.208ns (25.482%)  route 0.608ns (74.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/clk_out1
    SLICE_X162Y144       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.608    -0.123    vid/inst_dvid/latched_blue[1]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.044    -0.079 r  vid/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    vid/inst_dvid/shift_blue_0[7]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.753    -0.571    
                         clock uncertainty            0.215    -0.357    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.107    -0.250    vid/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.164ns (21.123%)  route 0.612ns (78.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  vid/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.612    -0.119    vid/inst_dvid/latched_green[9]
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    vid/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.066    -0.292    vid/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.573%)  route 0.608ns (74.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/clk_out1
    SLICE_X162Y144       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.608    -0.123    vid/inst_dvid/latched_blue[1]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  vid/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vid/inst_dvid/shift_blue_0[5]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.753    -0.571    
                         clock uncertainty            0.215    -0.357    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.092    -0.265    vid/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.566%)  route 0.633ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  vid/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.633    -0.098    vid/inst_dvid/latched_green[8]
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    vid/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.070    -0.288    vid/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.659%)  route 0.657ns (82.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/clk_out1
    SLICE_X160Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  vid/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.657    -0.097    vid/inst_dvid/latched_red[8]
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    vid/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.070    -0.288    vid/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.877%)  route 0.631ns (75.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.648    -0.895    vid/inst_dvid/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  vid/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.631    -0.100    vid/inst_dvid/latched_blue[0]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.045    -0.055 r  vid/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    vid/inst_dvid/shift_blue_0[0]
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    vid/inst_dvid/clk_out2
    SLICE_X163Y144       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.753    -0.571    
                         clock uncertainty            0.215    -0.357    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.091    -0.266    vid/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.899%)  route 0.629ns (83.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.647    -0.896    vid/inst_dvid/clk_out1
    SLICE_X161Y140       FDRE                                         r  vid/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_fdre_C_Q)         0.128    -0.768 r  vid/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.629    -0.138    vid/inst_dvid/latched_red[9]
    SLICE_X162Y138       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    vid/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.006    -0.353    vid/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.214    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.021ns  (logic 1.193ns (10.828%)  route 9.828ns (89.172%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.644    11.021    row_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y144       FDRE                                         r  row_stepper/process_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.968ns  (logic 1.193ns (10.881%)  route 9.775ns (89.119%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.591    10.968    row_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y142       FDRE                                         r  row_stepper/process_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.968ns  (logic 1.193ns (10.881%)  route 9.775ns (89.119%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.591    10.968    row_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y142       FDRE                                         r  row_stepper/process_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 1.193ns (10.977%)  route 9.679ns (89.023%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.495    10.872    row_stepper/process_q[10]_i_1_n_0
    SLICE_X158Y143       FDRE                                         r  row_stepper/process_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 1.193ns (10.977%)  route 9.679ns (89.023%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.495    10.872    row_stepper/process_q[10]_i_1_n_0
    SLICE_X158Y143       FDRE                                         r  row_stepper/process_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            row_stepper/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.811ns  (logic 1.563ns (14.456%)  route 9.248ns (85.544%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D22                  IBUF (Prop_ibuf_I_O)         1.082     1.082 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           8.110     9.192    row_stepper/btn_IBUF[0]
    SLICE_X156Y142       LUT2 (Prop_lut2_I0_O)        0.149     9.341 r  row_stepper/process_q[8]_i_4__0/O
                         net (fo=5, routed)           1.138    10.479    row_stepper/process_q[8]_i_4__0_n_0
    SLICE_X157Y142       LUT6 (Prop_lut6_I4_O)        0.332    10.811 r  row_stepper/process_q[8]_i_1/O
                         net (fo=1, routed)           0.000    10.811    row_stepper/process_q[8]_i_1_n_0
    SLICE_X157Y142       FDRE                                         r  row_stepper/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.779ns  (logic 1.193ns (11.072%)  route 9.585ns (88.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.402    10.779    row_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y143       FDRE                                         r  row_stepper/process_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.779ns  (logic 1.193ns (11.072%)  route 9.585ns (88.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.402    10.779    row_stepper/process_q[10]_i_1_n_0
    SLICE_X156Y142       FDRE                                         r  row_stepper/process_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.779ns  (logic 1.193ns (11.072%)  route 9.585ns (88.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.402    10.779    row_stepper/process_q[10]_i_1_n_0
    SLICE_X156Y142       FDRE                                         r  row_stepper/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.779ns  (logic 1.193ns (11.072%)  route 9.585ns (88.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.184    10.253    row_stepper/btn_IBUF[1]
    SLICE_X156Y142       LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  row_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.402    10.779    row_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y143       FDRE                                         r  row_stepper/process_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          0.137     0.301    row_stepper/Q[0]
    SLICE_X156Y142       LUT6 (Prop_lut6_I4_O)        0.045     0.346 r  row_stepper/process_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    row_stepper/process_q[2]_i_1_n_0
    SLICE_X156Y142       FDRE                                         r  row_stepper/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.684%)  route 0.181ns (49.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[6]/C
    SLICE_X157Y143       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  row_stepper/process_q_reg[6]/Q
                         net (fo=14, routed)          0.181     0.322    row_stepper/Q[5]
    SLICE_X157Y143       LUT6 (Prop_lut6_I3_O)        0.045     0.367 r  row_stepper/process_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.367    row_stepper/process_q[6]_i_1_n_0
    SLICE_X157Y143       FDRE                                         r  row_stepper/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.209ns (55.085%)  route 0.170ns (44.915%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y153       FDRE                         0.000     0.000 r  column_counter/process_q_reg[2]/C
    SLICE_X154Y153       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[2]/Q
                         net (fo=17, routed)          0.170     0.334    column_counter/Q[1]
    SLICE_X154Y154       LUT6 (Prop_lut6_I4_O)        0.045     0.379 r  column_counter/process_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    column_counter/process_q[3]_i_1__0_n_0
    SLICE_X154Y154       FDRE                                         r  column_counter/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y155       FDRE                         0.000     0.000 r  column_counter/process_q_reg[10]/C
    SLICE_X154Y155       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[10]/Q
                         net (fo=9, routed)           0.174     0.338    column_counter/trigger[t][10]
    SLICE_X154Y155       LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  column_counter/process_q[10]_i_2__0/O
                         net (fo=1, routed)           0.000     0.383    column_counter/process_q[10]_i_2__0_n_0
    SLICE_X154Y155       FDRE                                         r  column_counter/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.596%)  route 0.174ns (45.404%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          0.174     0.338    row_stepper/Q[0]
    SLICE_X158Y143       LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  row_stepper/process_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    row_stepper/process_q[1]_i_1_n_0
    SLICE_X158Y143       FDRE                                         r  row_stepper/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.079%)  route 0.185ns (46.921%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[3]/C
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  row_stepper/process_q_reg[3]/Q
                         net (fo=19, routed)          0.185     0.349    row_stepper/Q[2]
    SLICE_X158Y143       LUT6 (Prop_lut6_I5_O)        0.045     0.394 r  row_stepper/process_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.394    row_stepper/process_q[3]_i_1_n_0
    SLICE_X158Y143       FDRE                                         r  row_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y153       FDRE                         0.000     0.000 r  column_counter/process_q_reg[2]/C
    SLICE_X154Y153       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[2]/Q
                         net (fo=17, routed)          0.187     0.351    column_counter/Q[1]
    SLICE_X154Y153       LUT6 (Prop_lut6_I1_O)        0.045     0.396 r  column_counter/process_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.396    column_counter/process_q[2]_i_1__0_n_0
    SLICE_X154Y153       FDRE                                         r  column_counter/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.410%)  route 0.215ns (53.590%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y153       FDRE                         0.000     0.000 r  column_counter/process_q_reg[6]/C
    SLICE_X153Y153       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[6]/Q
                         net (fo=23, routed)          0.215     0.356    column_counter/Q[5]
    SLICE_X153Y153       LUT6 (Prop_lut6_I2_O)        0.045     0.401 r  column_counter/process_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.401    column_counter/process_q[6]_i_1__0_n_0
    SLICE_X153Y153       FDRE                                         r  column_counter/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.620%)  route 0.222ns (54.380%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[10]/C
    SLICE_X157Y143       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  row_stepper/process_q_reg[10]/Q
                         net (fo=9, routed)           0.222     0.363    row_stepper/trigger[v][10]
    SLICE_X157Y143       LUT6 (Prop_lut6_I0_O)        0.045     0.408 r  row_stepper/process_q[10]_i_2/O
                         net (fo=1, routed)           0.000     0.408    row_stepper/process_q[10]_i_2_n_0
    SLICE_X157Y143       FDRE                                         r  row_stepper/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.209ns (48.547%)  route 0.222ns (51.453%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y154       FDRE                         0.000     0.000 r  column_counter/process_q_reg[1]/C
    SLICE_X154Y154       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  column_counter/process_q_reg[1]/Q
                         net (fo=21, routed)          0.222     0.386    column_counter/Q[0]
    SLICE_X154Y154       LUT6 (Prop_lut6_I5_O)        0.045     0.431 r  column_counter/process_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.431    column_counter/process_q[1]_i_1__0_n_0
    SLICE_X154Y154       FDRE                                         r  column_counter/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     5.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.146ns  (logic 1.950ns (14.833%)  route 11.196ns (85.167%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.036     9.116    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X158Y147       LUT2 (Prop_lut2_I0_O)        0.150     9.266 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_12__0/O
                         net (fo=1, routed)           0.992    10.258    vid/Inst_vga/col_map/encoded_reg[4]_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I4_O)        0.348    10.606 r  vid/Inst_vga/col_map/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.463    11.069    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[2]
    SLICE_X161Y147       LUT6 (Prop_lut6_I5_O)        0.124    11.193 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=4, routed)           1.036    12.228    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X162Y142       LUT5 (Prop_lut5_I4_O)        0.124    12.352 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_6__0/O
                         net (fo=1, routed)           0.670    13.022    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_6__0_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I4_O)        0.124    13.146 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.146    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X162Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    -2.985    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.018ns  (logic 4.840ns (37.179%)  route 8.178ns (62.821%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.289     1.807    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y145       LUT2 (Prop_lut2_I1_O)        0.124     1.931 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.931    vid/Inst_vga/col_map/i__carry_i_1_0[1]
    SLICE_X156Y145       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.481 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.481    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.595 r  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    vid/Inst_vga/col_map/is_trigger_volt5_carry__0_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.817 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__1/O[0]
                         net (fo=3, routed)           1.058     3.875    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_1[0]
    SLICE_X155Y145       LUT1 (Prop_lut1_I0_O)        0.299     4.174 r  vid/Inst_vga/sig_gen/vertical_counter/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.174    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_19[0]
    SLICE_X155Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.575 r  vid/Inst_vga/col_map/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.575    vid/Inst_vga/col_map/_inferred__3/i__carry__0_n_0
    SLICE_X155Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.797 f  vid/Inst_vga/col_map/_inferred__3/i__carry__1/O[0]
                         net (fo=2, routed)           0.409     5.206    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0[1]
    SLICE_X155Y147       LUT3 (Prop_lut3_I2_O)        0.294     5.500 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_12/O
                         net (fo=1, routed)           0.342     5.842    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_0
    SLICE_X155Y147       LUT5 (Prop_lut5_I4_O)        0.332     6.174 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     6.716    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X154Y145       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.266 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X154Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.383    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X154Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.838     8.339    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_11__0[0]
    SLICE_X156Y148       LUT6 (Prop_lut6_I3_O)        0.124     8.463 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_15__0/O
                         net (fo=1, routed)           0.279     8.742    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_2__1_0
    SLICE_X156Y148       LUT6 (Prop_lut6_I5_O)        0.124     8.866 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_11__0/O
                         net (fo=4, routed)           0.619     9.485    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]
    SLICE_X158Y147       LUT4 (Prop_lut4_I3_O)        0.124     9.609 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__1/O
                         net (fo=1, routed)           0.783    10.392    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__1_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    10.516 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.395    11.910    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_3
    SLICE_X163Y142       LUT5 (Prop_lut5_I0_O)        0.152    12.062 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.624    12.686    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I5_O)        0.332    13.018 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    13.018    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    -2.984    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.959ns  (logic 1.826ns (14.091%)  route 11.133ns (85.909%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.036     9.116    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X158Y147       LUT2 (Prop_lut2_I0_O)        0.150     9.266 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_12__0/O
                         net (fo=1, routed)           0.992    10.258    vid/Inst_vga/col_map/encoded_reg[4]_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I4_O)        0.348    10.606 r  vid/Inst_vga/col_map/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.439    12.045    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X163Y143       LUT5 (Prop_lut5_I4_O)        0.124    12.169 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.665    12.835    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2_n_0
    SLICE_X163Y143       LUT5 (Prop_lut5_I2_O)        0.124    12.959 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.959    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    -2.984    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.809ns  (logic 1.978ns (15.442%)  route 10.831ns (84.558%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.036     9.116    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X158Y147       LUT2 (Prop_lut2_I0_O)        0.150     9.266 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_12__0/O
                         net (fo=1, routed)           0.992    10.258    vid/Inst_vga/col_map/encoded_reg[4]_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I4_O)        0.348    10.606 r  vid/Inst_vga/col_map/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.463    11.069    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[2]
    SLICE_X161Y147       LUT6 (Prop_lut6_I5_O)        0.124    11.193 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=4, routed)           0.646    11.839    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_1
    SLICE_X162Y141       LUT2 (Prop_lut2_I0_O)        0.124    11.963 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.694    12.657    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X162Y141       LUT4 (Prop_lut4_I0_O)        0.152    12.809 r  vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.809    vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    -2.985    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.475ns  (logic 1.702ns (13.643%)  route 10.773ns (86.357%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.036     9.116    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X158Y147       LUT2 (Prop_lut2_I0_O)        0.150     9.266 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_12__0/O
                         net (fo=1, routed)           0.992    10.258    vid/Inst_vga/col_map/encoded_reg[4]_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I4_O)        0.348    10.606 f  vid/Inst_vga/col_map/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.745    12.351    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]_0
    SLICE_X162Y141       LUT6 (Prop_lut6_I4_O)        0.124    12.475 r  vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.475    vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0_n_0
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    -2.985    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y141       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.425ns  (logic 1.950ns (15.694%)  route 10.475ns (84.306%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.036     9.116    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X158Y147       LUT2 (Prop_lut2_I0_O)        0.150     9.266 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_12__0/O
                         net (fo=1, routed)           0.992    10.258    vid/Inst_vga/col_map/encoded_reg[4]_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I4_O)        0.348    10.606 r  vid/Inst_vga/col_map/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.463    11.069    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[2]
    SLICE_X161Y147       LUT6 (Prop_lut6_I5_O)        0.124    11.193 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=4, routed)           0.646    11.839    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_1
    SLICE_X162Y141       LUT2 (Prop_lut2_I0_O)        0.124    11.963 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.338    12.301    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I2_O)        0.124    12.425 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.425    vid/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X162Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    -2.985    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.415ns  (logic 1.950ns (15.707%)  route 10.465ns (84.293%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.036     9.116    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X158Y147       LUT2 (Prop_lut2_I0_O)        0.150     9.266 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_12__0/O
                         net (fo=1, routed)           0.992    10.258    vid/Inst_vga/col_map/encoded_reg[4]_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I4_O)        0.348    10.606 r  vid/Inst_vga/col_map/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.463    11.069    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[2]
    SLICE_X161Y147       LUT6 (Prop_lut6_I5_O)        0.124    11.193 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=4, routed)           0.646    11.839    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_1
    SLICE_X162Y141       LUT2 (Prop_lut2_I0_O)        0.124    11.963 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.327    12.291    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X161Y142       LUT6 (Prop_lut6_I5_O)        0.124    12.415 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.415    vid/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X161Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    -2.985    vid/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.320ns  (logic 1.702ns (13.815%)  route 10.618ns (86.185%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.036     9.116    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X158Y147       LUT2 (Prop_lut2_I0_O)        0.150     9.266 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_12__0/O
                         net (fo=1, routed)           0.992    10.258    vid/Inst_vga/col_map/encoded_reg[4]_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I4_O)        0.348    10.606 r  vid/Inst_vga/col_map/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.590    12.196    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    12.320    vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X163Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.712    -2.985    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y142       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.244ns  (logic 4.805ns (39.243%)  route 7.439ns (60.757%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.289     1.807    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y145       LUT2 (Prop_lut2_I1_O)        0.124     1.931 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.931    vid/Inst_vga/col_map/i__carry_i_1_0[1]
    SLICE_X156Y145       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.481 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.481    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.595 r  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    vid/Inst_vga/col_map/is_trigger_volt5_carry__0_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.817 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__1/O[0]
                         net (fo=3, routed)           1.058     3.875    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_1[0]
    SLICE_X155Y145       LUT1 (Prop_lut1_I0_O)        0.299     4.174 r  vid/Inst_vga/sig_gen/vertical_counter/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.174    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_19[0]
    SLICE_X155Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.575 r  vid/Inst_vga/col_map/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.575    vid/Inst_vga/col_map/_inferred__3/i__carry__0_n_0
    SLICE_X155Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.797 f  vid/Inst_vga/col_map/_inferred__3/i__carry__1/O[0]
                         net (fo=2, routed)           0.409     5.206    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0[1]
    SLICE_X155Y147       LUT3 (Prop_lut3_I2_O)        0.294     5.500 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_12/O
                         net (fo=1, routed)           0.342     5.842    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_0
    SLICE_X155Y147       LUT5 (Prop_lut5_I4_O)        0.332     6.174 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     6.716    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X154Y145       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.266 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X154Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.383    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X154Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.838     8.339    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_11__0[0]
    SLICE_X156Y148       LUT6 (Prop_lut6_I3_O)        0.124     8.463 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_15__0/O
                         net (fo=1, routed)           0.279     8.742    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_2__1_0
    SLICE_X156Y148       LUT6 (Prop_lut6_I5_O)        0.124     8.866 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_11__0/O
                         net (fo=4, routed)           0.619     9.485    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]
    SLICE_X158Y147       LUT4 (Prop_lut4_I3_O)        0.124     9.609 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__1/O
                         net (fo=1, routed)           0.783    10.392    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__1_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    10.516 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           0.801    11.316    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_3
    SLICE_X163Y142       LUT2 (Prop_lut2_I1_O)        0.117    11.433 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=6, routed)           0.479    11.912    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X161Y144       LUT6 (Prop_lut6_I0_O)        0.332    12.244 r  vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.244    vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y144       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    -2.984    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y144       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.238ns  (logic 4.805ns (39.262%)  route 7.433ns (60.738%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.289     1.807    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y145       LUT2 (Prop_lut2_I1_O)        0.124     1.931 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.931    vid/Inst_vga/col_map/i__carry_i_1_0[1]
    SLICE_X156Y145       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.481 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.481    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.595 r  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    vid/Inst_vga/col_map/is_trigger_volt5_carry__0_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.817 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__1/O[0]
                         net (fo=3, routed)           1.058     3.875    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_1[0]
    SLICE_X155Y145       LUT1 (Prop_lut1_I0_O)        0.299     4.174 r  vid/Inst_vga/sig_gen/vertical_counter/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.174    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_19[0]
    SLICE_X155Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.575 r  vid/Inst_vga/col_map/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.575    vid/Inst_vga/col_map/_inferred__3/i__carry__0_n_0
    SLICE_X155Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.797 f  vid/Inst_vga/col_map/_inferred__3/i__carry__1/O[0]
                         net (fo=2, routed)           0.409     5.206    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0[1]
    SLICE_X155Y147       LUT3 (Prop_lut3_I2_O)        0.294     5.500 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_12/O
                         net (fo=1, routed)           0.342     5.842    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_0
    SLICE_X155Y147       LUT5 (Prop_lut5_I4_O)        0.332     6.174 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     6.716    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X154Y145       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.266 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X154Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.383    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X154Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.838     8.339    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_11__0[0]
    SLICE_X156Y148       LUT6 (Prop_lut6_I3_O)        0.124     8.463 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_15__0/O
                         net (fo=1, routed)           0.279     8.742    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_2__1_0
    SLICE_X156Y148       LUT6 (Prop_lut6_I5_O)        0.124     8.866 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_11__0/O
                         net (fo=4, routed)           0.619     9.485    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]
    SLICE_X158Y147       LUT4 (Prop_lut4_I3_O)        0.124     9.609 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__1/O
                         net (fo=1, routed)           0.783    10.392    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__1_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    10.516 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           0.801    11.316    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_3
    SLICE_X163Y142       LUT2 (Prop_lut2_I1_O)        0.117    11.433 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=6, routed)           0.473    11.906    vid/Inst_vga/sig_gen/horizontal_counter/encoded_reg[2]
    SLICE_X162Y143       LUT5 (Prop_lut5_I1_O)        0.332    12.238 r  vid/Inst_vga/sig_gen/horizontal_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    12.238    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    -2.984    vid/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y143       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.948%)  route 0.988ns (81.052%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     1.219    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.948%)  route 0.988ns (81.052%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     1.219    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.948%)  route 0.988ns (81.052%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     1.219    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X159Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.948%)  route 0.988ns (81.052%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     1.219    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X159Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.948%)  route 0.988ns (81.052%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     1.219    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.948%)  route 0.988ns (81.052%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     1.219    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y145       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.231ns (18.252%)  route 1.034ns (81.748%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.182     1.265    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.231ns (18.252%)  route 1.034ns (81.748%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.182     1.265    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.231ns (18.252%)  route 1.034ns (81.748%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.182     1.265    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.231ns (18.252%)  route 1.034ns (81.748%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.852     1.038    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X159Y146       LUT3 (Prop_lut3_I2_O)        0.045     1.083 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.182     1.265    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.920    -1.325    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y144       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/C





