$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module clockedlogic_formal $end
$scope module _witness_ $end
$var wire 1 n0 anyseq_auto_setundef_cc_533_execute_28 $end
$upscope $end
$var wire 1 n1 clk $end
$scope module clockedlogic $end
$var wire 1 n2 clk $end
$var wire 64 n3 r $end
$var wire 64 n4 y $end
$upscope $end
$var wire 1 n5 past_valid $end
$var wire 64 n6 past_y $end
$var wire 64 n7 y $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n1
b1 n2
b0 n0
b0000000000000000000000000000000000000000000000001010101010101010 n3
b0000000000000000000000000000000000000000000000001010101010101010 n4
b0 n5
b0000000000000000000000000000000000000000000000000000000000000000 n6
b0000000000000000000000000000000000000000000000001010101010101010 n7
#5
b0 n1
b0 n2
#10
1!
b00000000000000000000000000000001 t
b1 n1
b1 n2
b0 n0
b0000000000000000000000000000000000000000000000000000000000000000 n3
b0000000000000000000000000000000000000000000000000000000000000000 n4
b1 n5
b0000000000000000000000000000000000000000000000001010101010101010 n6
b0000000000000000000000000000000000000000000000000000000000000000 n7
#15
b0 n1
b0 n2
#20
1!
b00000000000000000000000000000010 t
b1 n1
b1 n2
