$date
	Wed Mar 23 13:30:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_fifo $end
$var wire 8 ! dout [7:0] $end
$var wire 1 " empty $end
$var wire 1 # full $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & rd_en $end
$var reg 1 ' reset $end
$var reg 1 ( wr_en $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
bx %
0$
x#
x"
bx !
$end
#5000
1$
#10000
0$
1'
#15000
0#
1"
1$
#20000
0$
#25000
1$
#30000
0$
b0 %
0&
0(
0'
#35000
0"
b11111111 %
1(
1$
#40000
0$
#45000
b11111110 %
1$
#50000
0$
#55000
b11111101 %
1$
#60000
0$
#65000
b11111100 %
1$
#70000
0$
#75000
b11111011 %
1$
#80000
0$
#85000
b11111010 %
1$
#90000
0$
#95000
b11111001 %
1$
#100000
0$
#105000
b11111000 %
1$
#110000
0$
#115000
b11110111 %
1$
#120000
0$
#125000
b11110110 %
1$
#130000
0$
#135000
b11110101 %
1$
#140000
0$
#145000
b11110100 %
1$
#150000
0$
#155000
b11110011 %
1$
#160000
0$
#165000
b11110010 %
1$
#170000
0$
#175000
b11110001 %
1$
#180000
0$
#185000
1#
b11110000 %
1$
#190000
0$
#195000
0(
b0 %
1$
#200000
0$
#205000
0#
b11111111 !
1&
1$
#210000
0$
#215000
b11111110 !
1$
#220000
0$
#225000
b11111101 !
1$
#230000
0$
#235000
b11111100 !
1$
#240000
0$
#245000
b11111011 !
1$
#250000
0$
#255000
b11111010 !
1$
#260000
0$
#265000
b11111001 !
1$
#270000
0$
#275000
b11111000 !
1$
#280000
0$
#285000
b11110111 !
1$
#290000
0$
#295000
b11110110 !
1$
#300000
0$
#305000
b11110101 !
1$
#310000
0$
#315000
b11110100 !
1$
#320000
0$
#325000
b11110011 !
1$
#330000
0$
#335000
b11110010 !
1$
#340000
0$
#345000
b11110001 !
1$
#350000
0$
#355000
1"
b11110000 !
1$
#360000
0$
#365000
0&
1$
#370000
0$
#375000
1$
