Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 18 13:18:42 2023
| Host         : ShansLappie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk/SLOW_CLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds/nolabel_line34/SLOW_CLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/left_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/a_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/b_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/c_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/d_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/e_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/f_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/g_on_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.407        0.000                      0                  596        0.049        0.000                      0                  596        4.500        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.407        0.000                      0                  596        0.049        0.000                      0                  596        4.500        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 2.667ns (48.070%)  route 2.881ns (51.930%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.594    10.305    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.329    10.634 r  mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.634    mouse/y_pos[1]_i_1_n_0
    SLICE_X44Y42         FDRE                                         r  mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    mouse/clock_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  mouse/y_pos_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.029    15.042    mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.667ns (48.096%)  route 2.878ns (51.904%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.591    10.302    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.329    10.631 r  mouse/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.631    mouse/y_pos[2]_i_1_n_0
    SLICE_X44Y42         FDRE                                         r  mouse/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    mouse/clock_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  mouse/y_pos_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.031    15.044    mouse/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.667ns (48.234%)  route 2.862ns (51.766%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.575    10.287    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.329    10.616 r  mouse/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.616    mouse/y_pos[0]_i_1_n_0
    SLICE_X45Y42         FDRE                                         r  mouse/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    mouse/clock_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  mouse/y_pos_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)        0.029    15.042    mouse/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.667ns (48.610%)  route 2.820ns (51.390%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.532    10.244    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.329    10.573 r  mouse/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.573    mouse/y_pos[6]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  mouse/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    mouse/clock_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mouse/y_pos_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    15.042    mouse/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.667ns (48.636%)  route 2.817ns (51.364%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 r  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.529    10.241    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.329    10.570 r  mouse/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.570    mouse/y_pos[7]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  mouse/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    mouse/clock_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mouse/y_pos_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031    15.044    mouse/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 2.667ns (48.742%)  route 2.805ns (51.258%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.517    10.229    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X45Y43         LUT5 (Prop_lut5_I4_O)        0.329    10.558 r  mouse/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.558    mouse/y_pos[4]_i_1_n_0
    SLICE_X45Y43         FDRE                                         r  mouse/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.448    14.789    mouse/clock_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  mouse/y_pos_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)        0.029    15.043    mouse/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.667ns (48.769%)  route 2.802ns (51.231%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.514    10.226    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X45Y43         LUT5 (Prop_lut5_I4_O)        0.329    10.555 r  mouse/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.555    mouse/y_pos[5]_i_1_n_0
    SLICE_X45Y43         FDRE                                         r  mouse/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.448    14.789    mouse/clock_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  mouse/y_pos_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)        0.031    15.045    mouse/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 2.667ns (48.811%)  route 2.797ns (51.189%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.510    10.221    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.550 r  mouse/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.550    mouse/y_pos[10]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  mouse/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    mouse/clock_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  mouse/y_pos_reg[10]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.029    15.042    mouse/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 2.667ns (48.798%)  route 2.798ns (51.202%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.511    10.223    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.329    10.552 r  mouse/y_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.552    mouse/y_pos[3]_i_1_n_0
    SLICE_X44Y42         FDRE                                         r  mouse/y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    mouse/clock_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  mouse/y_pos_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.031    15.044    mouse/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.667ns (48.921%)  route 2.785ns (51.079%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.565     5.086    mouse/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.284     6.826    mouse/y_inc[1]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.950    mouse/y_pos[3]_i_5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.614    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           1.004     8.952    mouse/plusOp10[9]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.303     9.255 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.255    mouse/i__carry__0_i_4__1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.712 r  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.497    10.209    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X45Y44         LUT5 (Prop_lut5_I3_O)        0.329    10.538 r  mouse/y_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.538    mouse/y_pos[9]_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  mouse/y_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.448    14.789    mouse/clock_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  mouse/y_pos_reg[9]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)        0.031    15.045    mouse/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  4.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/reset_timeout_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.784%)  route 0.220ns (54.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.562     1.445    mouse/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  mouse/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/FSM_onehot_state_reg[34]/Q
                         net (fo=6, routed)           0.220     1.806    mouse/Inst_Ps2Interface/out[34]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  mouse/Inst_Ps2Interface/reset_timeout_cnt_i_1/O
                         net (fo=1, routed)           0.000     1.851    mouse/Inst_Ps2Interface_n_3
    SLICE_X37Y44         FDRE                                         r  mouse/reset_timeout_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.832     1.959    mouse/clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mouse/reset_timeout_cnt_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.092     1.802    mouse/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mouse/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/xpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.988%)  route 0.240ns (63.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.561     1.444    mouse/clock_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  mouse/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse/x_pos_reg[6]/Q
                         net (fo=5, routed)           0.240     1.825    mouse/x_pos[6]
    SLICE_X38Y41         FDRE                                         r  mouse/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.831     1.958    mouse/clock_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  mouse/xpos_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.063     1.772    mouse/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.880%)  route 0.185ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.562     1.445    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  mouse/Inst_Ps2Interface/frame_reg[3]/Q
                         net (fo=3, routed)           0.185     1.758    mouse/Inst_Ps2Interface/CONV_INTEGER[2]
    SLICE_X36Y44         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.832     1.959    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)        -0.006     1.704    mouse/Inst_Ps2Interface/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.751%)  route 0.211ns (50.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.562     1.445    mouse/clock_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  mouse/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mouse/FSM_onehot_state_reg[29]/Q
                         net (fo=11, routed)          0.211     1.820    mouse/Inst_Ps2Interface/out[29]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  mouse/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     1.865    mouse/Inst_Ps2Interface_n_29
    SLICE_X37Y44         FDRE                                         r  mouse/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.832     1.959    mouse/clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mouse/FSM_onehot_state_reg[30]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     1.801    mouse/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.227ns (47.052%)  route 0.255ns (52.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.561     1.444    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  mouse/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=14, routed)          0.255     1.828    mouse/Inst_Ps2Interface/ps2_clk_s
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.099     1.927 r  mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.927    mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.833     1.960    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     1.837    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mouse/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/xpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.752%)  route 0.290ns (67.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.561     1.444    mouse/clock_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  mouse/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.290     1.875    mouse/x_pos[0]
    SLICE_X39Y40         FDRE                                         r  mouse/xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.831     1.958    mouse/clock_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  mouse/xpos_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.070     1.779    mouse/xpos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.254ns (56.018%)  route 0.199ns (43.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.562     1.445    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mouse/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.142     1.751    mouse/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.796 r  mouse/Inst_Ps2Interface/rx_parity_i_2/O
                         net (fo=1, routed)           0.058     1.854    mouse/Inst_Ps2Interface/rx_parity_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  mouse/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.899    mouse/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  mouse/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.832     1.959    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  mouse/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     1.802    mouse/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.190%)  route 0.264ns (53.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.561     1.444    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=14, routed)          0.264     1.837    mouse/Inst_Ps2Interface/ps2_clk_s
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.099     1.936 r  mouse/Inst_Ps2Interface/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.936    mouse/Inst_Ps2Interface/FSM_onehot_state[13]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.833     1.960    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     1.837    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.345%)  route 0.252ns (54.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.563     1.446    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.252     1.862    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  mouse/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.907    mouse/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.830     1.958    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.091     1.805    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.246ns (53.400%)  route 0.215ns (46.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.563     1.446    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  mouse/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=5, routed)           0.215     1.809    mouse/Inst_Ps2Interface/ps2_data_s
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.098     1.907 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.833     1.960    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     1.802    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y135   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y135   ai/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y135   clk20k/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139   clk20k/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139   clk20k/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139   clk20k/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139   clk20k/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   clk20k/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   clk20k/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   clk20k/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   clk20k/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   mouse/FSM_onehot_state_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   mouse/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   mouse/Inst_Ps2Interface/delay_100us_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   mouse/Inst_Ps2Interface/delay_100us_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   mouse/periodic_check_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   mouse/periodic_check_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   mouse/periodic_check_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   mouse/timeout_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   mouse/timeout_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   mouse/timeout_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   mouse/timeout_cnt_reg[15]/C



