

================================================================
== Vitis HLS Report for 'loop_imperfect_Pipeline_LOOP_I'
================================================================
* Date:           Tue Feb 14 07:31:12 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        ImperfectLoop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.035 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |       20|       20|         1|          1|          1|    20|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     28|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     27|    -|
|Register         |        -|    -|      7|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|      7|     55|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_77_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln24_fu_71_p2  |      icmp|   0|  0|   9|           5|           5|
    |B_d0                |    select|   0|  0|   6|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|          11|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    5|         10|
    |i_fu_40               |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_40      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  loop_imperfect_Pipeline_LOOP_I|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  loop_imperfect_Pipeline_LOOP_I|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  loop_imperfect_Pipeline_LOOP_I|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  loop_imperfect_Pipeline_LOOP_I|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  loop_imperfect_Pipeline_LOOP_I|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  loop_imperfect_Pipeline_LOOP_I|  return value|
|B_address0       |  out|    5|   ap_memory|                               B|         array|
|B_ce0            |  out|    1|   ap_memory|                               B|         array|
|B_we0            |  out|    1|   ap_memory|                               B|         array|
|B_d0             |  out|    6|   ap_memory|                               B|         array|
|select_ln1559_1  |   in|    6|     ap_none|                 select_ln1559_1|        scalar|
+-----------------+-----+-----+------------+--------------------------------+--------------+

