{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@184:194@HdlIdDef", "assign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n\nreg host_reading = 0;\nreg write_clocked = 0;\nreg byte_ena_clocked = 0;\n\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@180:190", "reg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@181:191", "reg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n\nreg host_reading = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@176:186", "\nreg [23:0] zaddr;\nreg [23:0] zaddr2;\nreg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@177:187", "reg [23:0] zaddr;\nreg [23:0] zaddr2;\nreg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@186:196", "assign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n\nreg host_reading = 0;\nreg write_clocked = 0;\nreg byte_ena_clocked = 0;\n\nparameter max_fill = 1000;\nparameter q_msb = 21; // -> 20 bit wide RAM addresses (16-bit words) = 2MB\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@183:193", "\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n\nreg host_reading = 0;\nreg write_clocked = 0;\nreg byte_ena_clocked = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@179:189", "reg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n"]], "Diff Content": {"Delete": [[189, "reg [15:0] last_data = 0;\n"]], "Add": [[189, "reg z_ready = 'b1;\n"], [189, "reg z_ready_latch = 'b1;\n"], [189, "reg z_ovr = 0;\n"], [189, "assign zXRDY  = 1'bZ; //z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\n"], [189, "assign znCINH = !z_ovr; //1; // Z2 = /OVR\n"], [189, "assign znSLAVEN = (/*dataout &&*/ slaven)?1'b0:1'b1;\n"], [189, "assign znDTACK  = dtack?1'b0:1'bZ;\n"], [189, "assign zD  = (dataout_z3_latched) ? data_z3_hi16_latched : ((dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\n"], [189, "assign zA  = (dataout_z3_latched) ? {data_z3_low16_latched, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n"]]}}