develop analog comput overview yang xue depart electr engin comput scienc univers tennesse knoxvill usa abstract develop analog comput review paper analog comput applic power energi effici paramount innov architectur circuit design analog comput system achiev higher energi effici digit counterpart exploit comput power inher devic physic system suffer disadvantag lower accuraci speed design novel approach overcom paper overview analog comput system basic compon memori arithmet element architectur system design introduct applic case energi effici comput element paramount exampl portabl devic volum weight batteri limit power consumpt minim extend batteri life extrem case autonom sensor oper power scaveng environ implant biomed devic power consumpt minim heat generat affect nearbi tissu batteri life maxim order accommod increas effici research design analog frontend system great perform effici exampl discuss low power high perform frontend amplifi filter implant system analog digit convert adc power hungri system propos compar design great improv accuraci effici adc comput unit processor essenti provid autonom decis make compress sensori data function comput unit implement digit processor ineffici ultra low power applic explor approach lead effici digit processor meaning compar energi effici human brain digit processor human brain energi effici oper joul super energi effici oper joul order magnitud lower human brain huge energi effici gap suggest way comput fundament notabl differ present digit comput binari system system achiev better immun nois neuron continu present analog circuit exampl fire rate membran potenti neuron continu variabl analog signal impli singl wire carri multi bit result wire signal overhead reduc addit neurolog system clever exploit physic phenomena base comput aggreg integr carri charg domain conserv charg sum implement observ current law kcl amplif linear function realiz modul energi barrier ion thermal equilibrium energi boltzmann distribut principl oper integr circuit state activ devic digit comput lose factor effici analog circuit principl neurolog system potenti lost effici analog comput reason sensit nois offset compar digit comput cost precis analog system increas exponenti digit increas polynomi analog comput prefer low accuraci interest brain low accuraci typic signal nois ratio snr rang turn suggest high energi effici achiev system built toler relat inaccuraci analog comput paper will discuss aspect analog comput system start basic compon memori arithmet element entir architectur design analog deep learn engin analog memori memori indispens compon comput system modern digit memori volatil requir constant refresh minimum vdd state retent volatil digit memori includ flash memori fram ferroelectr ram reram resist ram mram magnetoresist ram requir special process add fabric cost analog comput system digit memori inher difficulti integr requir analog digit convers interfac circuit analog domain research propos design float gate memori realiz analog volatil storag float gate devic gate electr isol float charg trap isol gate store analog digit valu modifi charg float gate mechan high voltag appli gate oxid oxid barrier triangular effect thick reduc make easier quantum tunnel electron gate channel happen call fowler nordheim tunnel major gate leakag current modern deep micron process measur character special design circuit revers process tunnel hot electron inject exploit add electron sourc drain voltag pfet larg energi hole drain side larg generat hot electron hole pair liber hot electron overcom oxid barrier attract float gate posit potenti contrast percept devic build digit memori eeprom flash memori analog devic amount charg chang continu literatur devic extens implement analog system design difficulti analog memori achiev tunnel control tunnel requir high voltag relat difficult control high voltag appli remov gate select work choos individu control tunnel tunnel global eras inject program individu memori target make difficult adapt system select tunnel propos simultan control tunnel control gate voltag requir larg number pin suitabl larg scale system high voltag switch propos control tunnel voltag individu compat standard process consum power charg pump generat local select memori updat rule describ memori output chang updat command singl transistor memori exponenti updat rule desir stabil algorithm keep voltag constant updat linear updat rule realiz paper present float gate analog memori current mode output novel approach realiz random access individu memori array well updat direct tunnel inject charg pump high voltag switch tabl perform summari float gate memori paramet technolog cmos area power suppli power consumpt output rang program resolut bit dynam rang program isol interconnect pin count minim facilit scale memori pseudo linear sigmoid updat rule prefer exponenti rule memori design compat standard digit process implement digit cmos process achiev small area low power consumpt perform analog memori summar tabl iii analog linear oper advantag analog comput linear function realiz direct digit processor requir lot comput resourc famili linear function radial basi function bell shape function extens util good metric similar artifici neural network machin learn system bump circuit arguabl simplest generat kind function implement tunabl width transfer function float gate input stage scale input variabl width research digit analog convert dac purpos approach increas area power consumpt paper propos switch number transistor connect circuit vari bump width lead limit number achiev transfer function direct synthesi method present squar differ exponenti yield gaussian function circuit design relat complex occupi larg area combin current correl discuss tunabl transconductor paper achiev variabl width height bump function design linear tran conductor threshold cmos discuss design challeng linear rang differenti pair smaller devic enter weak invers linear techniqu propos strong invers adequ bias current output resist satur transistor exploit implement tunabl resist larg degener resistor tran conductor novel pseudo differenti structur figur measur bump output width dimens tabl perform summari comparison bump circuit technolog suppli voltag power area respons time simul iou propos allow oper suppli voltag low figur measur bump output plot cascad ident bump circuit dimens paramet individu tunabl tabl summar compar perform report tunabl bump circuit analog onlin cluster engin cluster algorithm find under regular multi dimension data captur spatial densiti pattern applic featur extract pattern recognit algorithm relat resourc intens digit domain requir parallel oper multi dimension matric analog comput potenti improv digit processor energi effici implement algorithm previous work propos analog vector quantiz simplifi cluster engin search set pre program templat find closest input cluster engin step adapt templat input statist flexibl face chang environ analog cluster engin report difficulti design design templat store volatil memori preclud applic intermitt power digit memori requir analog digit convers interfac add headroom novel analog onlin cluster engin present apart real time onlin cluster capabl capabl provid measur similar input templat base simplifi mahalanobi distanc great facilit integr complex system learn templat store volatil fashion enabl reus black prototyp design dimens fabric digit cmos process figur cluster test prototyp green dot input vector under cluster sigma magenta line evolut templat cluster clear prototyp find centroid varianc input data cluster accur demonstr robust learn perform measur perform summar tabl iii figur cluster test result tabl iii perform summari cluster circuit paramet technolog cmos total area array mdc cell area power consumpt classif speed khz cluster speed khz analog machin learn engin era big data wit extens applic machin learn subject machin learn deep machin learn dml architectur mimic represent human brain object achiev robust autom featur extract solut curs dimension dml system requir massiv parallel comput research realiz gpu base platform implement power hungri make hard incorpor portabl wireless devic restrict potenti scale analog comput potenti overcom limit achiev higher energi effici compar digit counterpart analog comput employ machin learn system build block abil learn lack design result paramet pre program order system function proper place serious limit applic system machin learn system supervis learn capabl discuss reli label provid train system memori implement digit domain requir analog digit convers order interfac analog circuitri addit convers consum unnecessari area power headroom requir memori central distribut analog valu store capacitor storag techniqu inher analog leakag requir frequent refresh valu drift long term volatil storag disadvantag will lose state event blackout common batteri applic power harvest environ analog deep learn engin present learn unsupervis train prefer compar supervis requir extern assist achiev fulli autonom oper learn paramet store analog float gate memori volatil compat standard digit process easi scale architectur adapt array base structur futur possibl larg scale implement energi effici paramount design figur measur classif accuraci featur extract chip tabl comparison analog processor jssc jssc isscc jssc process purpos dml featur extract neural fuzzi processor object recognit object recognit volatil memori float gate power peak energi effici percentag corrupt cla ific ati rac measur baselin goal work author innov design strategi maxim effici includ parallel comput deep threshold bias algorithm feedback mitig analog ideal current mode arithmet distribut memori flexibl power domain partit figur imag featur extract demonstr reduc input dimens measur peak energi effici terra watt accuraci achiev compar emul float point softwar environ figur perform state art parallel processor employ bio inspir analog comput list compar tabl conclus paper survey develop analog comput analog comput long time research focus topic potenti energi effici improv digit processor analog system requir custom design sensit circuit ideal innov design care consider circuit algorithm architectur level achiev good perform refer zhang zhang shakhsheer silver klinefelt nagaraju boley pandey shrivastava carlson wood calhoun oti batteryless mic ism band energi harvest bodi sensor node soc exg applic ieee solid state circuit jan yang holleman high input imped low nois instrumentaion amplifi jfet input proc ieee int midwest symp circuit syst mwscas aug yang poor holleman current reus complementari input chopper stabil amplifi neural record proc ieee int circuit syst conf newca jun yang jahan holleman low power dynam rang tunabl filter bio signal acquisit proc ieee midwest symp circuit syst mwscas aug hong lee convers step rail rail bit success approxim adc ieee solid state circuit oct oct lee park park sim convers step bit adc low nois time domain comparatorfor low power sensor interfac ieee solid state circuit mar verma chandrakasan ultra low energi bit rate resolut scalabl sar adc wireless sensor node ieee solid state circuit jun yoshioka ishikawa takayama tsukamoto sar adc chip digit calibr ieee isscc dig tech paper feb yuan svensson bit success approxim adc cell adc array cmos ieee solid state circuit aug holleman low power dynam compar time domain bulk driven offset cancel proc ieee int symp circuit syst isca holleman low power high precis compar time domain bulk tune offset cancel ieee tran circuit syst reg paper merkl brain energi limit comput power human onlin http fischetti comput versus brain scientif american oct onlin http comput brain mead neuromorph electron system proc ieee oct analog vlsi deep machin learn implement dissert univers tennesse mar sarpeshkar analog versus digit extrapol electron neurobiolog neural comput oct bialek read neural code scienc june ruyter van steveninck reproduc variabl neural spike train sicienc van rossum effect nois spike time precis retin ganglion cell neurophysiolog chang sram high metal gate assist circuitri low leakag low vmin applic isscc dig tech paper feb pavan flash memori cell overview proc ieee aug mcadam embed fram util fsg logic process ieee solid state circuit apr overview fram seri mcu onlin http lsds microcontrol fram access sep liu layer reram memori devic technolog isscc dig tech paper feb jefremow time differenti sens amplifi bitlin voltag embed stt mram cmos isscc dig tech paper feb holleman wideband ultra low current chip ammet proc ieee custom integr circuit conf cicc sept harrison bragg hasler minch deweerth cmos programm analog memori cell array float gate circuit ieee tran circuit analog digit signal process jan ahuja high precis cmos float gate analog voltag refer ieee solid state circuit dec carley trim analog circuit float gate analog mos memori ieee solid state circuit dec peng hasler anderson analog programm multidimension radial basi function base classifi ieee tran circuit syst reg paper oct hasler dugger analog float gate node supervis learn ieee tran circuit syst reg paper figueroa bridg hsu diorio gop mix signal filter float gate adapt ieee solid state circuit juli diorio channel mos synaps transistor converg memori write ieee tran electron dev feb holleman float gate analog memori bidirect sigmoid updat standard digit process proc ieee int symp circuit syst isca yamasaki shibata analog soft pattern match classifi float gate mos technolog neural network ieee transact sept kang shibata chip trainabl gaussian kernel analog support vector machin ieee tran circuit syst reg paper jul young arel holleman analog deep machin learn engin float gate storag cmos ieee int solid state circuit conf isscc dig tech paper feb delbruck bump circuit comput similar dissimilar analog voltag proc int joint conf neural network jul lee park kim hong yoo multi modal tunabl radial basi funtion circuit suppli temperatur compens proc ieee int symp circuit syst chang siek low power subthreshold fulli programm gaussian function generat proc asia pacif conf postgradu microelectron electron sept yang jahan holleman nano power tunabl bump circuit wide input rang pseudo differenti transconductor electron lett furth andreou linearis differenti transconductor subthreshold cmos electron lett mar wang guggenbuhl voltag control linear mos transconductor bias offset techniqu ieee solid state circuit feb nedungadi viswanathan design linear cmos transconduct element ieee tran circuit syst oct pennock cmos triod transconductor continu time activ integr filter electron lett aug mackay theori infer learn algorithm york usa cambridg univers press chakrabartti cauwenbergh microwatt analog vlsi trainabl pattern classifi ieee solid state circuit chawla bandyopadhyay srinivasan hasler mhz current mode programm analog vector matrix multipli decad linear proc ieee custom integr circuit conf cicc oct lubkin cauwenbergh micropow learn vector quantiz parallel analog digit data compress proc ieee int symp circuit syst isca young arel holleman analog onlin cluster circuit cmos proc ieee asian solid state circuit confer sscc nov machin learn survey onlin http arel rose karnowski deep machin learn frontier artifici intellig comput intellig magazin ieee bergstra bastien breuleux lamblin pascanu delalleau desjardin ward farley goodfellow bergeron bengio theano deep learn gpus python big learn workshop nip kim nam yoo epoch embed mix mode neuro fuzzi processor mobil real time object recognit ieee solid state circuit nov park hong kim kim lee park bong yoo multi classifi core processor cortex architectur super resolut recognit ieee int solid state circuit conf isscc dig tech paper feb kim kim lee kim yoo gop real time multi object recognit processor bio inspir neural percept engin ieee solid state circuit jan young arel holleman top analog deep machin learn engin float gate storag cmos ieee solid state circuit jan young holleman arel impact approxim comput analog destin architectur ieee tran neural netw learn syst 