Command: vcs zipline_tb +vcs+lic+wait -timescale=1ns/1ps -full64 -xlrm uniq_prior_final \
+lint=TFIPC-L -l vcs.log -o simv -Mupdate -picarchive -error=SDFCOM_CNOF,SDFPE +plusarg_save \
-assert svaext +notimingcheck -debug_all +error+10 -debug_access+all
Doing common elaboration 
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Jan 15 21:49:50 2021
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Top Level Modules:
       zipline_tb
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_consumed_lz77c" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_consumed_lz77c
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_consumed_lz77d" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_consumed_lz77d
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_consumed_htf_bl" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_consumed_htf_bl
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port "im_consumed_xpc"
  of module "cr_cceip_64_support", instance "u_cr_cceip_64_support".
  Expression: im_consumed_xpc
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port "im_consumed_xpd"
  of module "cr_cceip_64_support", instance "u_cr_cceip_64_support".
  Expression: im_consumed_xpd
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_consumed_he_sh" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_consumed_he_sh
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_consumed_he_lng" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_consumed_he_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_consumed_he_st_sh" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_consumed_he_st_sh
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_consumed_he_st_lng" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_consumed_he_st_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_lz77c" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_lz77c
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_lz77d" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_lz77d
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_htf_bl" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_htf_bl
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_xpc" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_xpc
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_xpd" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_xpd
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_he_lng" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_he_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_he_sh" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_he_sh
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_he_st_lng" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_he_st_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v, 360
"cr_cceip_64_support u_cr_cceip_64_support( .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .crcg0_ib_out (df_mux_crcg0_ib_out),  .crcc1_ib_out (df_mux_crcc1_ib_out),  .rbus_ring_o (rbus_ring_o[0]),  .df_mux_ob_out (df_mux_osf_ob_out),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .cceip_int (cceip_int),  .cceip_idle (cceip_idle),  .sup_osf_ha ... "
  The following 2-bit expression is connected to 18-bit port 
  "im_available_he_st_sh" of module "cr_cceip_64_support", instance 
  "u_cr_cceip_64_support".
  Expression: im_available_he_st_sh
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_consumed_lz77c" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_lz77c
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_consumed_lz77d" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_lz77d
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_consumed_htf_bl" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_htf_bl
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port "im_consumed_xpc"
  of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_xpc
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port "im_consumed_xpd"
  of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_xpd
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_consumed_he_sh" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_he_sh
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_consumed_he_lng" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_he_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_consumed_he_st_sh" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_he_st_sh
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_consumed_he_st_lng" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_consumed_he_st_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_lz77c" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_lz77c
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_lz77d" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_lz77d
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_htf_bl" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_htf_bl
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_xpc" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_xpc
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_xpd" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_xpd
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_he_lng" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_he_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_he_sh" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_he_sh
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_he_st_lng" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_he_st_lng
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v, 207
"cr_cceip_64_support_regfile u_cr_cceip_64_support_regfile( .rbus_ring_o (rbus_ring_o),  .im_consumed_lz77c (im_consumed_lz77c),  .im_consumed_lz77d (im_consumed_lz77d),  .im_consumed_htf_bl (im_consumed_htf_bl),  .im_consumed_xpc (im_consumed_xpc),  .im_consumed_xpd (im_consumed_xpd),  .im_consumed_he_sh (im_consumed_he_sh),  .im_consumed_he_lng (im_consumed_he_lng),  .im_consumed_he_st_sh (im_consumed_he_st_sh),  .im_consumed_he_st_lng (im_consumed_he_st_lng),  .top_bimc_mstr_rst_n (top_bimc_mstr_rst_n),  .top_bimc_mstr_osync (top_bimc_mstr_osync),  .top_bimc_mstr_odat (top_bimc_mstr_odat),  .cceip_int0 (cceip_int0),  .cceip_int1 (cceip_int1),  .ctl_config (ctl_config),  .df_mux_sel (df_mux_sel[0]),  .rst_n (rst_n),  .clk (clk),  .rbus_ring_i (rbus_rin ... "
  The following 18-bit expression is connected to 2-bit port 
  "im_available_he_st_sh" of module "cr_cceip_64_support_regfile", instance 
  "u_cr_cceip_64_support_regfile".
  Expression: im_available_he_st_sh
  	use +lint=PCWM for more details

Starting vcs inline pass...
206 unique modules to generate
206 modules and 0 UDP read. 
recompiling package std
recompiling package cr_native_types
recompiling package cr_error_codes
recompiling package cr_structs
recompiling package _vcs_unit__3777372845
recompiling module zipline_tb
recompiling module cr_rst_sync
recompiling module nx_rbus_apb
recompiling package cr_cceip_64_support_regsPKG
recompiling package cr_cceip_64_supportPKG
recompiling module cr_cceip_64_support
recompiling module cr_cceip_64_support_core
recompiling package cr_cceip_64_support_regfilePKG
recompiling module CR_TIE_CELL
recompiling module nx_event_interrupt
recompiling module nx_rbus_ring
recompiling module bimc_master
recompiling package cr_isf_regsPKG
recompiling package cr_isfPKG
recompiling module cr_isf
recompiling module cr_isf_core
recompiling module nx_fifo_1r1w_indirect_access_debug
recompiling package nx_mem_typePKG
recompiling module nx_ram_1r1w
recompiling module cr_isf_support
recompiling module cr_tlvp
recompiling module cr_tlvp_id
recompiling module cr_tlvp_spl
recompiling module cr_tlvp_rsm
recompiling module axi_channel_reg_slice
recompiling package cr_isf_regfilePKG
recompiling module nx_event_counter_array_wide
recompiling package cr_crcgc_regsPKG
recompiling package cr_crcgc_regfilePKG
recompiling module cr_crcgc
recompiling package cr_crcgcPKG
recompiling module cr_crcgc_core
recompiling module cr_tlvp_top
recompiling module cr_crcgc_cts
recompiling module cr_crc
recompiling module cr_crc16t
recompiling module cr_adler
recompiling module cr_crcgc_regfile
recompiling package cr_prefix_regsPKG
recompiling package cr_prefixPKG
recompiling module cr_prefix
recompiling package crPKG
recompiling module cr_prefix_core
recompiling package cr_prefix_regfilePKG
recompiling module cr_prefix_regfile
50 of 206 modules done
recompiling module nx_reg_indirect_access
recompiling module nx_indirect_access_cntrl
recompiling module nx_roreg_indirect_access
recompiling package nx_mem_typePKG_v2
recompiling module nx_ram_1r1w_indirect_access
recompiling module cr_prefix_regs
recompiling module cr_prefix_regs_flops
recompiling package cr_prefix_attach_regsPKG
recompiling package cr_prefix_attachPKG
recompiling module cr_prefix_attach_core
recompiling package cr_prefix_attach_regfilePKG
recompiling module nx_ram_1rw
recompiling package cr_lz77_comp_regfilePKG
recompiling package cr_lz77_compPKG
recompiling module cr_lz77_comp
recompiling module cr_lz77_comp_regfile
recompiling module nx_interface_monitor
recompiling module sync_fifo
recompiling module nx_credit_manager
recompiling package cr_huf_comp_regsPKG
recompiling package cr_huf_compPKG
recompiling module cr_huf_comp
recompiling package cr_huf_comp_regfilePKG
recompiling module nx_interface_monitor_pipe
recompiling module cr_huf_comp_regs
recompiling module cr_huf_comp_regs_flops
recompiling module nx_event_counter_array
recompiling package cr_xp10_decompPKG
recompiling package cr_xp10_decomp_regsPKG
recompiling module cr_xp10_decomp
recompiling package cr_xp10_decomp_regfilePKG
recompiling module cr_xp10_decomp_regfile
recompiling package cr_cg_regsPKG
recompiling package cr_cgPKG
recompiling module cr_cg
recompiling module cr_tlvp_axi_in_axi_out_top
recompiling package cr_cg_regfilePKG
recompiling package cr_osf_regsPKG
recompiling package cr_osfPKG
recompiling module cr_osf
recompiling module cr_osf_core
recompiling module cr_osf_dbg2fifo_ctl
recompiling module cr_osf_debug_ctl
recompiling module cr_osf_ctl
recompiling module cr_osf_latency
recompiling module cr_osf_support
recompiling package cr_osf_regfilePKG
recompiling package cr_cceip_64_sa_regsPKG
recompiling package cr_cceip_64_saPKG
recompiling module cr_cceip_64_sa
100 of 206 modules done
recompiling module cr_cceip_64_sa_core
recompiling package cr_cceip_64_sa_regfilePKG
recompiling module cr_cceip_64_sa_regfile
recompiling package cr_su_regsPKG
recompiling package cr_suPKG
recompiling module cr_su
recompiling module cr_su_core
recompiling module nx_fifo_ctrl_ram_1r1w
recompiling module cr_su_ctl
recompiling package cr_su_regfilePKG
recompiling module nx_fifo
recompiling module cr_prefix_obc
recompiling module cr_prefix_fe
recompiling module cr_prefix_rec
recompiling module cr_prefix_rec_us
recompiling module cr_prefix_rec_di
recompiling module cr_prefix_rec_do
recompiling module cr_prefix_attach_ibp
recompiling module cr_prefix_attach_pac
recompiling module cr_clk_gate
recompiling module cr_lz77_comp_prc
recompiling module cr_lz77_comp_lec_v3
recompiling module cr_lz77_comp_lpt_x1
recompiling module cr_lz77_comp_hb_xN
recompiling module cr_lz77_comp_clt_x8
recompiling module cr_lz77_comp_match
recompiling module cr_lz77_comp_stree
recompiling module cr_lz77_comp_msm
recompiling module cr_lz77_comp_mob
recompiling module cr_cdc_fifo_wrap1
recompiling module cr_huf_comp_core
recompiling module cr_huf_comp_sm_tlvp_top
recompiling module cr_huf_comp_sm_deflate
recompiling module cr_huf_comp_sm_xp
recompiling module nx_bit_pack
recompiling module cr_huf_comp_sc_short
recompiling module cr_huf_comp_sc_long
recompiling module cr_huf_comp_lut_short
recompiling module cr_huf_comp_lut
recompiling module cr_huf_comp_twin_buffer
recompiling module cr_huf_comp_lut_long
recompiling module cr_huf_comp_seq_id_array
recompiling module cr_huf_comp_ph
recompiling module cr_huf_comp_sa
recompiling module cr_huf_comp_sa_tlvp_top
recompiling module cr_huf_comp_min_bits
recompiling module cr_huf_comp_sa_enc_func_pipe
recompiling module cr_huf_comp_reconstruct
recompiling module cr_xp10_decomp_lz77
recompiling module cr_xp10_decomp_lz77_if
150 of 206 modules done
recompiling module cr_xp10_decomp_lz77_bm
recompiling module cr_xp10_decomp_lz77_do
recompiling module cr_xp10_decomp_lz77_ag
recompiling module cr_xp10_decomp_lz77_hb
recompiling module cr_xp10_decomp_lz77_pl
recompiling module cr_xp10_decomp_mtf
recompiling module cr_huf_comp_encoder_engine
recompiling module cr_sa_counter
recompiling module nx_fifo_ctrl
recompiling module cr_prefix_fe_counter
recompiling module cr_prefix_rec_alu
recompiling module cr_prefix_rec_act
recompiling module cr_lz77_comp_clt_x16
recompiling module cr_lz77_comp_tile_x8_negedge
recompiling module cr_lz77_comp_lpt_xN
recompiling module cr_lz77_comp_tile_x8
recompiling module cr_lz77_comp_lpo_x1
recompiling package nx_cdc_fifo_typePKG
recompiling module nx_cdc_fifo_ctrl
recompiling module cr_huf_comp_is_counter
recompiling module cr_huf_comp_is_sorter
recompiling module cr_huf_comp_htb
recompiling module cr_huf_comp_htw_type_a
recompiling module cr_huf_comp_htw_stsg
recompiling module cr_huf_comp_htw_type_b
recompiling module cr_huf_comp_st
recompiling module cr_huf_comp_htw_type_st
recompiling module cr_huf_comp_stcl_builder
recompiling module cr_xp10_decomp_fe_fhp
recompiling module cr_xp10_decomp_fe_crc
recompiling module cr_xp10_decomp_fe_data_aligner
recompiling module cr_xp10_decomp_fe_lfa_fifo
recompiling module cr_xp10_decomp_fe_bhp
recompiling module cr_xp10_decomp_fe_bhp_dflate
recompiling module cr_xp10_decomp_fe_tlvp
recompiling module cr_xp10_decomp_hufd
recompiling module cr_xp10_decomp_htf_predef_buf
recompiling module cr_xp10_decomp_unpacker
recompiling module cr_xp10_decomp_htf_symtab_dec
recompiling module cr_xp10_decomp_htf_symtab_dec_retro
recompiling module cr_xp10_decomp_htf_symtab_dec_retro_huff
recompiling module cr_xp10_decomp_htf_small_tables
recompiling module cr_xp10_decomp_htf_svt_writer
recompiling module cr_xp10_decomp_htf_array_inc
recompiling module cr_xp10_decomp_htf_table_writer
recompiling module cr_xp10_decomp_htf_slt_writer
recompiling module cr_xp10_decomp_sdd_dec_tables
recompiling module cr_xp10_decomp_sdd_ss
recompiling module cr_xp10_decomp_sdd_sp
recompiling module cr_xp10_decomp_be
200 of 206 modules done
recompiling module cr_prefix_fe_cmpx4
recompiling module cr_lz77_comp_tile_x16
recompiling module cr_lz77_comp_tile_x16_negedge
recompiling module cr_lz77_comp_lpo_xN
recompiling module cr_lz77_comp_lpo_xN_negedge
recompiling module cr_lz77_comp_snode
All of 206 modules done
make[1]: Entering directory `/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  amcQwB.o objs/amcQw_d.o \
_31547_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libzerosoft_rt_stubs.so \
/nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/liberrorinf.so /nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libsnpsmalloc.so \
/nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libvcsnew.so /nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libsimprofile.so \
/nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libvirsim.so /nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libreader_common.so \
/nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libBA.a /nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libuclinative.so \
-Wl,-whole-archive /nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /nvme0n1/Applications/Synopsys/vcs-mx_vL-2016.06/linux64/lib/vcs_save_restore_new.o \
/nvme0n1/Applications/Synopsys/verdi_vL-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/csrc' \

CPU time: 46.160 seconds to compile + 2.738 seconds to elab + .937 seconds to link
