<?xml version='1.0' encoding='UTF-8'?>
<Spi>
    <Config>
        <A_SCLK>5000000</A_SCLK>
        <A_Ssn_Hold_Time>1000.00</A_Ssn_Hold_Time>
        <A_Ssn_Setup_Time>1000.00</A_Ssn_Setup_Time>
        <CType>Master</CType>
        <En_Rx_Partial>false</En_Rx_Partial>
        <Rx_Partial>1</Rx_Partial>
        <Sclk>5000000</Sclk>
        <Sclk_Phase>1</Sclk_Phase>
        <Sclk_Polarity>1</Sclk_Polarity>
        <Shifter_Direction>MSB First</Shifter_Direction>
        <Slave_Num>1</Slave_Num>
        <Ssn_Hold_Time>1000</Ssn_Hold_Time>
        <Ssn_Setup_Time>1000</Ssn_Setup_Time>
        <Sys_Clk>200000000</Sys_Clk>
        <Width>8</Width>
    </Config>
    <GeneralConfig>
        <Device>PH1A90SBG484</Device>
        <Type>PH1_LOGIC_SPI</Type>
        <create_VHDL>false</create_VHDL>
        <inst>spi_master_core</inst>
    </GeneralConfig>
    <GeneratedFiles>
        <GateVerilog Enable="true">spi_master_core_gate.v</GateVerilog>
    </GeneratedFiles>
</Spi>
