digraph {

	ordering=out;
	ranksep=.4;
	bgcolor="lightgrey"; node [shape=box, fixedsize=false, fontsize=12, fontname="Helvetica-bold", fontcolor="blue"
		width=.25, height=.25, color="black", fillcolor="white", style="filled, solid, bold"];
	edge [arrowsize=.5, color="black", style="bold"]

  n0 [label=""];
  n1 [label="design"];
  n1 [label="design"];
  n2 [label="test"];
  n3 [label="device"];
  n3 [label="device"];
  n4 [label="resistor_pck"];
  n5 [label="attr"];
  n5 [label="attr"];
  n6 [label="refprefix"];
  n7 [label="R"];
  n8 [label="attr"];
  n8 [label="attr"];
  n9 [label="pkg_type"];
  n10 [label="R0207"];
  n11 [label="pin"];
  n11 [label="pin"];
  n12 [label=":"];
  n12 [label=":"];
  n13 [label="["];
  n14 [label="2"];
  n15 [label="0"];
  n16 [label="a"];
  n17 [label="1"];
  n18 [label="2"];
  n19 [label="3"];
  n20 [label="pin"];
  n20 [label="pin"];
  n21 [label=":"];
  n21 [label=":"];
  n22 [label="["];
  n23 [label="2"];
  n24 [label="0"];
  n25 [label="b"];
  n26 [label="4"];
  n27 [label="5"];
  n28 [label="6"];
  n29 [label="pin"];
  n29 [label="pin"];
  n30 [label="c"];
  n31 [label="8"];
  n32 [label="resistor_pck"];
  n33 [label="device"];
  n33 [label="device"];
  n34 [label="newDev"];
  n35 [label="attr"];
  n35 [label="attr"];
  n36 [label="refprefix"];
  n37 [label="A"];
  n38 [label="attr"];
  n38 [label="attr"];
  n39 [label="pkg_type"];
  n40 [label=""];
  n41 [label="pin"];
  n41 [label="pin"];
  n42 [label=":"];
  n42 [label=":"];
  n43 [label="["];
  n44 [label="2"];
  n45 [label="0"];
  n46 [label="a"];
  n47 [label="1"];
  n48 [label="2"];
  n49 [label="3"];
  n50 [label="pin"];
  n50 [label="pin"];
  n51 [label=":"];
  n51 [label=":"];
  n52 [label="["];
  n53 [label="2"];
  n54 [label="0"];
  n55 [label="b"];
  n56 [label="4"];
  n57 [label="5"];
  n58 [label="6"];
  n59 [label="pin"];
  n59 [label="pin"];
  n60 [label="d"];
  n61 [label="7"];
  n62 [label="net"];
  n62 [label="net"];
  n63 [label=":"];
  n63 [label=":"];
  n64 [label="["];
  n65 [label="0"];
  n66 [label="1"];
  n67 [label="myNet"];
  n68 [label="net"];
  n68 [label="net"];
  n69 [label="singleNet"];
  n70 [label="begin"];
  n71 [label="inst"];
  n71 [label="inst"];
  n72 [label=":"];
  n72 [label=":"];
  n73 [label="("];
  n74 [label="2"];
  n75 [label="0"];
  n76 [label="resistors"];
  n77 [label="resistor_pck"];
  n78 [label="="];
  n78 [label="="];
  n79 [label="a"];
  n80 [label="myNet"];
  n81 [label="myNet"];
  n82 [label="myNet"];
  n83 [label="singleNet"];
  n84 [label="singleNet"];
  n85 [label="myNet"];
  n86 [label="["];
  n87 [label="1"];
  n88 [label="="];
  n88 [label="="];
  n89 [label="b"];
  n90 [label="open"];
  n91 [label="="];
  n91 [label="="];
  n92 [label="c"];
  n93 [label="open"];
  n94 [label="inst"];
  n94 [label="inst"];
  n95 [label="res"];
  n96 [label="newDev"];
  n97 [label="="];
  n97 [label="="];
  n98 [label="newattr"];
  n99 [label="sure"];
  n100 [label="nah"];
  n101 [label="="];
  n101 [label="="];
  n102 [label="a"];
  n103 [label="open"];
  n104 [label="="];
  n104 [label="="];
  n105 [label="b"];
  n106 [label="open"];
  n107 [label="="];
  n107 [label="="];
  n108 [label="d"];
  n109 [label="myNet"];
  n110 [label="["];
  n111 [label="0"];
  n112 [label="test"];
  n113 [label="<EOF>"];

  n0 -> n1 // "" -> "design"
  n1 -> n2 // "design" -> "test"
  n1 -> n3 // "design" -> "device"
  n3 -> n4 // "device" -> "resistor_pck"
  n3 -> n5 // "device" -> "attr"
  n5 -> n6 // "attr" -> "refprefix"
  n5 -> n7 // "attr" -> "R"
  n3 -> n8 // "device" -> "attr"
  n8 -> n9 // "attr" -> "pkg_type"
  n8 -> n10 // "attr" -> "R0207"
  n3 -> n11 // "device" -> "pin"
  n11 -> n12 // "pin" -> ":"
  n12 -> n13 // ":" -> "["
  n12 -> n14 // ":" -> "2"
  n12 -> n15 // ":" -> "0"
  n11 -> n16 // "pin" -> "a"
  n11 -> n17 // "pin" -> "1"
  n11 -> n18 // "pin" -> "2"
  n11 -> n19 // "pin" -> "3"
  n3 -> n20 // "device" -> "pin"
  n20 -> n21 // "pin" -> ":"
  n21 -> n22 // ":" -> "["
  n21 -> n23 // ":" -> "2"
  n21 -> n24 // ":" -> "0"
  n20 -> n25 // "pin" -> "b"
  n20 -> n26 // "pin" -> "4"
  n20 -> n27 // "pin" -> "5"
  n20 -> n28 // "pin" -> "6"
  n3 -> n29 // "device" -> "pin"
  n29 -> n30 // "pin" -> "c"
  n29 -> n31 // "pin" -> "8"
  n3 -> n32 // "device" -> "resistor_pck"
  n1 -> n33 // "design" -> "device"
  n33 -> n34 // "device" -> "newDev"
  n33 -> n35 // "device" -> "attr"
  n35 -> n36 // "attr" -> "refprefix"
  n35 -> n37 // "attr" -> "A"
  n33 -> n38 // "device" -> "attr"
  n38 -> n39 // "attr" -> "pkg_type"
  n38 -> n40 // "attr" -> ""
  n33 -> n41 // "device" -> "pin"
  n41 -> n42 // "pin" -> ":"
  n42 -> n43 // ":" -> "["
  n42 -> n44 // ":" -> "2"
  n42 -> n45 // ":" -> "0"
  n41 -> n46 // "pin" -> "a"
  n41 -> n47 // "pin" -> "1"
  n41 -> n48 // "pin" -> "2"
  n41 -> n49 // "pin" -> "3"
  n33 -> n50 // "device" -> "pin"
  n50 -> n51 // "pin" -> ":"
  n51 -> n52 // ":" -> "["
  n51 -> n53 // ":" -> "2"
  n51 -> n54 // ":" -> "0"
  n50 -> n55 // "pin" -> "b"
  n50 -> n56 // "pin" -> "4"
  n50 -> n57 // "pin" -> "5"
  n50 -> n58 // "pin" -> "6"
  n33 -> n59 // "device" -> "pin"
  n59 -> n60 // "pin" -> "d"
  n59 -> n61 // "pin" -> "7"
  n1 -> n62 // "design" -> "net"
  n62 -> n63 // "net" -> ":"
  n63 -> n64 // ":" -> "["
  n63 -> n65 // ":" -> "0"
  n63 -> n66 // ":" -> "1"
  n62 -> n67 // "net" -> "myNet"
  n1 -> n68 // "design" -> "net"
  n68 -> n69 // "net" -> "singleNet"
  n1 -> n70 // "design" -> "begin"
  n1 -> n71 // "design" -> "inst"
  n71 -> n72 // "inst" -> ":"
  n72 -> n73 // ":" -> "("
  n72 -> n74 // ":" -> "2"
  n72 -> n75 // ":" -> "0"
  n71 -> n76 // "inst" -> "resistors"
  n71 -> n77 // "inst" -> "resistor_pck"
  n71 -> n78 // "inst" -> "="
  n78 -> n79 // "=" -> "a"
  n78 -> n80 // "=" -> "myNet"
  n78 -> n81 // "=" -> "myNet"
  n78 -> n82 // "=" -> "myNet"
  n78 -> n83 // "=" -> "singleNet"
  n78 -> n84 // "=" -> "singleNet"
  n78 -> n85 // "=" -> "myNet"
  n78 -> n86 // "=" -> "["
  n78 -> n87 // "=" -> "1"
  n71 -> n88 // "inst" -> "="
  n88 -> n89 // "=" -> "b"
  n88 -> n90 // "=" -> "open"
  n71 -> n91 // "inst" -> "="
  n91 -> n92 // "=" -> "c"
  n91 -> n93 // "=" -> "open"
  n1 -> n94 // "design" -> "inst"
  n94 -> n95 // "inst" -> "res"
  n94 -> n96 // "inst" -> "newDev"
  n94 -> n97 // "inst" -> "="
  n97 -> n98 // "=" -> "newattr"
  n97 -> n99 // "=" -> "sure"
  n97 -> n100 // "=" -> "nah"
  n94 -> n101 // "inst" -> "="
  n101 -> n102 // "=" -> "a"
  n101 -> n103 // "=" -> "open"
  n94 -> n104 // "inst" -> "="
  n104 -> n105 // "=" -> "b"
  n104 -> n106 // "=" -> "open"
  n94 -> n107 // "inst" -> "="
  n107 -> n108 // "=" -> "d"
  n107 -> n109 // "=" -> "myNet"
  n107 -> n110 // "=" -> "["
  n107 -> n111 // "=" -> "0"
  n1 -> n112 // "design" -> "test"
  n0 -> n113 // "" -> "<EOF>"

}
