;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 72, 0
	JMN 0, <402
	SUB 2, @0
	JMP 2, <0
	ADD #223, <0
	CMP -232, <-120
	SPL 72, 1
	SUB <0, @2
	SUB @-127, 100
	JMP 512, #510
	CMP #0, -40
	MOV 512, @510
	CMP <0, @2
	SPL 0, <402
	ADD 210, 30
	JMN 0, <402
	SPL @300, 90
	CMP 300, 90
	SLT 30, 9
	ADD 210, 30
	ADD #223, <0
	SUB 3, 21
	ADD 883, 21
	SLT 30, 9
	JMP -147, 100
	SUB -207, <-120
	JMZ 0, 906
	JMP -147, 100
	JMP -147, 100
	JMP 609, -90
	DAT <749, #95
	SUB -7, @-135
	SUB 30, 216
	ADD #223, <0
	CMP @-127, 100
	CMP 300, 90
	JMN 0, <402
	CMP -207, <-120
	CMP -207, <-120
	SUB -232, <-120
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
