// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ICache(
  input         clock,
                reset,
                auto_master_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_master_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_master_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_master_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_master_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_master_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_master_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_master_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_master_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_master_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_master_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                io_req_valid,	// src/main/scala/rocket/ICache.scala:248:14
  input  [40:0] io_req_bits_addr,	// src/main/scala/rocket/ICache.scala:248:14
  input  [31:0] io_s1_paddr,	// src/main/scala/rocket/ICache.scala:248:14
  input  [40:0] io_s2_vaddr,	// src/main/scala/rocket/ICache.scala:248:14
  input         io_s1_kill,	// src/main/scala/rocket/ICache.scala:248:14
                io_s2_kill,	// src/main/scala/rocket/ICache.scala:248:14
                io_s2_cacheable,	// src/main/scala/rocket/ICache.scala:248:14
                io_s2_prefetch,	// src/main/scala/rocket/ICache.scala:248:14
  output        io_resp_valid,	// src/main/scala/rocket/ICache.scala:248:14
  output [31:0] io_resp_bits_data,	// src/main/scala/rocket/ICache.scala:248:14
  output        io_resp_bits_ae,	// src/main/scala/rocket/ICache.scala:248:14
  input         io_invalidate,	// src/main/scala/rocket/ICache.scala:248:14
  output        io_errors_bus_valid,	// src/main/scala/rocket/ICache.scala:248:14
  output [31:0] io_errors_bus_bits,	// src/main/scala/rocket/ICache.scala:248:14
  output        io_perf_acquire	// src/main/scala/rocket/ICache.scala:248:14
);

  wire         data_arrays_1_dout_1_en;	// src/main/scala/rocket/ICache.scala:582:46
  wire         data_arrays_1_MPORT_2_mask_3;	// src/main/scala/rocket/ICache.scala:578:102
  wire         data_arrays_1_MPORT_2_mask_2;	// src/main/scala/rocket/ICache.scala:578:102
  wire         data_arrays_1_MPORT_2_mask_1;	// src/main/scala/rocket/ICache.scala:578:102
  wire         data_arrays_1_MPORT_2_mask_0;	// src/main/scala/rocket/ICache.scala:578:102
  wire         data_arrays_0_dout_en;	// src/main/scala/rocket/ICache.scala:582:46
  wire         data_arrays_0_MPORT_1_mask_3;	// src/main/scala/rocket/ICache.scala:578:102
  wire         data_arrays_0_MPORT_1_mask_2;	// src/main/scala/rocket/ICache.scala:578:102
  wire         data_arrays_0_MPORT_1_mask_1;	// src/main/scala/rocket/ICache.scala:578:102
  wire         data_arrays_0_MPORT_1_mask_0;	// src/main/scala/rocket/ICache.scala:578:102
  wire         tag_array_MPORT_mask_3;	// src/main/scala/rocket/ICache.scala:428:97
  wire         tag_array_MPORT_mask_2;	// src/main/scala/rocket/ICache.scala:428:97
  wire         tag_array_MPORT_mask_1;	// src/main/scala/rocket/ICache.scala:428:97
  wire         tag_array_MPORT_mask_0;	// src/main/scala/rocket/ICache.scala:428:97
  wire         tag_array_tag_rdata_en;	// src/main/scala/rocket/ICache.scala:418:83
  wire [5:0]   _tag_rdata_T;	// src/main/scala/rocket/ICache.scala:418:42
  wire [127:0] _data_arrays_1_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [127:0] _data_arrays_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [83:0]  _tag_array_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire         _repl_way_v0_prng_io_out_0;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_1;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_2;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_3;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_4;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_5;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_6;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_7;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_8;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_9;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_10;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_11;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_12;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_13;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_14;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _repl_way_v0_prng_io_out_15;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         auto_master_out_a_ready_0 = auto_master_out_a_ready;
  wire         auto_master_out_d_valid_0 = auto_master_out_d_valid;
  wire [2:0]   auto_master_out_d_bits_opcode_0 = auto_master_out_d_bits_opcode;
  wire [1:0]   auto_master_out_d_bits_param_0 = auto_master_out_d_bits_param;
  wire [3:0]   auto_master_out_d_bits_size_0 = auto_master_out_d_bits_size;
  wire [2:0]   auto_master_out_d_bits_sink_0 = auto_master_out_d_bits_sink;
  wire         auto_master_out_d_bits_denied_0 = auto_master_out_d_bits_denied;
  wire [63:0]  auto_master_out_d_bits_data_0 = auto_master_out_d_bits_data;
  wire         auto_master_out_d_bits_corrupt_0 = auto_master_out_d_bits_corrupt;
  wire         io_req_valid_0 = io_req_valid;
  wire [40:0]  io_req_bits_addr_0 = io_req_bits_addr;
  wire [31:0]  io_s1_paddr_0 = io_s1_paddr;
  wire [40:0]  io_s2_vaddr_0 = io_s2_vaddr;
  wire         io_s1_kill_0 = io_s1_kill;
  wire         io_s2_kill_0 = io_s2_kill;
  wire         io_s2_cacheable_0 = io_s2_cacheable;
  wire         io_s2_prefetch_0 = io_s2_prefetch;
  wire         io_invalidate_0 = io_invalidate;
  wire         auto_master_out_d_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         io_clock_enabled = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_d_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_size = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_1 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_2 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_3 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_4 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_5 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_size_2 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_6 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_7 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_8 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_9 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_10 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_11 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_12 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         masterNodeOut_a_bits_a_mask_acc_13 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :366:38, :393:21, :500:47, src/main/scala/util/Misc.scala:209:26, :215:29
  wire         auto_master_out_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         auto_master_out_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         auto_master_out_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         io_resp_bits_replay = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s1_tag_disparity_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s1_tag_disparity_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s1_tag_disparity_2 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s1_tag_disparity_3 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         scratchpadHit = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         scratchpadHit_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         scratchpadHit_2 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         scratchpadHit_3 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s1s2_full_word_write = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s1_dont_read = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s2_tag_disparity = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s2_disparity = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s1_scratchpad_hit = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         s2_report_uncorrectable_error = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_bit = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire         masterNodeOut_a_bits_a_mask_size_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_bit_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire         masterNodeOut_a_bits_a_mask_bit_2 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire [1:0]   s2_tag_disparity_lo = 2'h0;	// src/main/scala/rocket/ICache.scala:606:65
  wire [1:0]   s2_tag_disparity_hi = 2'h0;	// src/main/scala/rocket/ICache.scala:606:65
  wire [2:0]   auto_master_out_a_bits_param = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]   masterNodeOut_a_bits_param = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]   masterNodeOut_a_bits_a_param = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]   auto_master_out_a_bits_opcode = 3'h4;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]   masterNodeOut_a_bits_opcode = 3'h4;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]   masterNodeOut_a_bits_a_opcode = 3'h4;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [3:0]   auto_master_out_a_bits_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [3:0]   masterNodeOut_a_bits_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [3:0]   masterNodeOut_a_bits_a_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [7:0]   auto_master_out_a_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:222:10
  wire [63:0]  auto_master_out_a_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [63:0]  masterNodeOut_a_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [63:0]  masterNodeOut_a_bits_a_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [2:0]   masterNodeOut_a_bits_a_mask_sizeOH = 3'h5;	// src/main/scala/util/Misc.scala:202:81
  wire [1:0]   masterNodeOut_a_bits_a_mask_sizeOH_shiftAmount = 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/ICache.scala:403:40
  wire         masterNodeOut_a_ready = auto_master_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  masterNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_valid = auto_master_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   masterNodeOut_d_bits_opcode = auto_master_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   masterNodeOut_d_bits_param = auto_master_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   masterNodeOut_d_bits_size = auto_master_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   masterNodeOut_d_bits_sink = auto_master_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_bits_denied = auto_master_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  masterNodeOut_d_bits_data = auto_master_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_bits_corrupt = auto_master_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  s2_way_mux;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire         invalidate = io_invalidate_0;	// src/main/scala/rocket/ICache.scala:448:31
  wire         refill_fire;	// src/main/scala/rocket/ICache.scala:366:35
  wire         s2_request_refill;	// src/main/scala/rocket/ICache.scala:377:35
  wire         auto_master_out_a_valid_0 = masterNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  masterNodeOut_a_bits_a_address;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [31:0]  auto_master_out_a_bits_address_0 = masterNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         io_req_ready;
  wire         s0_valid = io_req_ready & io_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg          s1_valid;	// src/main/scala/rocket/ICache.scala:333:25
  wire         s1_clk_en = s1_valid;	// src/main/scala/rocket/ICache.scala:333:25, :596:28
  reg  [40:0]  s1_vaddr;	// src/main/scala/rocket/ICache.scala:335:27
  wire         tagMatch;	// src/main/scala/rocket/ICache.scala:506:26
  wire         tagMatch_1;	// src/main/scala/rocket/ICache.scala:506:26
  wire         tagMatch_2;	// src/main/scala/rocket/ICache.scala:506:26
  wire         tagMatch_3;	// src/main/scala/rocket/ICache.scala:506:26
  wire         s1_tag_hit_0;	// src/main/scala/rocket/ICache.scala:337:24
  wire         s1_tag_hit_1;	// src/main/scala/rocket/ICache.scala:337:24
  wire         s1_tag_hit_2;	// src/main/scala/rocket/ICache.scala:337:24
  wire         s1_tag_hit_3;	// src/main/scala/rocket/ICache.scala:337:24
  wire         s1_hit = s1_tag_hit_0 | s1_tag_hit_1 | s1_tag_hit_2 | s1_tag_hit_3;	// src/main/scala/rocket/ICache.scala:337:24, :353:{35,40}
  reg          s2_valid;	// src/main/scala/rocket/ICache.scala:355:25
  reg          s2_hit;	// src/main/scala/rocket/ICache.scala:356:23
  reg          invalidated;	// src/main/scala/rocket/ICache.scala:359:24
  reg          refill_valid;	// src/main/scala/rocket/ICache.scala:360:29
  assign refill_fire = masterNodeOut_a_ready & masterNodeOut_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:366:35
  wire         io_perf_acquire_0 = refill_fire;	// src/main/scala/rocket/ICache.scala:366:35
  wire         s2_miss = s2_valid & ~s2_hit & ~io_s2_kill_0;	// src/main/scala/rocket/ICache.scala:355:25, :356:23, :370:{29,37,40}
  wire         s1_can_request_refill = ~(s2_miss | refill_valid);	// src/main/scala/rocket/ICache.scala:360:29, :370:37, :372:{31,41}
  reg          s2_request_refill_REG;	// src/main/scala/rocket/ICache.scala:377:45
  assign s2_request_refill = s2_miss & s2_request_refill_REG;	// src/main/scala/rocket/ICache.scala:370:37, :377:{35,45}
  assign masterNodeOut_a_valid = s2_request_refill;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:377:35
  reg  [31:0]  refill_paddr;	// src/main/scala/rocket/ICache.scala:378:31
  reg  [40:0]  refill_vaddr;	// src/main/scala/rocket/ICache.scala:379:31
  wire [19:0]  refill_tag = refill_paddr[31:12];	// src/main/scala/rocket/ICache.scala:378:31, :380:33
  wire [5:0]   refill_idx = refill_paddr[11:6];	// src/main/scala/rocket/ICache.scala:378:31, :851:21
  wire         refill_one_beat_opdata = masterNodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire         beats1_opdata = masterNodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire         refill_one_beat = masterNodeOut_d_valid & refill_one_beat_opdata;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:383:39, src/main/scala/tilelink/Edges.scala:107:36
  assign io_req_ready = ~refill_one_beat;	// src/main/scala/rocket/ICache.scala:383:39, :386:19
  wire [26:0]  _beats1_decode_T_1 = 27'hFFF << masterNodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:235:71
  wire [8:0]   beats1_decode = ~(_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire [8:0]   beats1 = beats1_opdata ? beats1_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14, :230:27
  reg  [8:0]   counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]   counter1 = counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         first = counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         last = counter == 9'h1 | beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire         d_done = last & masterNodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [8:0]   refill_cnt = beats1 & ~counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire         refill_done = refill_one_beat & d_done;	// src/main/scala/rocket/ICache.scala:383:39, :391:37, src/main/scala/tilelink/Edges.scala:234:22
  wire [1:0]   repl_way_v0_lo_lo_lo =
    {_repl_way_v0_prng_io_out_1, _repl_way_v0_prng_io_out_0};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   repl_way_v0_lo_lo_hi =
    {_repl_way_v0_prng_io_out_3, _repl_way_v0_prng_io_out_2};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   repl_way_v0_lo_lo = {repl_way_v0_lo_lo_hi, repl_way_v0_lo_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]   repl_way_v0_lo_hi_lo =
    {_repl_way_v0_prng_io_out_5, _repl_way_v0_prng_io_out_4};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   repl_way_v0_lo_hi_hi =
    {_repl_way_v0_prng_io_out_7, _repl_way_v0_prng_io_out_6};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   repl_way_v0_lo_hi = {repl_way_v0_lo_hi_hi, repl_way_v0_lo_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]   repl_way_v0_lo = {repl_way_v0_lo_hi, repl_way_v0_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]   repl_way_v0_hi_lo_lo =
    {_repl_way_v0_prng_io_out_9, _repl_way_v0_prng_io_out_8};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   repl_way_v0_hi_lo_hi =
    {_repl_way_v0_prng_io_out_11, _repl_way_v0_prng_io_out_10};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   repl_way_v0_hi_lo = {repl_way_v0_hi_lo_hi, repl_way_v0_hi_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]   repl_way_v0_hi_hi_lo =
    {_repl_way_v0_prng_io_out_13, _repl_way_v0_prng_io_out_12};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   repl_way_v0_hi_hi_hi =
    {_repl_way_v0_prng_io_out_15, _repl_way_v0_prng_io_out_14};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   repl_way_v0_hi_hi = {repl_way_v0_hi_hi_hi, repl_way_v0_hi_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]   repl_way_v0_hi = {repl_way_v0_hi_hi, repl_way_v0_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]   repl_way_v0 = repl_way_v0_lo[1:0];	// src/main/scala/chisel3/util/random/PRNG.scala:95:17, src/main/scala/rocket/ICache.scala:399:35
  wire [1:0]   repl_way = repl_way_v0;	// src/main/scala/rocket/ICache.scala:399:35, :403:13
  wire [1:0]   way = repl_way;	// src/main/scala/rocket/ICache.scala:403:13, :577:20
  wire [1:0]   way_1 = repl_way;	// src/main/scala/rocket/ICache.scala:403:13, :577:20
  wire [20:0]  enc_tag;	// src/main/scala/rocket/ICache.scala:427:34
  assign _tag_rdata_T = io_req_bits_addr_0[11:6];	// src/main/scala/rocket/ICache.scala:418:42
  assign tag_array_tag_rdata_en = ~refill_done & s0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:391:37, :418:{70,83}
  reg          accruedRefillError;	// src/main/scala/rocket/ICache.scala:420:31
  wire         refillError =
    masterNodeOut_d_bits_corrupt | (|refill_cnt) & accruedRefillError;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:420:31, :422:{43,58,64}, src/main/scala/tilelink/Edges.scala:235:25
  assign enc_tag = {refillError, refill_tag};	// src/main/scala/rocket/ICache.scala:380:33, :422:43, :427:34
  assign tag_array_MPORT_mask_0 = repl_way == 2'h0;	// src/main/scala/rocket/ICache.scala:403:13, :428:97, :606:65
  assign tag_array_MPORT_mask_1 = repl_way == 2'h1;	// src/main/scala/rocket/ICache.scala:403:13, :428:97
  assign tag_array_MPORT_mask_2 = repl_way == 2'h2;	// src/main/scala/rocket/ICache.scala:403:{13,40}, :428:97
  assign tag_array_MPORT_mask_3 = &repl_way;	// src/main/scala/rocket/ICache.scala:403:13, :428:97
  wire         io_errors_bus_valid_0 =
    masterNodeOut_d_valid & (masterNodeOut_d_bits_denied | masterNodeOut_d_bits_corrupt);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:433:{40,65}
  wire [31:0]  io_errors_bus_bits_0 = {refill_paddr[31:6], 6'h0};	// src/main/scala/rocket/ICache.scala:378:31, :434:{40,57}
  reg  [255:0] vb_array;	// src/main/scala/rocket/ICache.scala:440:25
  wire [5:0]   s1_idx = io_s1_paddr_0[11:6];	// src/main/scala/rocket/ICache.scala:851:21
  wire [5:0]   s1_idx_1 = io_s1_paddr_0[11:6];	// src/main/scala/rocket/ICache.scala:851:21
  wire [5:0]   s1_idx_2 = io_s1_paddr_0[11:6];	// src/main/scala/rocket/ICache.scala:851:21
  wire [5:0]   s1_idx_3 = io_s1_paddr_0[11:6];	// src/main/scala/rocket/ICache.scala:851:21
  wire [19:0]  s1_tag = io_s1_paddr_0[31:12];	// src/main/scala/rocket/ICache.scala:485:30
  wire [19:0]  s1_tag_1 = io_s1_paddr_0[31:12];	// src/main/scala/rocket/ICache.scala:485:30
  wire [19:0]  s1_tag_2 = io_s1_paddr_0[31:12];	// src/main/scala/rocket/ICache.scala:485:30
  wire [19:0]  s1_tag_3 = io_s1_paddr_0[31:12];	// src/main/scala/rocket/ICache.scala:485:30
  wire [255:0] _s1_vb_T_1 = vb_array >> s1_idx;	// src/main/scala/rocket/ICache.scala:440:25, :500:25, :851:21
  wire         s1_vb = _s1_vb_T_1[0];	// src/main/scala/rocket/ICache.scala:500:{25,44}
  wire         tl_error = _tag_array_ext_RW0_rdata[20];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  wire [19:0]  tag = _tag_array_ext_RW0_rdata[19:0];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  assign tagMatch = s1_vb & tag == s1_tag;	// src/main/scala/rocket/ICache.scala:485:30, :500:44, :506:{26,33}, src/main/scala/util/package.scala:155:13
  assign s1_tag_hit_0 = tagMatch;	// src/main/scala/rocket/ICache.scala:337:24, :506:26
  wire         s1_tl_error_0 = tagMatch & tl_error;	// src/main/scala/rocket/ICache.scala:461:25, :506:26, :510:32, src/main/scala/util/package.scala:155:13
  wire [255:0] _s1_vb_T_5 = vb_array >> {250'h1, s1_idx_1};	// src/main/scala/rocket/ICache.scala:440:25, :500:25, :851:21
  wire         s1_vb_1 = _s1_vb_T_5[0];	// src/main/scala/rocket/ICache.scala:500:{25,44}
  wire         tl_error_1 = _tag_array_ext_RW0_rdata[41];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  wire [19:0]  tag_1 = _tag_array_ext_RW0_rdata[40:21];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  assign tagMatch_1 = s1_vb_1 & tag_1 == s1_tag_1;	// src/main/scala/rocket/ICache.scala:485:30, :500:44, :506:{26,33}, src/main/scala/util/package.scala:155:13
  assign s1_tag_hit_1 = tagMatch_1;	// src/main/scala/rocket/ICache.scala:337:24, :506:26
  wire         s1_tl_error_1 = tagMatch_1 & tl_error_1;	// src/main/scala/rocket/ICache.scala:461:25, :506:26, :510:32, src/main/scala/util/package.scala:155:13
  wire [255:0] _s1_vb_T_9 = vb_array >> {250'h2, s1_idx_2};	// src/main/scala/rocket/ICache.scala:440:25, :500:25, :851:21
  wire         s1_vb_2 = _s1_vb_T_9[0];	// src/main/scala/rocket/ICache.scala:500:{25,44}
  wire         tl_error_2 = _tag_array_ext_RW0_rdata[62];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  wire [19:0]  tag_2 = _tag_array_ext_RW0_rdata[61:42];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  assign tagMatch_2 = s1_vb_2 & tag_2 == s1_tag_2;	// src/main/scala/rocket/ICache.scala:485:30, :500:44, :506:{26,33}, src/main/scala/util/package.scala:155:13
  assign s1_tag_hit_2 = tagMatch_2;	// src/main/scala/rocket/ICache.scala:337:24, :506:26
  wire         s1_tl_error_2 = tagMatch_2 & tl_error_2;	// src/main/scala/rocket/ICache.scala:461:25, :506:26, :510:32, src/main/scala/util/package.scala:155:13
  wire [255:0] _s1_vb_T_13 = vb_array >> {250'h3, s1_idx_3};	// src/main/scala/rocket/ICache.scala:440:25, :500:25, :851:21
  wire         s1_vb_3 = _s1_vb_T_13[0];	// src/main/scala/rocket/ICache.scala:500:{25,44}
  wire         tl_error_3 = _tag_array_ext_RW0_rdata[83];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  wire [19:0]  tag_3 = _tag_array_ext_RW0_rdata[82:63];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  assign tagMatch_3 = s1_vb_3 & tag_3 == s1_tag_3;	// src/main/scala/rocket/ICache.scala:485:30, :500:44, :506:{26,33}, src/main/scala/util/package.scala:155:13
  assign s1_tag_hit_3 = tagMatch_3;	// src/main/scala/rocket/ICache.scala:337:24, :506:26
  wire         s1_tl_error_3 = tagMatch_3 & tl_error_3;	// src/main/scala/rocket/ICache.scala:461:25, :506:26, :510:32, src/main/scala/util/package.scala:155:13
  `ifndef SYNTHESIS	// src/main/scala/rocket/ICache.scala:513:9
    always @(posedge clock) begin	// src/main/scala/rocket/ICache.scala:513:9
      if (~reset
          & ~(~s1_valid | {1'h0, {1'h0, s1_tag_hit_0} + {1'h0, s1_tag_hit_1}}
              + {1'h0, {1'h0, s1_tag_hit_2} + {1'h0, s1_tag_hit_3}} < 3'h2)) begin	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :333:25, :337:24, :457:30, :489:49, :513:{9,10,39,50,115}, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/ICache.scala:513:9
          $error("Assertion failed\n    at ICache.scala:513 assert(!(s1_valid || s1_slaveValid) || PopCount(s1_tag_hit zip s1_tag_disparity map { case (h, d) => h && !d }) <= 1.U)\n");	// src/main/scala/rocket/ICache.scala:513:9
        if (`STOP_COND_)	// src/main/scala/rocket/ICache.scala:513:9
          $fatal;	// src/main/scala/rocket/ICache.scala:513:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire         wen;	// src/main/scala/rocket/ICache.scala:562:49
  wire [31:0]  data;	// src/main/scala/rocket/ICache.scala:575:21
  wire         wen_1;	// src/main/scala/rocket/ICache.scala:562:49
  wire [31:0]  data_1;	// src/main/scala/rocket/ICache.scala:575:21
  wire         s0_ren = s0_valid & ~(io_req_bits_addr_0[2]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:155:13
  assign wen = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [8:0]   _mem_idx_T_6 = {refill_idx, 3'h0};	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:566:40, :851:21, src/main/scala/tilelink/Edges.scala:454:17
  wire [8:0]   mem_idx =
    refill_one_beat ? _mem_idx_T_6 | refill_cnt : io_req_bits_addr_0[11:3];	// src/main/scala/rocket/ICache.scala:383:39, :557:31, :566:{10,40,67}, src/main/scala/tilelink/Edges.scala:235:25
  assign data = masterNodeOut_d_bits_data[31:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign data_arrays_0_MPORT_1_mask_0 = way == 2'h0;	// src/main/scala/rocket/ICache.scala:577:20, :578:102, :606:65
  assign data_arrays_0_MPORT_1_mask_1 = way == 2'h1;	// src/main/scala/rocket/ICache.scala:428:97, :577:20, :578:102
  assign data_arrays_0_MPORT_1_mask_2 = way == 2'h2;	// src/main/scala/rocket/ICache.scala:403:40, :577:20, :578:102
  assign data_arrays_0_MPORT_1_mask_3 = &way;	// src/main/scala/rocket/ICache.scala:577:20, :578:102
  assign data_arrays_0_dout_en = ~wen & s0_ren;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_1 = s0_valid & io_req_bits_addr_0[2];	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:559:{28,52}, src/main/scala/util/package.scala:155:13
  assign wen_1 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [8:0]   mem_idx_1 =
    refill_one_beat ? _mem_idx_T_6 | refill_cnt : io_req_bits_addr_0[11:3];	// src/main/scala/rocket/ICache.scala:383:39, :557:31, :566:{10,40,67}, src/main/scala/tilelink/Edges.scala:235:25
  assign data_1 = masterNodeOut_d_bits_data[63:32];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign data_arrays_1_MPORT_2_mask_0 = way_1 == 2'h0;	// src/main/scala/rocket/ICache.scala:577:20, :578:102, :606:65
  assign data_arrays_1_MPORT_2_mask_1 = way_1 == 2'h1;	// src/main/scala/rocket/ICache.scala:428:97, :577:20, :578:102
  assign data_arrays_1_MPORT_2_mask_2 = way_1 == 2'h2;	// src/main/scala/rocket/ICache.scala:403:40, :577:20, :578:102
  assign data_arrays_1_MPORT_2_mask_3 = &way_1;	// src/main/scala/rocket/ICache.scala:577:20, :578:102
  assign data_arrays_1_dout_1_en = ~wen_1 & s0_ren_1;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire [31:0]  s1_dout_0 =
    io_s1_paddr_0[2]
      ? _data_arrays_1_ext_RW0_rdata[31:0]
      : _data_arrays_0_ext_RW0_rdata[31:0];	// src/main/scala/rocket/ICache.scala:465:21, :584:71, :585:15, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  wire [31:0]  s1_dout_1 =
    io_s1_paddr_0[2]
      ? _data_arrays_1_ext_RW0_rdata[63:32]
      : _data_arrays_0_ext_RW0_rdata[63:32];	// src/main/scala/rocket/ICache.scala:465:21, :584:71, :585:15, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  wire [31:0]  s1_dout_2 =
    io_s1_paddr_0[2]
      ? _data_arrays_1_ext_RW0_rdata[95:64]
      : _data_arrays_0_ext_RW0_rdata[95:64];	// src/main/scala/rocket/ICache.scala:465:21, :584:71, :585:15, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  wire [31:0]  s1_dout_3 =
    io_s1_paddr_0[2]
      ? _data_arrays_1_ext_RW0_rdata[127:96]
      : _data_arrays_0_ext_RW0_rdata[127:96];	// src/main/scala/rocket/ICache.scala:465:21, :584:71, :585:15, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  reg          s2_tag_hit_0;	// src/main/scala/rocket/ICache.scala:597:29
  reg          s2_tag_hit_1;	// src/main/scala/rocket/ICache.scala:597:29
  reg          s2_tag_hit_2;	// src/main/scala/rocket/ICache.scala:597:29
  reg          s2_tag_hit_3;	// src/main/scala/rocket/ICache.scala:597:29
  wire [1:0]   s2_hit_way_lo = {s2_tag_hit_1, s2_tag_hit_0};	// src/main/scala/chisel3/util/OneHot.scala:22:45, src/main/scala/rocket/ICache.scala:597:29
  wire [1:0]   s2_hit_way_lo_1 = s2_hit_way_lo;	// src/main/scala/chisel3/util/OneHot.scala:22:45, :31:18
  wire [1:0]   s2_hit_way_hi = {s2_tag_hit_3, s2_tag_hit_2};	// src/main/scala/chisel3/util/OneHot.scala:22:45, src/main/scala/rocket/ICache.scala:597:29
  wire [1:0]   s2_hit_way_hi_1 = s2_hit_way_hi;	// src/main/scala/chisel3/util/OneHot.scala:22:45, :30:18
  wire [1:0]   s2_hit_way = {|s2_hit_way_hi_1, s2_hit_way_hi_1[1] | s2_hit_way_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [11:0]  s2_scratchpad_word_addr_hi = {s2_hit_way, io_s2_vaddr_0[11:2]};	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/rocket/ICache.scala:603:{36,96}
  wire [13:0]  s2_scratchpad_word_addr = {s2_scratchpad_word_addr_hi, 2'h0};	// src/main/scala/rocket/ICache.scala:603:36, :606:65
  reg  [31:0]  s2_dout_0;	// src/main/scala/rocket/ICache.scala:604:26
  reg  [31:0]  s2_dout_1;	// src/main/scala/rocket/ICache.scala:604:26
  reg  [31:0]  s2_dout_2;	// src/main/scala/rocket/ICache.scala:604:26
  reg  [31:0]  s2_dout_3;	// src/main/scala/rocket/ICache.scala:604:26
  assign s2_way_mux =
    (s2_tag_hit_0 ? s2_dout_0 : 32'h0) | (s2_tag_hit_1 ? s2_dout_1 : 32'h0)
    | (s2_tag_hit_2 ? s2_dout_2 : 32'h0) | (s2_tag_hit_3 ? s2_dout_3 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/ICache.scala:597:29, :604:26, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  io_resp_bits_data_0 = s2_way_mux;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire [1:0]   s2_tl_error_lo = {s1_tl_error_1, s1_tl_error_0};	// src/main/scala/rocket/ICache.scala:461:25, :607:43
  wire [1:0]   s2_tl_error_hi = {s1_tl_error_3, s1_tl_error_2};	// src/main/scala/rocket/ICache.scala:461:25, :607:43
  reg          s2_tl_error;	// src/main/scala/rocket/ICache.scala:607:30
  wire         io_resp_bits_ae_0 = s2_tl_error;	// src/main/scala/rocket/ICache.scala:607:30
  wire         io_resp_valid_0 = s2_valid & s2_hit;	// src/main/scala/rocket/ICache.scala:355:25, :356:23, :651:33
  assign masterNodeOut_a_bits_a_address = {refill_paddr[31:6], 6'h0};	// src/main/scala/rocket/ICache.scala:378:31, :434:{40,57}, :761:64, src/main/scala/tilelink/Edges.scala:454:17
  wire [9:0]   _GEN = refill_paddr[25:16] ^ 10'h201;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/ICache.scala:378:31
  wire         masterNodeOut_a_bits_legal =
    {refill_paddr[31:27], refill_paddr[25], refill_paddr[16], ~(refill_paddr[13])} == 8'h0
    | {refill_paddr[31:27], refill_paddr[25], refill_paddr[16], refill_paddr[13]} == 8'h0
    | {refill_paddr[31:27], refill_paddr[25], ~(refill_paddr[16])} == 7'h0
    | {refill_paddr[31:27], ~(refill_paddr[25]), refill_paddr[16]} == 7'h0
    | {refill_paddr[31:27], _GEN[9], _GEN[0], refill_paddr[13]} == 8'h0
    | {refill_paddr[31:28], ~(refill_paddr[27])} == 5'h0
    | {refill_paddr[31:29], ~(refill_paddr[28])} == 4'h0
    | {refill_paddr[31:30], ~(refill_paddr[29])} == 3'h0
    | {refill_paddr[31], ~(refill_paddr[30])} == 2'h0 | refill_paddr[31];	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/ICache.scala:378:31, :606:65, :607:50, :761:64, src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/tilelink/Parameters.scala:673:26
  assign masterNodeOut_a_bits_address = masterNodeOut_a_bits_a_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_mask_eq_1 = masterNodeOut_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit = ~masterNodeOut_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq = masterNodeOut_a_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit_1 = ~masterNodeOut_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq_2 =
    masterNodeOut_a_bits_a_mask_eq & masterNodeOut_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_3 =
    masterNodeOut_a_bits_a_mask_eq & masterNodeOut_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_4 =
    masterNodeOut_a_bits_a_mask_eq_1 & masterNodeOut_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_5 =
    masterNodeOut_a_bits_a_mask_eq_1 & masterNodeOut_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit_2 = ~masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq_6 =
    masterNodeOut_a_bits_a_mask_eq_2 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_7 =
    masterNodeOut_a_bits_a_mask_eq_2 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_8 =
    masterNodeOut_a_bits_a_mask_eq_3 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_9 =
    masterNodeOut_a_bits_a_mask_eq_3 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_10 =
    masterNodeOut_a_bits_a_mask_eq_4 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_11 =
    masterNodeOut_a_bits_a_mask_eq_4 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_12 =
    masterNodeOut_a_bits_a_mask_eq_5 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_13 =
    masterNodeOut_a_bits_a_mask_eq_5 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         io_keep_clock_enabled = s1_valid | s2_valid | refill_valid;	// src/main/scala/rocket/ICache.scala:333:25, :355:25, :360:29, :829:26
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :333:25, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
      s2_valid <= 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :355:25, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
      refill_valid <= 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:248:14, :360:29, :457:30, :489:49, :562:67, :592:41, :593:36, :606:72, :611:39, :613:30, :624:90, :645:22, src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:209:26
      counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      vb_array <= 256'h0;	// src/main/scala/rocket/ICache.scala:440:25
    end
    else begin
      s1_valid <= s0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:333:25
      s2_valid <= s1_valid & ~io_s1_kill_0;	// src/main/scala/rocket/ICache.scala:333:25, :355:{25,35,38}
      refill_valid <= ~refill_done & (refill_fire | refill_valid);	// src/main/scala/rocket/ICache.scala:360:29, :366:35, :391:37, :822:{22,37}, :823:{22,37}
      if (masterNodeOut_d_valid) begin	// src/main/scala/diplomacy/Nodes.scala:1205:17
        if (first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (invalidate)	// src/main/scala/rocket/ICache.scala:448:31
        vb_array <= 256'h0;	// src/main/scala/rocket/ICache.scala:440:25
      else if (refill_one_beat) begin	// src/main/scala/rocket/ICache.scala:383:39
        automatic logic [255:0] _vb_array_T_3;	// src/main/scala/rocket/ICache.scala:444:32
        _vb_array_T_3 = 256'h1 << {248'h0, repl_way, refill_idx};	// src/main/scala/rocket/ICache.scala:403:13, :444:32, :851:21
        if (refill_done & ~invalidated)	// src/main/scala/rocket/ICache.scala:359:24, :391:37, :444:{72,75}
          vb_array <= vb_array | _vb_array_T_3;	// src/main/scala/rocket/ICache.scala:440:25, :444:32
        else	// src/main/scala/rocket/ICache.scala:444:72
          vb_array <= ~(~vb_array | _vb_array_T_3);	// src/main/scala/rocket/ICache.scala:440:25, :444:32
      end
    end
    if (s0_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      s1_vaddr <= io_req_bits_addr_0;	// src/main/scala/rocket/ICache.scala:335:27
    s2_hit <= s1_hit;	// src/main/scala/rocket/ICache.scala:353:40, :356:23
    invalidated <= refill_valid & (invalidate | invalidated);	// src/main/scala/rocket/ICache.scala:359:24, :360:29, :448:31, :449:21, :451:17, :821:{24,38}
    s2_request_refill_REG <= s1_can_request_refill;	// src/main/scala/rocket/ICache.scala:372:31, :377:45
    if (s1_valid & s1_can_request_refill) begin	// src/main/scala/rocket/ICache.scala:333:25, :372:31, :378:54
      refill_paddr <= io_s1_paddr_0;	// src/main/scala/rocket/ICache.scala:378:31
      refill_vaddr <= s1_vaddr;	// src/main/scala/rocket/ICache.scala:335:27, :379:31
    end
    if (refill_one_beat)	// src/main/scala/rocket/ICache.scala:383:39
      accruedRefillError <= refillError;	// src/main/scala/rocket/ICache.scala:420:31, :422:43
    if (s1_clk_en) begin	// src/main/scala/rocket/ICache.scala:596:28
      s2_tag_hit_0 <= s1_tag_hit_0;	// src/main/scala/rocket/ICache.scala:337:24, :597:29
      s2_tag_hit_1 <= s1_tag_hit_1;	// src/main/scala/rocket/ICache.scala:337:24, :597:29
      s2_tag_hit_2 <= s1_tag_hit_2;	// src/main/scala/rocket/ICache.scala:337:24, :597:29
      s2_tag_hit_3 <= s1_tag_hit_3;	// src/main/scala/rocket/ICache.scala:337:24, :597:29
      s2_dout_0 <= s1_dout_0;	// src/main/scala/rocket/ICache.scala:465:21, :604:26
      s2_dout_1 <= s1_dout_1;	// src/main/scala/rocket/ICache.scala:465:21, :604:26
      s2_dout_2 <= s1_dout_2;	// src/main/scala/rocket/ICache.scala:465:21, :604:26
      s2_dout_3 <= s1_dout_3;	// src/main/scala/rocket/ICache.scala:465:21, :604:26
      s2_tl_error <= |{s2_tl_error_hi, s2_tl_error_lo};	// src/main/scala/rocket/ICache.scala:607:{30,43,50}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:17];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h12; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_valid = _RANDOM[5'h0][4];	// src/main/scala/rocket/ICache.scala:333:25
        s1_vaddr = {_RANDOM[5'h0][31:5], _RANDOM[5'h1][13:0]};	// src/main/scala/rocket/ICache.scala:333:25, :335:27
        s2_valid = _RANDOM[5'h1][14];	// src/main/scala/rocket/ICache.scala:335:27, :355:25
        s2_hit = _RANDOM[5'h1][15];	// src/main/scala/rocket/ICache.scala:335:27, :356:23
        invalidated = _RANDOM[5'h1][16];	// src/main/scala/rocket/ICache.scala:335:27, :359:24
        refill_valid = _RANDOM[5'h1][17];	// src/main/scala/rocket/ICache.scala:335:27, :360:29
        s2_request_refill_REG = _RANDOM[5'h1][20];	// src/main/scala/rocket/ICache.scala:335:27, :377:45
        refill_paddr = {_RANDOM[5'h1][31:21], _RANDOM[5'h2][20:0]};	// src/main/scala/rocket/ICache.scala:335:27, :378:31
        refill_vaddr = {_RANDOM[5'h2][31:21], _RANDOM[5'h3][29:0]};	// src/main/scala/rocket/ICache.scala:378:31, :379:31
        counter = {_RANDOM[5'h3][31:30], _RANDOM[5'h4][6:0]};	// src/main/scala/rocket/ICache.scala:379:31, src/main/scala/tilelink/Edges.scala:230:27
        accruedRefillError = _RANDOM[5'h4][7];	// src/main/scala/rocket/ICache.scala:420:31, src/main/scala/tilelink/Edges.scala:230:27
        vb_array =
          {_RANDOM[5'h4][31:8],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC][7:0]};	// src/main/scala/rocket/ICache.scala:440:25, src/main/scala/tilelink/Edges.scala:230:27
        s2_tag_hit_0 = _RANDOM[5'hD][22];	// src/main/scala/rocket/ICache.scala:597:29
        s2_tag_hit_1 = _RANDOM[5'hD][23];	// src/main/scala/rocket/ICache.scala:597:29
        s2_tag_hit_2 = _RANDOM[5'hD][24];	// src/main/scala/rocket/ICache.scala:597:29
        s2_tag_hit_3 = _RANDOM[5'hD][25];	// src/main/scala/rocket/ICache.scala:597:29
        s2_dout_0 = {_RANDOM[5'hD][31:26], _RANDOM[5'hE][25:0]};	// src/main/scala/rocket/ICache.scala:597:29, :604:26
        s2_dout_1 = {_RANDOM[5'hE][31:26], _RANDOM[5'hF][25:0]};	// src/main/scala/rocket/ICache.scala:604:26
        s2_dout_2 = {_RANDOM[5'hF][31:26], _RANDOM[5'h10][25:0]};	// src/main/scala/rocket/ICache.scala:604:26
        s2_dout_3 = {_RANDOM[5'h10][31:26], _RANDOM[5'h11][25:0]};	// src/main/scala/rocket/ICache.scala:604:26
        s2_tl_error = _RANDOM[5'h11][30];	// src/main/scala/rocket/ICache.scala:604:26, :607:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MaxPeriodFibonacciLFSR repl_way_v0_prng (	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
    .clock        (clock),
    .reset        (reset),
    .io_increment (refill_fire),	// src/main/scala/rocket/ICache.scala:366:35
    .io_out_0     (_repl_way_v0_prng_io_out_0),
    .io_out_1     (_repl_way_v0_prng_io_out_1),
    .io_out_2     (_repl_way_v0_prng_io_out_2),
    .io_out_3     (_repl_way_v0_prng_io_out_3),
    .io_out_4     (_repl_way_v0_prng_io_out_4),
    .io_out_5     (_repl_way_v0_prng_io_out_5),
    .io_out_6     (_repl_way_v0_prng_io_out_6),
    .io_out_7     (_repl_way_v0_prng_io_out_7),
    .io_out_8     (_repl_way_v0_prng_io_out_8),
    .io_out_9     (_repl_way_v0_prng_io_out_9),
    .io_out_10    (_repl_way_v0_prng_io_out_10),
    .io_out_11    (_repl_way_v0_prng_io_out_11),
    .io_out_12    (_repl_way_v0_prng_io_out_12),
    .io_out_13    (_repl_way_v0_prng_io_out_13),
    .io_out_14    (_repl_way_v0_prng_io_out_14),
    .io_out_15    (_repl_way_v0_prng_io_out_15)
  );
  tag_array_64x84 tag_array_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (refill_done ? refill_idx : _tag_rdata_T),	// src/main/scala/rocket/ICache.scala:391:37, :418:42, :851:21, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (tag_array_tag_rdata_en | refill_done),	// src/main/scala/rocket/ICache.scala:391:37, :418:83, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (refill_done),	// src/main/scala/rocket/ICache.scala:391:37
    .RW0_wdata ({4{enc_tag}}),	// src/main/scala/rocket/ICache.scala:427:34, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_rdata (_tag_array_ext_RW0_rdata),
    .RW0_wmask
      ({tag_array_MPORT_mask_3,
        tag_array_MPORT_mask_2,
        tag_array_MPORT_mask_1,
        tag_array_MPORT_mask_0})	// src/main/scala/rocket/ICache.scala:428:97, src/main/scala/util/DescribedSRAM.scala:17:26
  );
  data_arrays_512x128 data_arrays_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (data_arrays_0_dout_en | wen),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata ({4{data}}),	// src/main/scala/rocket/ICache.scala:575:21, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_rdata (_data_arrays_0_ext_RW0_rdata),
    .RW0_wmask
      ({data_arrays_0_MPORT_1_mask_3,
        data_arrays_0_MPORT_1_mask_2,
        data_arrays_0_MPORT_1_mask_1,
        data_arrays_0_MPORT_1_mask_0})	// src/main/scala/rocket/ICache.scala:578:102, src/main/scala/util/DescribedSRAM.scala:17:26
  );
  data_arrays_512x128 data_arrays_1_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_1),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (data_arrays_1_dout_1_en | wen_1),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_1),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata ({4{data_1}}),	// src/main/scala/rocket/ICache.scala:575:21, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_rdata (_data_arrays_1_ext_RW0_rdata),
    .RW0_wmask
      ({data_arrays_1_MPORT_2_mask_3,
        data_arrays_1_MPORT_2_mask_2,
        data_arrays_1_MPORT_2_mask_1,
        data_arrays_1_MPORT_2_mask_0})	// src/main/scala/rocket/ICache.scala:578:102, src/main/scala/util/DescribedSRAM.scala:17:26
  );
  assign auto_master_out_a_valid = auto_master_out_a_valid_0;
  assign auto_master_out_a_bits_address = auto_master_out_a_bits_address_0;
  assign io_resp_valid = io_resp_valid_0;
  assign io_resp_bits_data = io_resp_bits_data_0;
  assign io_resp_bits_ae = io_resp_bits_ae_0;
  assign io_errors_bus_valid = io_errors_bus_valid_0;
  assign io_errors_bus_bits = io_errors_bus_bits_0;
  assign io_perf_acquire = io_perf_acquire_0;
endmodule

