INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/new/alu_src_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_src_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/control_unit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/new/result_src_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_src_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/single_cycle_processor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_processor_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SHARED/processor_28_03_20_43.xpr/project_backup2_newbranch_load_save_done/project_backup2_newbranch_load_save_done.srcs/sim_1/imports/processor/single_cycle_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_processor_top_tb
