# Progetto-Reti-Logiche-2021
Logic Circuits project for university

Description and syntesis in VHDL of a component that implements histogram equalization of a grey scale image with 256 levels.
