%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-11-22T18:35:30-05:00*%
%TF.ProjectId,SeedSBC_rev2_0,53656564-5342-4435-9f72-6576325f302e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L8,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-11-22 18:35:30*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMRotRect*
0 Rectangle, with rotation*
0 The origin of the aperture is its center*
0 $1 length*
0 $2 width*
0 $3 Rotation angle, in degrees counterclockwise*
0 Add horizontal line*
21,1,$1,$2,0,0,$3*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,0.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,4.400000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD12O,2.100000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD13O,1.800000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD14O,1.000000X2.100000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD15O,1.000000X1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18RoundRect,0.250000X-0.625000X0.350000X-0.625000X-0.350000X0.625000X-0.350000X0.625000X0.350000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.750000X1.200000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD20C,0.500000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD21R,1.680000X1.680000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24C,1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.218750X0.256250X-0.218750X0.256250X0.218750X-0.256250X0.218750X-0.256250X-0.218750X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29R,1.400000X0.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30R,1.200000X0.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31R,0.800000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32R,1.900000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RotRect,0.200000X0.200000X45.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34R,0.500000X0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35R,1.400000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36R,3.200000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37R,1.200000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RoundRect,0.218750X-0.256250X0.218750X-0.256250X-0.218750X0.256250X-0.218750X0.256250X0.218750X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD40C,0.400000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD41C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD42C,0.889000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD43C,0.381000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD44C,0.762000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD45C,0.635000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD46C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD47C,0.254000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,H1,1,1*%
%TO.N,GND*%
X103760000Y-77470000D03*
X104243274Y-76303274D03*
X104243274Y-78636726D03*
X105410000Y-75820000D03*
D11*
X105410000Y-77470000D03*
D10*
X105410000Y-79120000D03*
X106576726Y-76303274D03*
X106576726Y-78636726D03*
X107060000Y-77470000D03*
%TD*%
D12*
%TO.P,J6,S1,SHIELD*%
%TO.N,Net-(J6-SHIELD)*%
X108320000Y-82296000D03*
D13*
X104140000Y-82296000D03*
D12*
X108320000Y-90936000D03*
D13*
X104140000Y-90936000D03*
%TD*%
D10*
%TO.P,H2,1,1*%
%TO.N,GND*%
X182500000Y-77470000D03*
X182983274Y-76303274D03*
X182983274Y-78636726D03*
X184150000Y-75820000D03*
D11*
X184150000Y-77470000D03*
D10*
X184150000Y-79120000D03*
X185316726Y-76303274D03*
X185316726Y-78636726D03*
X185800000Y-77470000D03*
%TD*%
D14*
%TO.P,J7,S1,SHIELD*%
%TO.N,GND*%
X174500000Y-80445000D03*
D15*
X174500000Y-76265000D03*
D14*
X165860000Y-80445000D03*
D15*
X165860000Y-76265000D03*
%TD*%
D10*
%TO.P,H3,1,1*%
%TO.N,GND*%
X182500000Y-123190000D03*
X182983274Y-122023274D03*
X182983274Y-124356726D03*
X184150000Y-121540000D03*
D11*
X184150000Y-123190000D03*
D10*
X184150000Y-124840000D03*
X185316726Y-122023274D03*
X185316726Y-124356726D03*
X185800000Y-123190000D03*
%TD*%
D16*
%TO.P,J1,1,Pin_1*%
%TO.N,USB_VBUS*%
X111760000Y-76200000D03*
D17*
%TO.P,J1,2,Pin_2*%
%TO.N,EN*%
X114300000Y-76200000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,USB_VBUS2*%
X116840000Y-76200000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_T8*%
X119380000Y-76200000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_T7*%
X121920000Y-76200000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_T6*%
X124460000Y-76200000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_T5*%
X127000000Y-76200000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_T4*%
X129540000Y-76200000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_T3*%
X132080000Y-76200000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_T2*%
X134620000Y-76200000D03*
%TO.P,J1,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_T1*%
X137160000Y-76200000D03*
%TO.P,J1,12,Pin_12*%
%TO.N,GND*%
X139700000Y-76200000D03*
%TD*%
D10*
%TO.P,H4,1,1*%
%TO.N,GND*%
X103760000Y-123190000D03*
X104243274Y-122023274D03*
X104243274Y-124356726D03*
X105410000Y-121540000D03*
D11*
X105410000Y-123190000D03*
D10*
X105410000Y-124840000D03*
X106576726Y-122023274D03*
X106576726Y-124356726D03*
X107060000Y-123190000D03*
%TD*%
D16*
%TO.P,J4,1,Pin_1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X149860000Y-124460000D03*
D17*
%TO.P,J4,2,Pin_2*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X152400000Y-124460000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X154940000Y-124460000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157480000Y-124460000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,P3V3*%
X160020000Y-124460000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,GND*%
X162560000Y-124460000D03*
%TD*%
D18*
%TO.P,J3,1,Pin_1*%
%TO.N,V_BAT*%
X105390000Y-99250000D03*
D19*
%TO.P,J3,2,Pin_2*%
%TO.N,GND*%
X105390000Y-101250000D03*
%TD*%
D20*
%TO.P,U9,17,VSS*%
%TO.N,GND*%
X112080000Y-99670000D03*
X112080000Y-100850000D03*
D21*
X112670000Y-100260000D03*
D20*
X113260000Y-99670000D03*
X113260000Y-100850000D03*
%TD*%
D16*
%TO.P,J8,1,Pin_1*%
%TO.N,V_BAT*%
X111760000Y-124460000D03*
D17*
%TO.P,J8,2,Pin_2*%
%TO.N,P3V3*%
X114300000Y-124460000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,GND*%
X116840000Y-124460000D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_B10*%
X119380000Y-124460000D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_B9*%
X121920000Y-124460000D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_B8*%
X124460000Y-124460000D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_B7*%
X127000000Y-124460000D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_B6*%
X129540000Y-124460000D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_B5*%
X132080000Y-124460000D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_B4*%
X134620000Y-124460000D03*
%TO.P,J8,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_B3*%
X137160000Y-124460000D03*
%TO.P,J8,12,Pin_12*%
%TO.N,/FPGA + SRAM/IO_B2*%
X139700000Y-124460000D03*
%TO.P,J8,13,Pin_13*%
%TO.N,/FPGA + SRAM/IO_B1*%
X142240000Y-124460000D03*
%TO.P,J8,14,Pin_14*%
%TO.N,GND*%
X144780000Y-124460000D03*
%TD*%
D22*
%TO.P,C27,1*%
%TO.N,P2V5*%
X156625000Y-93620000D03*
%TO.P,C27,2*%
%TO.N,GND*%
X155075000Y-93620000D03*
%TD*%
D23*
%TO.P,C18,1*%
%TO.N,P1V2*%
X154195000Y-103250000D03*
%TO.P,C18,2*%
%TO.N,GND*%
X155745000Y-103250000D03*
%TD*%
%TO.P,C52,1*%
%TO.N,P3V3*%
X161775000Y-102505000D03*
%TO.P,C52,2*%
%TO.N,GND*%
X163325000Y-102505000D03*
%TD*%
D22*
%TO.P,C49,1*%
%TO.N,P3V3*%
X160365000Y-98115000D03*
%TO.P,C49,2*%
%TO.N,GND*%
X158815000Y-98115000D03*
%TD*%
D24*
%TO.P,TP2V5,1,1*%
%TO.N,P2V5*%
X184150000Y-94490000D03*
%TD*%
D22*
%TO.P,C50,1*%
%TO.N,P3V3*%
X160365000Y-99575000D03*
%TO.P,C50,2*%
%TO.N,GND*%
X158815000Y-99575000D03*
%TD*%
D25*
%TO.P,R20,1*%
%TO.N,P3V3*%
X136220000Y-103600000D03*
%TO.P,R20,2*%
%TO.N,Net-(U8-~{RESET})*%
X134570000Y-103600000D03*
%TD*%
D22*
%TO.P,C32,1*%
%TO.N,USB_VBUS2*%
X172425000Y-78650000D03*
%TO.P,C32,2*%
%TO.N,GND*%
X170875000Y-78650000D03*
%TD*%
%TO.P,C21,1*%
%TO.N,P1V2*%
X152785000Y-101790000D03*
%TO.P,C21,2*%
%TO.N,GND*%
X151235000Y-101790000D03*
%TD*%
D23*
%TO.P,C31,1*%
%TO.N,USB_VBUS2*%
X167915000Y-78650000D03*
%TO.P,C31,2*%
%TO.N,GND*%
X169465000Y-78650000D03*
%TD*%
D22*
%TO.P,C51,1*%
%TO.N,P3V3*%
X160365000Y-101035000D03*
%TO.P,C51,2*%
%TO.N,GND*%
X158815000Y-101035000D03*
%TD*%
D26*
%TO.P,C59,1*%
%TO.N,Net-(U8-VPLL)*%
X136130000Y-100620000D03*
%TO.P,C59,2*%
%TO.N,GND*%
X136130000Y-102170000D03*
%TD*%
D27*
%TO.P,L8,1,1*%
%TO.N,P3V3*%
X139050000Y-102170000D03*
%TO.P,L8,2,2*%
%TO.N,Net-(U8-VPLL)*%
X139050000Y-100595000D03*
%TD*%
D22*
%TO.P,C20,1*%
%TO.N,P1V2*%
X152785000Y-100330000D03*
%TO.P,C20,2*%
%TO.N,GND*%
X151235000Y-100330000D03*
%TD*%
%TO.P,C28,1*%
%TO.N,P2V5*%
X156625000Y-95080000D03*
%TO.P,C28,2*%
%TO.N,GND*%
X155075000Y-95080000D03*
%TD*%
D25*
%TO.P,R3,1*%
%TO.N,P3V3*%
X121580000Y-115040000D03*
%TO.P,R3,2*%
%TO.N,/FPGA + SRAM/SD_DAT2*%
X119930000Y-115040000D03*
%TD*%
D23*
%TO.P,C26,1*%
%TO.N,P1V2*%
X154195000Y-98870000D03*
%TO.P,C26,2*%
%TO.N,GND*%
X155745000Y-98870000D03*
%TD*%
%TO.P,C24,1*%
%TO.N,P1V2*%
X154195000Y-101790000D03*
%TO.P,C24,2*%
%TO.N,GND*%
X155745000Y-101790000D03*
%TD*%
D24*
%TO.P,TP1V2,1,1*%
%TO.N,P1V2*%
X184150000Y-97540000D03*
%TD*%
%TO.P,TP5V0,1,1*%
%TO.N,USB_VBUS2*%
X184150000Y-88390000D03*
%TD*%
D28*
%TO.P,C57,1*%
%TO.N,Net-(U8-VPHY)*%
X134670000Y-98600000D03*
%TO.P,C57,2*%
%TO.N,GND*%
X134670000Y-97050000D03*
%TD*%
D22*
%TO.P,C11,1*%
%TO.N,P3V3*%
X160365000Y-102495000D03*
%TO.P,C11,2*%
%TO.N,GND*%
X158815000Y-102495000D03*
%TD*%
D29*
%TO.P,J2,1,DAT2*%
%TO.N,/FPGA + SRAM/SD_DAT2*%
X118040000Y-114310000D03*
%TO.P,J2,2,DAT3/CD*%
%TO.N,/FPGA + SRAM/SD_DAT3*%
X118040000Y-113210000D03*
%TO.P,J2,3,CMD*%
%TO.N,/SD MMC/SD_CMD*%
X118040000Y-112110000D03*
%TO.P,J2,4,VDD*%
%TO.N,P3V3*%
X118040000Y-111010000D03*
%TO.P,J2,5,CLK*%
%TO.N,/FPGA + SRAM/SD_CLK*%
X118040000Y-109910000D03*
%TO.P,J2,6,VSS*%
%TO.N,GND*%
X118040000Y-108810000D03*
%TO.P,J2,7,DAT0*%
%TO.N,/FPGA + SRAM/SD_DAT0*%
X118040000Y-107710000D03*
%TO.P,J2,8,DAT1*%
%TO.N,/FPGA + SRAM/SD_DAT1*%
X118040000Y-106610000D03*
D30*
%TO.P,J2,9,SHIELD*%
%TO.N,GND*%
X118140000Y-105660000D03*
D31*
%TO.P,J2,10*%
%TO.N,N/C*%
X107640000Y-104810000D03*
D32*
%TO.P,J2,11*%
X103040000Y-118110000D03*
D33*
X102590000Y-117360000D03*
D34*
X102340000Y-117110000D03*
D35*
X118040000Y-116210000D03*
D36*
X104040000Y-104810000D03*
D37*
X113840000Y-104810000D03*
%TD*%
D25*
%TO.P,R47,1*%
%TO.N,P3V3*%
X121580000Y-112120000D03*
%TO.P,R47,2*%
%TO.N,/SD MMC/SD_CMD*%
X119930000Y-112120000D03*
%TD*%
D28*
%TO.P,C1,1*%
%TO.N,P3V3*%
X120020000Y-110690000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X120020000Y-109140000D03*
%TD*%
D22*
%TO.P,C19,1*%
%TO.N,P1V2*%
X152785000Y-98870000D03*
%TO.P,C19,2*%
%TO.N,GND*%
X151235000Y-98870000D03*
%TD*%
%TO.P,C22,1*%
%TO.N,P1V2*%
X152785000Y-103250000D03*
%TO.P,C22,2*%
%TO.N,GND*%
X151235000Y-103250000D03*
%TD*%
D23*
%TO.P,C25,1*%
%TO.N,P1V2*%
X154195000Y-100330000D03*
%TO.P,C25,2*%
%TO.N,GND*%
X155745000Y-100330000D03*
%TD*%
D22*
%TO.P,C62,1*%
%TO.N,USB_VBUS2*%
X172425000Y-75710000D03*
%TO.P,C62,2*%
%TO.N,GND*%
X170875000Y-75710000D03*
%TD*%
D26*
%TO.P,C44,1*%
%TO.N,/USB/1.8V*%
X142330000Y-95930000D03*
%TO.P,C44,2*%
%TO.N,GND*%
X142330000Y-97480000D03*
%TD*%
D22*
%TO.P,C17,1*%
%TO.N,P1V2*%
X152785000Y-97410000D03*
%TO.P,C17,2*%
%TO.N,GND*%
X151235000Y-97410000D03*
%TD*%
D38*
%TO.P,R19,1*%
%TO.N,GND*%
X139070000Y-97000000D03*
%TO.P,R19,2*%
%TO.N,Net-(U8-REF)*%
X139070000Y-98650000D03*
%TD*%
D25*
%TO.P,R45,1*%
%TO.N,P3V3*%
X121560000Y-106240000D03*
%TO.P,R45,2*%
%TO.N,/FPGA + SRAM/SD_DAT1*%
X119910000Y-106240000D03*
%TD*%
D23*
%TO.P,C29,1*%
%TO.N,P2V5*%
X158035000Y-95080000D03*
%TO.P,C29,2*%
%TO.N,GND*%
X159585000Y-95080000D03*
%TD*%
%TO.P,C63,1*%
%TO.N,USB_VBUS2*%
X167915000Y-75710000D03*
%TO.P,C63,2*%
%TO.N,GND*%
X169465000Y-75710000D03*
%TD*%
D25*
%TO.P,R46,1*%
%TO.N,P3V3*%
X121560000Y-107700000D03*
%TO.P,R46,2*%
%TO.N,/FPGA + SRAM/SD_DAT0*%
X119910000Y-107700000D03*
%TD*%
D24*
%TO.P,TP3V3,1,1*%
%TO.N,P3V3*%
X184150000Y-91440000D03*
%TD*%
D23*
%TO.P,C30,1*%
%TO.N,P2V5*%
X158035000Y-93620000D03*
%TO.P,C30,2*%
%TO.N,GND*%
X159585000Y-93620000D03*
%TD*%
D26*
%TO.P,C58,1*%
%TO.N,Net-(U8-VPLL)*%
X134670000Y-100620000D03*
%TO.P,C58,2*%
%TO.N,GND*%
X134670000Y-102170000D03*
%TD*%
D28*
%TO.P,C2,1*%
%TO.N,P3V3*%
X121490000Y-110690000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X121490000Y-109140000D03*
%TD*%
D23*
%TO.P,C53,1*%
%TO.N,P3V3*%
X161775000Y-101035000D03*
%TO.P,C53,2*%
%TO.N,GND*%
X163325000Y-101035000D03*
%TD*%
D39*
%TO.P,L7,1,1*%
%TO.N,P3V3*%
X137610000Y-97032500D03*
%TO.P,L7,2,2*%
%TO.N,Net-(U8-VPHY)*%
X137610000Y-98607500D03*
%TD*%
D23*
%TO.P,C12,1*%
%TO.N,P3V3*%
X161775000Y-98115000D03*
%TO.P,C12,2*%
%TO.N,GND*%
X163325000Y-98115000D03*
%TD*%
D25*
%TO.P,R2,1*%
%TO.N,P3V3*%
X121580000Y-113580000D03*
%TO.P,R2,2*%
%TO.N,/FPGA + SRAM/SD_DAT3*%
X119930000Y-113580000D03*
%TD*%
D28*
%TO.P,C46,1*%
%TO.N,Net-(U8-VPHY)*%
X136140000Y-98600000D03*
%TO.P,C46,2*%
%TO.N,GND*%
X136140000Y-97050000D03*
%TD*%
D23*
%TO.P,C54,1*%
%TO.N,P3V3*%
X161775000Y-99575000D03*
%TO.P,C54,2*%
%TO.N,GND*%
X163325000Y-99575000D03*
%TD*%
%TO.P,C48,1*%
%TO.N,USB_VBUS2*%
X167915000Y-77180000D03*
%TO.P,C48,2*%
%TO.N,GND*%
X169465000Y-77180000D03*
%TD*%
%TO.P,C23,1*%
%TO.N,P1V2*%
X154195000Y-97410000D03*
%TO.P,C23,2*%
%TO.N,GND*%
X155745000Y-97410000D03*
%TD*%
D22*
%TO.P,C47,1*%
%TO.N,USB_VBUS2*%
X172425000Y-77180000D03*
%TO.P,C47,2*%
%TO.N,GND*%
X170875000Y-77180000D03*
%TD*%
D40*
%TO.N,P3V3*%
X135730000Y-104170000D03*
X121580000Y-115720000D03*
X121560000Y-105560000D03*
X162310000Y-97570000D03*
X137610000Y-96390000D03*
X162355521Y-103054479D03*
X182910000Y-91440000D03*
X159829479Y-103030521D03*
X159425000Y-97175000D03*
X117130000Y-111010000D03*
D41*
%TO.N,GND*%
X132080000Y-96520000D03*
X111760000Y-96520000D03*
X137160000Y-119380000D03*
D40*
X134084395Y-102580000D03*
D41*
X147320000Y-119380000D03*
X116840000Y-119380000D03*
X182880000Y-96520000D03*
X162535248Y-88854186D03*
X127000000Y-111760000D03*
X127000000Y-88900000D03*
X132080000Y-104140000D03*
X132080000Y-119380000D03*
X162560000Y-119380000D03*
X111760000Y-88900000D03*
X116840000Y-81280000D03*
X172720000Y-111760000D03*
X137160000Y-111760000D03*
X177800000Y-104140000D03*
X167640000Y-119380000D03*
X127000000Y-81280000D03*
X121920000Y-81280000D03*
X162560000Y-81280000D03*
X121920000Y-119380000D03*
X162560000Y-111760000D03*
X177800000Y-111760000D03*
X172720000Y-119380000D03*
X111760000Y-81280000D03*
X111760000Y-111760000D03*
X182880000Y-104140000D03*
X111760000Y-119380000D03*
X132080000Y-111760000D03*
X142194186Y-81295008D03*
X127000000Y-104140000D03*
X127000000Y-119380000D03*
X132080000Y-81280000D03*
X167640000Y-111760000D03*
X177800000Y-88900000D03*
X177800000Y-119380000D03*
X132080000Y-88900000D03*
X177800000Y-96520000D03*
X177800000Y-81280000D03*
X147320000Y-81280000D03*
D40*
X120020000Y-109810000D03*
X170170000Y-77920000D03*
X136140000Y-96390000D03*
X170170000Y-76440000D03*
X150580000Y-98870000D03*
X150580000Y-101790000D03*
X118950000Y-105660000D03*
X150580000Y-103250000D03*
X156400000Y-97410000D03*
X160240000Y-95080000D03*
X158160000Y-102500000D03*
X158160000Y-98120000D03*
X160240000Y-93620000D03*
X154410000Y-93620000D03*
X139070000Y-96390000D03*
X134670000Y-96390000D03*
X150580000Y-97410000D03*
X154410000Y-95080000D03*
X150580000Y-100330000D03*
X158160000Y-101040000D03*
X156400000Y-103250000D03*
X163980000Y-101040000D03*
X156400000Y-98870000D03*
X163980000Y-98120000D03*
X163980000Y-102500000D03*
X156400000Y-101790000D03*
X142330000Y-98140000D03*
X156400000Y-100330000D03*
X121490000Y-109800000D03*
X163980000Y-99580000D03*
X158160000Y-99580000D03*
%TO.N,P1V2*%
X152780000Y-96730000D03*
X182910000Y-97540000D03*
X154200000Y-96730000D03*
X154850000Y-101790000D03*
X152130000Y-101790000D03*
%TO.N,P2V5*%
X124018497Y-111545078D03*
X157100000Y-96800000D03*
%TO.N,USB_VBUS2*%
X167260000Y-78650000D03*
X167260000Y-75710000D03*
X173080000Y-75710000D03*
X167260000Y-77180000D03*
X173080000Y-78650000D03*
X182910000Y-88390000D03*
X173080000Y-77180000D03*
%TO.N,/USB/1.8V*%
X141720000Y-95280000D03*
%TO.N,Net-(U8-VPHY)*%
X134110000Y-98080000D03*
%TO.N,Net-(U8-VPLL)*%
X134050000Y-100590000D03*
%TO.N,/FPGA + SRAM/SD_CLK*%
X118960000Y-109910000D03*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X120530000Y-107700000D03*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X120540000Y-113580000D03*
%TO.N,/SD MMC/SD_CMD*%
X120540000Y-112120000D03*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X120540000Y-115040000D03*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X120670000Y-106240000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X150970000Y-113020000D03*
X134670133Y-105392219D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X134120137Y-105389567D03*
X154490000Y-117390000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157840000Y-121610000D03*
X133520000Y-104410000D03*
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X156950000Y-118150000D03*
X135220135Y-105391775D03*
%TO.N,Net-(U8-REF)*%
X134300000Y-99610000D03*
%TO.N,Net-(U8-~{RESET})*%
X134070000Y-103130000D03*
%TD*%
D42*
%TO.N,P3V3*%
X161775000Y-101035000D02*
X161775000Y-102505000D01*
X161765000Y-102495000D02*
X161775000Y-102505000D01*
D43*
X162310000Y-97580000D02*
X161775000Y-98115000D01*
D42*
X137590000Y-103600000D02*
X137620000Y-103600000D01*
X160365000Y-101095000D02*
X161775000Y-102505000D01*
X160365000Y-98115000D02*
X160365000Y-99575000D01*
D43*
X121560000Y-105560000D02*
X121560000Y-106240000D01*
X182910000Y-91440000D02*
X184150000Y-91440000D01*
X159425000Y-97175000D02*
X160365000Y-98115000D01*
D42*
X160365000Y-98165000D02*
X161775000Y-99575000D01*
X137620000Y-103600000D02*
X139050000Y-102170000D01*
D44*
X122497000Y-108237000D02*
X122497000Y-111603000D01*
D43*
X162355521Y-103054479D02*
X162324479Y-103054479D01*
D42*
X160365000Y-102495000D02*
X161765000Y-102495000D01*
D44*
X121560000Y-106240000D02*
X121560000Y-107700000D01*
D43*
X137610000Y-96390000D02*
X137610000Y-97032500D01*
D45*
X118060000Y-111010000D02*
X119700000Y-111010000D01*
D43*
X121580000Y-115720000D02*
X121580000Y-115040000D01*
D42*
X160365000Y-99625000D02*
X160365000Y-99575000D01*
D44*
X121980000Y-112120000D02*
X121580000Y-112120000D01*
D42*
X160365000Y-101035000D02*
X160365000Y-101095000D01*
D44*
X121580000Y-112120000D02*
X121580000Y-113580000D01*
D42*
X121490000Y-110690000D02*
X121490000Y-112030000D01*
D45*
X119700000Y-111010000D02*
X120020000Y-110690000D01*
D42*
X121490000Y-112030000D02*
X121580000Y-112120000D01*
X136220000Y-103600000D02*
X137590000Y-103600000D01*
X161775000Y-99575000D02*
X161775000Y-101035000D01*
X160365000Y-101035000D02*
X160365000Y-102495000D01*
D44*
X122497000Y-111603000D02*
X121980000Y-112120000D01*
D42*
X161775000Y-101035000D02*
X160365000Y-99625000D01*
X160365000Y-101035000D02*
X161775000Y-101035000D01*
X160365000Y-98115000D02*
X160365000Y-98165000D01*
D43*
X159829479Y-103030521D02*
X160365000Y-102495000D01*
D44*
X121580000Y-113580000D02*
X121580000Y-115040000D01*
D43*
X162324479Y-103054479D02*
X161775000Y-102505000D01*
X162310000Y-97570000D02*
X162310000Y-97580000D01*
D46*
X135990000Y-103830000D02*
X136220000Y-103600000D01*
D42*
X160365000Y-99575000D02*
X160365000Y-101035000D01*
X160365000Y-98115000D02*
X161775000Y-98115000D01*
D43*
X135730000Y-104170000D02*
X135730000Y-104090000D01*
D44*
X121960000Y-107700000D02*
X122497000Y-108237000D01*
D42*
X161775000Y-98115000D02*
X161775000Y-99575000D01*
D43*
X135730000Y-104090000D02*
X136220000Y-103600000D01*
D42*
X120020000Y-110690000D02*
X121490000Y-110690000D01*
D44*
X121560000Y-107700000D02*
X121960000Y-107700000D01*
D43*
X117130000Y-111010000D02*
X118040000Y-111010000D01*
D42*
X160365000Y-99575000D02*
X161775000Y-99575000D01*
D43*
%TO.N,GND*%
X156400000Y-100330000D02*
X155745000Y-100330000D01*
D42*
X163325000Y-101035000D02*
X163325000Y-102505000D01*
D46*
X170170000Y-77920000D02*
X170170000Y-77945000D01*
X170170000Y-76440000D02*
X170170000Y-76475000D01*
D42*
X159585000Y-93620000D02*
X159585000Y-95080000D01*
D46*
X170170000Y-77885000D02*
X170875000Y-77180000D01*
D42*
X151235000Y-100330000D02*
X151235000Y-101790000D01*
D43*
X158810000Y-99580000D02*
X158815000Y-99575000D01*
D45*
X117073000Y-108810000D02*
X116841500Y-108578500D01*
D46*
X170170000Y-76415000D02*
X169465000Y-75710000D01*
X170170000Y-76440000D02*
X170170000Y-76415000D01*
D43*
X163980000Y-101040000D02*
X163330000Y-101040000D01*
D42*
X134670000Y-102170000D02*
X136130000Y-102170000D01*
D43*
X150580000Y-103250000D02*
X151235000Y-103250000D01*
X160240000Y-95080000D02*
X159585000Y-95080000D01*
D42*
X155745000Y-101790000D02*
X155745000Y-103250000D01*
X169465000Y-77180000D02*
X170875000Y-77180000D01*
D45*
X116841500Y-105741500D02*
X116923000Y-105660000D01*
D43*
X158160000Y-101040000D02*
X158810000Y-101040000D01*
X163980000Y-102500000D02*
X163330000Y-102500000D01*
D45*
X116841500Y-108578500D02*
X116841500Y-105741500D01*
D43*
X150580000Y-101790000D02*
X151235000Y-101790000D01*
D42*
X169465000Y-75710000D02*
X170875000Y-75710000D01*
D43*
X158810000Y-102500000D02*
X158815000Y-102495000D01*
X163330000Y-102500000D02*
X163325000Y-102505000D01*
X163330000Y-98120000D02*
X163325000Y-98115000D01*
D46*
X170170000Y-76415000D02*
X170875000Y-75710000D01*
D42*
X163325000Y-99575000D02*
X163325000Y-101035000D01*
D43*
X156400000Y-98870000D02*
X155745000Y-98870000D01*
X120020000Y-109810000D02*
X120020000Y-109140000D01*
D42*
X151235000Y-98870000D02*
X151235000Y-100330000D01*
X151235000Y-97410000D02*
X151235000Y-98870000D01*
D43*
X163980000Y-98120000D02*
X163330000Y-98120000D01*
D46*
X170170000Y-77885000D02*
X169465000Y-77180000D01*
D42*
X169465000Y-78650000D02*
X169465000Y-77180000D01*
X151235000Y-101790000D02*
X151235000Y-103250000D01*
X134670000Y-97050000D02*
X134740000Y-97050000D01*
D45*
X116923000Y-105660000D02*
X118160000Y-105660000D01*
D46*
X170170000Y-77945000D02*
X169465000Y-78650000D01*
D42*
X155745000Y-97410000D02*
X155745000Y-98870000D01*
D43*
X158810000Y-98120000D02*
X158815000Y-98115000D01*
D42*
X169465000Y-77180000D02*
X169465000Y-75710000D01*
D43*
X139070000Y-96390000D02*
X139070000Y-97000000D01*
D42*
X163325000Y-98115000D02*
X163325000Y-99575000D01*
X169465000Y-78650000D02*
X170875000Y-78650000D01*
D45*
X119690000Y-108810000D02*
X120020000Y-109140000D01*
D42*
X155745000Y-101790000D02*
X155745000Y-101840000D01*
D43*
X142330000Y-98140000D02*
X142330000Y-97480000D01*
X154410000Y-93620000D02*
X155075000Y-93620000D01*
D42*
X155745000Y-100330000D02*
X155745000Y-101790000D01*
D43*
X150580000Y-97410000D02*
X151235000Y-97410000D01*
X134084395Y-102580000D02*
X134260000Y-102580000D01*
X163330000Y-101040000D02*
X163325000Y-101035000D01*
X160240000Y-93620000D02*
X159585000Y-93620000D01*
X154410000Y-95080000D02*
X155075000Y-95080000D01*
X163330000Y-99580000D02*
X163325000Y-99575000D01*
X134260000Y-102580000D02*
X134670000Y-102170000D01*
D42*
X120020000Y-109140000D02*
X121490000Y-109140000D01*
D43*
X136140000Y-96390000D02*
X136140000Y-97050000D01*
D42*
X158815000Y-99575000D02*
X158815000Y-102495000D01*
D45*
X118060000Y-108810000D02*
X119690000Y-108810000D01*
D43*
X158160000Y-102500000D02*
X158810000Y-102500000D01*
X156400000Y-97410000D02*
X155745000Y-97410000D01*
X150580000Y-98870000D02*
X151235000Y-98870000D01*
D42*
X155745000Y-98870000D02*
X155745000Y-100330000D01*
D46*
X170170000Y-76475000D02*
X169465000Y-77180000D01*
D43*
X163980000Y-99580000D02*
X163330000Y-99580000D01*
X134670000Y-96390000D02*
X134670000Y-97050000D01*
D42*
X158815000Y-98115000D02*
X158815000Y-99575000D01*
D43*
X156400000Y-101790000D02*
X155745000Y-101790000D01*
X156400000Y-103250000D02*
X155745000Y-103250000D01*
D42*
X170875000Y-75710000D02*
X170875000Y-77180000D01*
X170875000Y-77180000D02*
X170875000Y-78650000D01*
D43*
X118140000Y-105660000D02*
X118950000Y-105660000D01*
D42*
X155075000Y-93620000D02*
X155075000Y-95080000D01*
D45*
X118060000Y-108810000D02*
X117073000Y-108810000D01*
D46*
X170170000Y-77945000D02*
X170875000Y-78650000D01*
D43*
X158160000Y-98120000D02*
X158810000Y-98120000D01*
X158810000Y-101040000D02*
X158815000Y-101035000D01*
D42*
X134740000Y-97050000D02*
X136140000Y-97050000D01*
D43*
X121490000Y-109800000D02*
X121490000Y-109140000D01*
X158160000Y-99580000D02*
X158810000Y-99580000D01*
D46*
X170170000Y-76475000D02*
X170875000Y-77180000D01*
X170170000Y-77920000D02*
X170170000Y-77885000D01*
D43*
X150580000Y-100330000D02*
X151235000Y-100330000D01*
D42*
%TO.N,P1V2*%
X152785000Y-101790000D02*
X152785000Y-101840000D01*
X152785000Y-97410000D02*
X154195000Y-97410000D01*
X152785000Y-101790000D02*
X152785000Y-100330000D01*
D43*
X154200000Y-96730000D02*
X154200000Y-97405000D01*
D42*
X152785000Y-98920000D02*
X154195000Y-100330000D01*
X152785000Y-103250000D02*
X154195000Y-103250000D01*
X154195000Y-98870000D02*
X154195000Y-98880000D01*
X152785000Y-100380000D02*
X154195000Y-101790000D01*
X154195000Y-100330000D02*
X154195000Y-100380000D01*
X154195000Y-97410000D02*
X154195000Y-98870000D01*
X152785000Y-101790000D02*
X154195000Y-101790000D01*
X152785000Y-98870000D02*
X154195000Y-98870000D01*
X152785000Y-103250000D02*
X152785000Y-101790000D01*
D43*
X154850000Y-101790000D02*
X154195000Y-101790000D01*
D42*
X152785000Y-100330000D02*
X152785000Y-100380000D01*
X152785000Y-100330000D02*
X152785000Y-98870000D01*
D43*
X152785000Y-96735000D02*
X152780000Y-96730000D01*
D42*
X152785000Y-101840000D02*
X154195000Y-103250000D01*
X154195000Y-101790000D02*
X154195000Y-103250000D01*
X152785000Y-97460000D02*
X154195000Y-98870000D01*
X152785000Y-98870000D02*
X152785000Y-97410000D01*
X154195000Y-98880000D02*
X154195000Y-100330000D01*
D43*
X152130000Y-101790000D02*
X152785000Y-101790000D01*
X154200000Y-97405000D02*
X154195000Y-97410000D01*
D42*
X152785000Y-97410000D02*
X152785000Y-97460000D01*
D43*
X152785000Y-97410000D02*
X152785000Y-96735000D01*
D42*
X152785000Y-100330000D02*
X154195000Y-100330000D01*
D43*
X182910000Y-97540000D02*
X184150000Y-97540000D01*
D42*
X154195000Y-100380000D02*
X154195000Y-101790000D01*
X152785000Y-98870000D02*
X152785000Y-98920000D01*
D43*
%TO.N,P2V5*%
X137171500Y-92803500D02*
X155808500Y-92803500D01*
X124020000Y-111543575D02*
X124020000Y-105955000D01*
D42*
X157100000Y-95080000D02*
X156625000Y-95080000D01*
X156625000Y-93620000D02*
X158035000Y-93620000D01*
D43*
X155808500Y-92803500D02*
X156625000Y-93620000D01*
D42*
X158035000Y-93620000D02*
X158035000Y-95080000D01*
D43*
X158855000Y-95900000D02*
X158035000Y-95080000D01*
D42*
X158035000Y-95080000D02*
X157100000Y-95080000D01*
D43*
X172720000Y-95900000D02*
X158855000Y-95900000D01*
D42*
X156625000Y-95080000D02*
X156625000Y-93620000D01*
X156625000Y-93620000D02*
X156625000Y-93670000D01*
D43*
X124018497Y-111545078D02*
X124020000Y-111543575D01*
D42*
X156625000Y-93670000D02*
X158035000Y-95080000D01*
D43*
X174130000Y-94490000D02*
X184150000Y-94490000D01*
X172720000Y-95900000D02*
X174130000Y-94490000D01*
X157100000Y-96800000D02*
X157100000Y-95080000D01*
X124020000Y-105955000D02*
X137171500Y-92803500D01*
%TO.N,USB_VBUS2*%
X182910000Y-88390000D02*
X184150000Y-88390000D01*
X167260000Y-77180000D02*
X167915000Y-77180000D01*
D42*
X172425000Y-75710000D02*
X172425000Y-77180000D01*
X167915000Y-77180000D02*
X167915000Y-75710000D01*
D43*
X167260000Y-78650000D02*
X167915000Y-78650000D01*
X173080000Y-75710000D02*
X172425000Y-75710000D01*
D42*
X172425000Y-77180000D02*
X172425000Y-78650000D01*
D43*
X173080000Y-77180000D02*
X172425000Y-77180000D01*
X167260000Y-75710000D02*
X167915000Y-75710000D01*
D42*
X167915000Y-78650000D02*
X167915000Y-77180000D01*
D43*
X173080000Y-78650000D02*
X172425000Y-78650000D01*
%TO.N,/USB/1.8V*%
X141720000Y-95320000D02*
X142330000Y-95930000D01*
X141720000Y-95280000D02*
X141720000Y-95320000D01*
D42*
%TO.N,Net-(U8-VPHY)*%
X136140000Y-98600000D02*
X137602500Y-98600000D01*
D43*
X134670000Y-98600000D02*
X134630000Y-98600000D01*
D42*
X137602500Y-98600000D02*
X137610000Y-98607500D01*
X134670000Y-98600000D02*
X136140000Y-98600000D01*
D43*
X134630000Y-98600000D02*
X134110000Y-98080000D01*
D42*
%TO.N,Net-(U8-VPLL)*%
X134670000Y-100620000D02*
X136130000Y-100620000D01*
X136130000Y-100620000D02*
X139025000Y-100620000D01*
X139025000Y-100620000D02*
X139050000Y-100595000D01*
D43*
%TO.N,/FPGA + SRAM/SD_CLK*%
X118960000Y-109910000D02*
X118040000Y-109910000D01*
D45*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X119900000Y-107710000D02*
X119910000Y-107700000D01*
D43*
X120530000Y-107700000D02*
X119910000Y-107700000D01*
D45*
X118060000Y-107710000D02*
X119900000Y-107710000D01*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X118060000Y-113210000D02*
X119560000Y-113210000D01*
D43*
X120540000Y-113580000D02*
X119930000Y-113580000D01*
D45*
X119560000Y-113210000D02*
X119930000Y-113580000D01*
%TO.N,/SD MMC/SD_CMD*%
X118060000Y-112110000D02*
X119920000Y-112110000D01*
X119920000Y-112110000D02*
X119930000Y-112120000D01*
D43*
X120540000Y-112120000D02*
X119930000Y-112120000D01*
D45*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X119200000Y-114310000D02*
X119930000Y-115040000D01*
D43*
X120540000Y-115040000D02*
X119930000Y-115040000D01*
D45*
X118060000Y-114310000D02*
X119200000Y-114310000D01*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X118060000Y-106610000D02*
X119540000Y-106610000D01*
X119540000Y-106610000D02*
X119910000Y-106240000D01*
D43*
X120670000Y-106240000D02*
X119910000Y-106240000D01*
D47*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X134670133Y-105392219D02*
X134670133Y-107862889D01*
X136312243Y-109504999D02*
X138700000Y-109505000D01*
X138700000Y-109505000D02*
X147455000Y-109505000D01*
X147455000Y-109505000D02*
X150970000Y-113020000D01*
X134670133Y-107862889D02*
X136312243Y-109504999D01*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X154490000Y-117390000D02*
X147010000Y-109910000D01*
X134120137Y-107885649D02*
X134120137Y-105389567D01*
X136144486Y-109909998D02*
X134120137Y-107885649D01*
X146500000Y-109910000D02*
X136144486Y-109909998D01*
X147010000Y-109910000D02*
X146500000Y-109910000D01*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X135976730Y-110314998D02*
X133520000Y-107858268D01*
X146545000Y-110315000D02*
X135976730Y-110314998D01*
X133520000Y-107858268D02*
X133520000Y-104410000D01*
X157840000Y-121610000D02*
X146545000Y-110315000D01*
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X135220135Y-105391775D02*
X135220135Y-105421489D01*
X147900000Y-109100000D02*
X156950000Y-118150000D01*
X136480000Y-109100000D02*
X147900000Y-109100000D01*
X135220135Y-105421489D02*
X135220000Y-105421624D01*
X135220000Y-107840000D02*
X136480000Y-109100000D01*
X135220000Y-105421624D02*
X135220000Y-107840000D01*
D43*
%TO.N,Net-(U8-REF)*%
X138110000Y-99610000D02*
X139070000Y-98650000D01*
X134300000Y-99610000D02*
X138110000Y-99610000D01*
%TO.N,Net-(U8-~{RESET})*%
X134570000Y-103600000D02*
X134540000Y-103600000D01*
X134540000Y-103600000D02*
X134070000Y-103130000D01*
%TD*%
M02*
