{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5187, "design__instance__area": 100048, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 12, "power__internal__total": 0.009233134798705578, "power__switching__total": 0.004293494857847691, "power__leakage__total": 1.776385602170194e-06, "power__total": 0.01352840568870306, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5708926826197578, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6117958535167259, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5858025341729433, "timing__setup__ws__corner:nom_tt_025C_5v00": 51.017030266567886, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585803, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8229799297206601, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8967551399719269, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3116295087962417, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.633936809878406, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.31163, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.579346, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.45846502891742485, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.48422722757651965, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26494129862124727, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.27727398939448, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264941, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 150, "design__max_cap_violation__count": 15, "clock__skew__worst_hold": -0.455235334536297, "clock__skew__worst_setup": 0.4786072784669241, "timing__hold__ws": 0.26338831861048034, "timing__setup__ws": 43.01095779054066, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263388, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.146477, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7322, "design__instance__area__stdcell": 109422, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.384187, "design__instance__utilization__stdcell": 0.384187, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 136.102, "design__instance__count__class:inverter": 216, "design__instance__area__class:inverter": 2076.66, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25740.9, "design__instance__count__class:multi_input_combinational_cell": 2490, "design__instance__area__class:multi_input_combinational_cell": 50507.2, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "design__instance__count__class:timing_repair_buffer": 265, "design__instance__area__class:timing_repair_buffer": 6361.69, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 21064.4, "design__instance__displacement__mean": 2.8765, "design__instance__displacement__max": 54.32, "route__wirelength__estimated": 138031, "design__violations": 0, "design__instance__count__class:clock_buffer": 130, "design__instance__area__class:clock_buffer": 6853.41, "design__instance__count__class:clock_inverter": 57, "design__instance__area__class:clock_inverter": 1246.87, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1619, "design__instance__area__class:antenna_cell": 7108.06, "route__net": 3512, "route__net__special": 2, "route__drc_errors__iter:0": 817, "route__wirelength__iter:0": 165157, "route__drc_errors__iter:1": 147, "route__wirelength__iter:1": 163307, "route__drc_errors__iter:2": 98, "route__wirelength__iter:2": 162966, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 162904, "route__drc_errors": 0, "route__wirelength": 162904, "route__vias": 26195, "route__vias__singlecut": 26195, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 992.56, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5664282536668724, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6033813619528113, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5834395354205009, "timing__setup__ws__corner:min_tt_025C_5v00": 51.26908820378011, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.58344, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8154146477722986, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8820981972309039, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3076753383599051, "timing__setup__ws__corner:min_ss_125C_4v50": 44.085017773005795, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307675, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.937222, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.455235334536297, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4786072784669241, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26338831861048034, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.44151594741051, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263388, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5761266071727736, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6220012458923134, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5886485909770618, "timing__setup__ws__corner:max_tt_025C_5v00": 50.67696095090161, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.588649, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 15, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8318757029793613, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9144527616187896, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3164170126584303, "timing__setup__ws__corner:max_ss_125C_4v50": 43.01095779054066, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.316417, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.146477, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4620716995372257, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4910675338692972, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2668220164781526, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.07583511810942, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266822, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99981, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000191856, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000254378, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.82672e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000254378, "design_powergrid__voltage__worst": 0.000254378, "design_powergrid__voltage__worst__net:VDD": 4.99981, "design_powergrid__drop__worst": 0.000254378, "design_powergrid__drop__worst__net:VDD": 0.000191856, "design_powergrid__voltage__worst__net:VSS": 0.000254378, "design_powergrid__drop__worst__net:VSS": 0.000254378, "ir__voltage__worst": 5, "ir__drop__avg": 3.77e-05, "ir__drop__worst": 0.000192, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}