// DO-NOT-REMOVE begin-copyright-block
//
// Redistributions of any form whatsoever must retain and/or include the
// following acknowledgment, notices and disclaimer:
//
// This product includes software developed by Carnegie Mellon University.
//
// Copyright 2012 by Mohammad Alisafaee, Eric Chung, Michael Ferdman, Brian
// Gold, Jangwoo Kim, Pejman Lotfi-Kamran, Onur Kocberber, Djordje Jevdjic,
// Jared Smolens, Stephen Somogyi, Evangelos Vlachos, Stavros Volos, Jason
// Zebchuk, Babak Falsafi, Nikos Hardavellas and Tom Wenisch for the SimFlex
// Project, Computer Architecture Lab at Carnegie Mellon, Carnegie Mellon
// University.
//
// For more information, see the SimFlex project website at:
//   http://www.ece.cmu.edu/~simflex
//
// You may not use the name "Carnegie Mellon University" or derivations
// thereof to endorse or promote products derived from this software.
//
// If you modify the software you must place a notice on or within any
// modified version provided or made available to any third party stating
// that you have modified the software.  The notice shall include at least
// your name, address, phone number, email address and the date and purpose
// of the modification.
//
// THE SOFTWARE IS PROVIDED "AS-IS" WITHOUT ANY WARRANTY OF ANY KIND, EITHER
// EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY
// THAT THE SOFTWARE WILL CONFORM TO SPECIFICATIONS OR BE ERROR-FREE AND ANY
// IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
// TITLE, OR NON-INFRINGEMENT.  IN NO EVENT SHALL CARNEGIE MELLON UNIVERSITY
// BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO DIRECT, INDIRECT,
// SPECIAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF, RESULTING FROM, OR IN
// ANY WAY CONNECTED WITH THIS SOFTWARE (WHETHER OR NOT BASED UPON WARRANTY,
// CONTRACT, TORT OR OTHERWISE).
//
// DO-NOT-REMOVE end-copyright-block

// Changelog:
//  - June'18: msutherl - basic TLB definition, no real timing info

#include <boost/archive/binary_iarchive.hpp>
#include <boost/archive/binary_oarchive.hpp>

#include <boost/archive/text_iarchive.hpp>
#include <boost/archive/text_oarchive.hpp>
#include <boost/serialization/serialization.hpp>
#include <boost/serialization/unordered_map.hpp>

#include <components/MMU/MMU.hpp>

#include <core/performance/profile.hpp>
#include <core/qemu/configuration_api.hpp>

#include "MMUUtil.hpp"
#include "pageWalk.hpp"
#include <components/CommonQEMU/Translation.hpp>

#include <fstream>
#include <functional>
#include <iostream>
#include <map>
#include <queue>
#include <sstream>
#include <unordered_map>
#include <vector>

#define DBG_DefineCategories MMU
#define DBG_SetDefaultOps AddCat(MMU)
#include DBG_Control()
#define DBG_DefineCategories TLBMissTracking
#include DBG_Control()

#define FLEXUS_BEGIN_COMPONENT MMU
#include FLEXUS_BEGIN_COMPONENT_IMPLEMENTATION()

namespace std {
template <> struct hash<VirtualMemoryAddress> {
  std::size_t operator()(const VirtualMemoryAddress &anAddress) const {
    return ((hash<uint64_t>()(uint64_t(anAddress))));
  }
};
} // namespace std

namespace nMMU {

using namespace Flexus;
using namespace Core;
using namespace SharedTypes;
#define PAGEMASK ~0xFFFULL

class FLEXUS_COMPONENT(MMU) {
  FLEXUS_COMPONENT_IMPL(MMU);

private:
private:
  struct TLBentry {

    friend class boost::serialization::access;

    template <class Archive> void serialize(Archive &ar,
                                            [[maybe_unused]] const unsigned int version) {
      ar &theRate;
      ar &theVaddr;
      ar &thePaddr;
    }

    TLBentry() {
    }

    TLBentry(VirtualMemoryAddress anAddress) : theRate(0), theVaddr(anAddress) {
    }
    uint64_t theRate;
    VirtualMemoryAddress theVaddr;
    PhysicalMemoryAddress thePaddr;

    bool operator==(const TLBentry &other) const {
      return (theVaddr == other.theVaddr);
    }

    TLBentry &operator=(const PhysicalMemoryAddress &other) {
      thePaddr = other;
      return *this;
    }
  };

  struct TLB {

    friend class boost::serialization::access;

    template <class Archive> void serialize(Archive &ar,
                                            [[maybe_unused]] const unsigned int version) {
      ar &theTLB;
      ar &theSize;
    }

    std::pair<bool, PhysicalMemoryAddress> lookUp(const VirtualMemoryAddress &anAddress) {
      std::pair<bool, PhysicalMemoryAddress> ret{false, PhysicalMemoryAddress(0)};
      for (auto iter = theTLB.begin(); iter != theTLB.end(); ++iter) {
        iter->second.theRate++;
        if (iter->second.theVaddr == anAddress) {
          iter->second.theRate = 0;
          ret.first = true;
          ret.second = iter->second.thePaddr;
        }
      }
      return ret;
    }

    TLBentry &operator[](VirtualMemoryAddress anAddress) {
      auto iter = theTLB.find(anAddress);
      if (iter == theTLB.end()) {
        size_t s = theTLB.size();
        if (s == theSize) {
          evict();
        }
        std::pair<tlbIterator, bool> result;
        result = theTLB.insert({anAddress, TLBentry(anAddress)});
        assert(result.second);
        iter = result.first;
      }
      return iter->second;
    }

    void resize(size_t aSize) {
      theTLB.reserve(aSize);
      theSize = aSize;
    }

  private:
    void evict() {
      auto res = theTLB.begin();
      for (auto iter = theTLB.begin(); iter != theTLB.end(); ++iter) {
        if (iter->second.theRate > res->second.theRate) {
          res = iter;
        }
      }
      theTLB.erase(res);
    }

    size_t theSize;
    std::unordered_map<VirtualMemoryAddress, TLBentry> theTLB;
    typedef std::unordered_map<VirtualMemoryAddress, TLBentry>::iterator tlbIterator;
  };

  std::unique_ptr<PageWalk> thePageWalker;
  TLB theInstrTLB;
  TLB theDataTLB;

  std::queue<boost::intrusive_ptr<Translation>> theLookUpEntries;
  std::queue<boost::intrusive_ptr<Translation>> thePageWalkEntries;
  std::set<VirtualMemoryAddress> alreadyPW;
  std::vector<boost::intrusive_ptr<Translation>> standingEntries;

  std::shared_ptr<Flexus::Qemu::Processor> theCPU;
  std::shared_ptr<mmu_t> theMMU;

  bool theMMUInitialized;

public:
  FLEXUS_COMPONENT_CONSTRUCTOR(MMU) : base(FLEXUS_PASS_CONSTRUCTOR_ARGS) {
  }

  bool isQuiesced() const {
    return false;
  }

  void saveState(std::string const &aDirName) {
    std::ofstream iFile, dFile;
    iFile.open(aDirName + "/iTLBout", std::ofstream::out | std::ofstream::app);
    dFile.open(aDirName + "/dTLBout", std::ofstream::out | std::ofstream::app);

    boost::archive::text_oarchive ioarch(iFile);
    boost::archive::text_oarchive doarch(dFile);

    ioarch << theInstrTLB;
    doarch << theDataTLB;

    iFile.close();
    dFile.close();
  }

  void loadState(std::string const &aDirName) {
    std::ifstream iFile, dFile;
    iFile.open(aDirName + "/iTLBout", std::ifstream::in);
    dFile.open(aDirName + "/dTLBout", std::ifstream::in);

    boost::archive::text_iarchive iiarch(iFile);
    boost::archive::text_iarchive diarch(dFile);

    iiarch >> theInstrTLB;
    diarch >> theDataTLB;

    iFile.close();
    dFile.close();
  }

  // Initialization
  void initialize() {
    theCPU = std::make_shared<Flexus::Qemu::Processor>(
        Flexus::Qemu::Processor::getProcessor((int)flexusIndex()));
    thePageWalker.reset(new PageWalk(flexusIndex()));
    thePageWalker->setMMU(theMMU);
    theMMUInitialized = false;
    theInstrTLB.resize(cfg.iTLBSize);
    theDataTLB.resize(cfg.dTLBSize);
  }

  void finalize() {
  }

  // MMUDrive
  //----------
  void drive(interface::MMUDrive const &) {
    DBG_(VVerb, Comp(*this)(<< "MMUDrive"));
    busCycle();
    thePageWalker->cycle();
    processMemoryRequests();
  }

  void busCycle() {

    while (!theLookUpEntries.empty()) {

      TranslationPtr item = theLookUpEntries.front();
      theLookUpEntries.pop();
      DBG_(VVerb, (<< "Processing lookup entry for " << item->theVaddr));
      DBG_Assert(item->isInstr() != item->isData());

      DBG_(VVerb, (<< "Item is " << (item->isInstr() ? "Instruction" : "Data") << " entry "
                   << item->theVaddr));

      std::pair<bool, PhysicalMemoryAddress> entry =
          (item->isInstr() ? theInstrTLB : theDataTLB)
              .lookUp((VirtualMemoryAddress)(item->theVaddr & PAGEMASK));
      if (cfg.PerfectTLB) {
        PhysicalMemoryAddress perfectPaddr(Qemu::API::QEMU_logical_to_physical(
            *Flexus::Qemu::Processor::getProcessor(flexusIndex()),
            item->isInstr() ? Qemu::API::QEMU_DI_Instruction : Qemu::API::QEMU_DI_Data,
            item->theVaddr));
        entry.first = true;
        entry.second = perfectPaddr;
        if (perfectPaddr == 0xFFFFFFFFFFFFFFFF)
          item->setPagefault();
      }
      if (entry.first) {
        DBG_(VVerb, (<< "Item is a Hit " << item->theVaddr));

        // item exists so mark hit
        item->setHit();
        item->thePaddr = (PhysicalMemoryAddress)(entry.second | (item->theVaddr & ~(PAGEMASK)));

        if (item->isInstr())
          FLEXUS_CHANNEL(iTranslationReply) << item;
        else
          FLEXUS_CHANNEL(dTranslationReply) << item;
      } else {
        DBG_(VVerb, (<< "Item is a miss " << item->theVaddr));

        VirtualMemoryAddress pageAddr(item->theVaddr & PAGEMASK);
        if (alreadyPW.find(pageAddr) == alreadyPW.end()) {
          // mark miss
          item->setMiss();
          if (thePageWalker->push_back(item)) {
            alreadyPW.insert(pageAddr);
            thePageWalkEntries.push(item);
          } else {
            PhysicalMemoryAddress perfectPaddr(Qemu::API::QEMU_logical_to_physical(
                *Flexus::Qemu::Processor::getProcessor(flexusIndex()),
                item->isInstr() ? Qemu::API::QEMU_DI_Instruction : Qemu::API::QEMU_DI_Data,
                item->theVaddr));
            item->setHit();
            item->thePaddr = perfectPaddr;
            if (item->isInstr())
              FLEXUS_CHANNEL(iTranslationReply) << item;
            else
              FLEXUS_CHANNEL(dTranslationReply) << item;
          }
        } else {
          standingEntries.push_back(item);
        }
      }
    }

    while (!thePageWalkEntries.empty()) {

      TranslationPtr item = thePageWalkEntries.front();
      DBG_(VVerb, (<< "Processing PW entry for " << item->theVaddr));

      if (item->isAnnul()) {
        DBG_(VVerb, (<< "Item was annulled " << item->theVaddr));
        thePageWalkEntries.pop();
      } else if (item->isDone()) {
        DBG_(VVerb, (<< "Item was Done translationg " << item->theVaddr));

        CORE_DBG("MMU: Translation is Done " << item->theVaddr << " -- " << item->thePaddr);

        thePageWalkEntries.pop();

        VirtualMemoryAddress pageAddr(item->theVaddr & PAGEMASK);
        if (alreadyPW.find(pageAddr) != alreadyPW.end()) {
          alreadyPW.erase(pageAddr);
          for (auto it = standingEntries.begin(); it != standingEntries.end();) {
            if (((*it)->theVaddr & pageAddr) == pageAddr && item->isInstr() == (*it)->isInstr()) {
              theLookUpEntries.push(*it);
              standingEntries.erase(it);
            } else {
              ++it;
            }
          }
        }
        DBG_Assert(item->isInstr() != item->isData());
        DBG_(Iface, (<< "Item is " << (item->isInstr() ? "Instruction" : "Data") << " entry "
                     << item->theVaddr));
        (item->isInstr() ? theInstrTLB
                         : theDataTLB)[(VirtualMemoryAddress)(item->theVaddr & PAGEMASK)] =
            (PhysicalMemoryAddress)(item->thePaddr & PAGEMASK);
        if (item->isInstr())
          FLEXUS_CHANNEL(iTranslationReply) << item;
        else
          FLEXUS_CHANNEL(dTranslationReply) << item;
      } else {
        break;
      }
    }
  }

  void processMemoryRequests() {
    CORE_TRACE;
    while (thePageWalker->hasMemoryRequest()) {
      TranslationPtr tmp = thePageWalker->popMemoryRequest();
      DBG_(VVerb,
           (<< "Sending a Memory Translation request to Core ready(" << tmp->isReady() << ")  "
            << tmp->theVaddr << " -- " << tmp->thePaddr << "  -- ID " << tmp->theID));
      FLEXUS_CHANNEL(MemoryRequestOut) << tmp;
    }
  }

  void resyncMMU(uint8_t anIndex) {
    CORE_TRACE;
    DBG_(VVerb, (<< "Resynchronizing MMU"));

    static bool optimize = false;
    theMMUInitialized = optimize;

    if (!theMMUInitialized) {
      theMMU.reset(new mmu_t());
      theMMUInitialized = true;
    }
    theMMU->initRegsFromQEMUObject(getMMURegsFromQEMU(anIndex));
    theMMU->setupAddressSpaceSizesAndGranules();
    if (thePageWalker) {
      DBG_(VVerb, (<< "Annulling all PW entries"));
      thePageWalker->annulAll();
    }
    if (thePageWalkEntries.size() > 0) {
      DBG_(VVerb, (<< "deleting PageWalk Entries"));
      while (!thePageWalkEntries.empty()) {
        DBG_(VVerb, (<< "deleting MMU PageWalk Entrie " << thePageWalkEntries.front()));
        thePageWalkEntries.pop();
      }
    }
    alreadyPW.clear();
    standingEntries.clear();

    if (theLookUpEntries.size() > 0) {
      while (!theLookUpEntries.empty()) {
        DBG_(VVerb, (<< "deleting MMU Lookup Entrie " << theLookUpEntries.front()));
        theLookUpEntries.pop();
      }
    }
    bool temp = true;
    FLEXUS_CHANNEL(ResyncOut) << temp;
  }

  // Msutherl: Fetch MMU's registers
  std::shared_ptr<mmu_regs_t> getMMURegsFromQEMU(uint8_t anIndex) {
    std::shared_ptr<mmu_regs_t> mmu_obj(new mmu_regs_t());

    mmu_obj->SCTLR[EL0] = Flexus::Qemu::Processor::getProcessor(anIndex)->readSCTLR(EL0);
    mmu_obj->SCTLR[EL1] = Flexus::Qemu::Processor::getProcessor(anIndex)->readSCTLR(EL1);
    mmu_obj->SCTLR[EL2] = Flexus::Qemu::Processor::getProcessor(anIndex)->readSCTLR(EL2);
    mmu_obj->SCTLR[EL3] = Flexus::Qemu::Processor::getProcessor(anIndex)->readSCTLR(EL3);

    mmu_obj->TCR[EL0] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TCR, EL0);
    mmu_obj->TCR[EL1] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TCR, EL1);
    mmu_obj->TCR[EL2] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TCR, EL2);
    mmu_obj->TCR[EL3] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TCR, EL3);
    // mmu_obj->TTBR1[EL0] = Qemu::API::QEMU_read_register(
    //     *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TTBR1, EL0);
    mmu_obj->TTBR0[EL1] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TTBR0, EL1);
    mmu_obj->TTBR1[EL1] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TTBR1, EL1);
    mmu_obj->TTBR0[EL2] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TTBR0, EL2);
    mmu_obj->TTBR1[EL2] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TTBR1, EL2);
    mmu_obj->TTBR0[EL3] = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TTBR0, EL3);
    // mmu_obj->TTBR1[EL3] = Qemu::API::QEMU_read_register(
    //     *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_TTBR1, EL3);

    mmu_obj->ID_AA64MMFR0_EL1 = Qemu::API::QEMU_read_register(
        *Flexus::Qemu::Processor::getProcessor(anIndex), Qemu::API::kMMU_ID_AA64MMFR0_EL1, 0);

    return mmu_obj;
  }

  bool IsTranslationEnabledAtEL([[maybe_unused]] uint8_t &anEL) {
    return true; // theCore->IsTranslationEnabledAtEL(anEL);
}

  bool available(interface::ResyncIn const &,
                 [[maybe_unused]] index_t anIndex) {
    return true;
  }
  void push(interface::ResyncIn const &, index_t anIndex,
            [[maybe_unused]] bool &aResync) {
    resyncMMU(anIndex);
  }

  bool available(interface::iRequestIn const &,
                 [[maybe_unused]] index_t anIndex) {
    return true;
  }
  void push(interface::iRequestIn const &, index_t anIndex, TranslationPtr &aTranslate) {
    CORE_DBG("MMU: Instruction RequestIn");

    aTranslate->theIndex = anIndex;
    aTranslate->toggleReady();
    theLookUpEntries.push(aTranslate);
  }

  bool available(interface::dRequestIn const &,
                 [[maybe_unused]] index_t anIndex) {
    return true;
  }
  void push(interface::dRequestIn const &, index_t anIndex, TranslationPtr &aTranslate) {
    CORE_DBG("MMU: Data RequestIn");

    aTranslate->theIndex = anIndex;

    aTranslate->toggleReady();
    theLookUpEntries.push(aTranslate);
  }

  void sendTLBresponse(TranslationPtr aTranslation) {
    if (aTranslation->isInstr()) {
      FLEXUS_CHANNEL(iTranslationReply) << aTranslation;
    } else {
      FLEXUS_CHANNEL(dTranslationReply) << aTranslation;
    }
  }

  bool available(interface::TLBReqIn const &,
                 [[maybe_unused]] index_t anIndex) {
    return true;
  }
  void push(interface::TLBReqIn const &,
            [[maybe_unused]] index_t anIndex,
            TranslationPtr &aTranslate) {
    if (aTranslate->isInstr()) {
      theInstrTLB[aTranslate->theVaddr] = aTranslate->thePaddr;
    } else if (aTranslate->isData()) {
      theDataTLB[aTranslate->theVaddr] = aTranslate->thePaddr;
    } else {
      DBG_Assert(false); // should never happen
    }
  }
};

} // End Namespace nMMU

FLEXUS_COMPONENT_INSTANTIATOR(MMU, nMMU);
FLEXUS_PORT_ARRAY_WIDTH(MMU, dRequestIn) {
  return (cfg.Cores);
}
FLEXUS_PORT_ARRAY_WIDTH(MMU, iRequestIn) {
  return (cfg.Cores);
}
FLEXUS_PORT_ARRAY_WIDTH(MMU, ResyncIn) {
  return (cfg.Cores);
}
FLEXUS_PORT_ARRAY_WIDTH(MMU, iTranslationReply) {
  return (cfg.Cores);
}
FLEXUS_PORT_ARRAY_WIDTH(MMU, dTranslationReply) {
  return (cfg.Cores);
}

FLEXUS_PORT_ARRAY_WIDTH(MMU, MemoryRequestOut) {
  return (cfg.Cores);
}

FLEXUS_PORT_ARRAY_WIDTH(MMU, TLBReqIn) {
  return (cfg.Cores);
}

#include FLEXUS_END_COMPONENT_IMPLEMENTATION()
#define FLEXUS_END_COMPONENT MMU

#define DBG_Reset
#include DBG_Control()
