Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun  4 18:33:47 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.751        0.000                      0                  667        0.101        0.000                      0                  667        3.000        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       44.751        0.000                      0                  667        0.101        0.000                      0                  667       49.500        0.000                       0                   356  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       44.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.751ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.819ns  (logic 26.970ns (49.198%)  route 27.849ns (50.802%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 98.737 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.550 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.550    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.863 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.289    51.152    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.306    51.458 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.444    51.902    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.124    52.026 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=3, routed)           0.937    52.962    design_1_i/hsv_to_rgb_0/inst/B[7]_i_3_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.086 f  design_1_i/hsv_to_rgb_0/inst/B[6]_i_2/O
                         net (fo=3, routed)           0.485    53.571    design_1_i/hsv_to_rgb_0/inst/B[6]_i_2_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.118    53.689 r  design_1_i/hsv_to_rgb_0/inst/B[0]_i_1/O
                         net (fo=1, routed)           0.523    54.212    design_1_i/hsv_to_rgb_0/inst/B[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.568    98.737    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                         clock pessimism              0.625    99.362    
                         clock uncertainty           -0.149    99.212    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)       -0.249    98.963    design_1_i/hsv_to_rgb_0/inst/B_reg[0]
  -------------------------------------------------------------------
                         required time                         98.963    
                         arrival time                         -54.212    
  -------------------------------------------------------------------
                         slack                                 44.751    

Slack (MET) :             44.866ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.869ns  (logic 26.689ns (48.641%)  route 28.180ns (51.359%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 98.737 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.484    51.064    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.302    51.366 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.685    52.051    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124    52.175 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_6/O
                         net (fo=6, routed)           0.973    53.148    design_1_i/hsv_to_rgb_0/inst/G[6]_i_6_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.124    53.272 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.292    53.564    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    53.688 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.574    54.262    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.568    98.737    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.588    99.325    
                         clock uncertainty           -0.149    99.175    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)       -0.047    99.128    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.128    
                         arrival time                         -54.262    
  -------------------------------------------------------------------
                         slack                                 44.866    

Slack (MET) :             45.134ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.709ns  (logic 26.919ns (49.204%)  route 27.790ns (50.796%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 98.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.484    51.064    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.302    51.366 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.685    52.051    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.152    52.203 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_6/O
                         net (fo=6, routed)           0.678    52.881    design_1_i/hsv_to_rgb_0/inst/R[6]_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.326    53.207 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.771    53.978    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124    54.102 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_1/O
                         net (fo=1, routed)           0.000    54.102    design_1_i/hsv_to_rgb_0/inst/p_1_in[0]
    SLICE_X39Y26         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.563    98.732    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y26         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                         clock pessimism              0.625    99.357    
                         clock uncertainty           -0.149    99.207    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.029    99.236    design_1_i/hsv_to_rgb_0/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.236    
                         arrival time                         -54.102    
  -------------------------------------------------------------------
                         slack                                 45.134    

Slack (MET) :             45.156ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.690ns  (logic 26.919ns (49.221%)  route 27.771ns (50.779%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 98.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.484    51.064    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.302    51.366 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.685    52.051    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.152    52.203 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_6/O
                         net (fo=6, routed)           0.678    52.881    design_1_i/hsv_to_rgb_0/inst/R[6]_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.326    53.207 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.751    53.958    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124    54.082 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.000    54.082    design_1_i/hsv_to_rgb_0/inst/p_1_in[3]
    SLICE_X39Y26         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.563    98.732    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y26         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.625    99.357    
                         clock uncertainty           -0.149    99.207    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.031    99.238    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.238    
                         arrival time                         -54.082    
  -------------------------------------------------------------------
                         slack                                 45.156    

Slack (MET) :             45.186ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.703ns  (logic 26.913ns (49.198%)  route 27.790ns (50.802%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 98.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.484    51.064    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.302    51.366 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.685    52.051    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.152    52.203 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_6/O
                         net (fo=6, routed)           0.678    52.881    design_1_i/hsv_to_rgb_0/inst/R[6]_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.326    53.207 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.771    53.978    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.118    54.096 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    54.096    design_1_i/hsv_to_rgb_0/inst/p_1_in[4]
    SLICE_X39Y26         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.563    98.732    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y26         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.625    99.357    
                         clock uncertainty           -0.149    99.207    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.075    99.282    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.282    
                         arrival time                         -54.096    
  -------------------------------------------------------------------
                         slack                                 45.186    

Slack (MET) :             45.221ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.628ns  (logic 26.689ns (48.856%)  route 27.939ns (51.144%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 98.735 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.484    51.064    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.302    51.366 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.685    52.051    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124    52.175 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_6/O
                         net (fo=6, routed)           0.958    53.133    design_1_i/hsv_to_rgb_0/inst/G[6]_i_6_n_0
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.124    53.257 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_4/O
                         net (fo=1, routed)           0.639    53.897    design_1_i/hsv_to_rgb_0/inst/G[7]_i_4_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.021 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_1/O
                         net (fo=1, routed)           0.000    54.021    design_1_i/hsv_to_rgb_0/inst/G[7]_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.566    98.735    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y28         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                         clock pessimism              0.625    99.360    
                         clock uncertainty           -0.149    99.210    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)        0.031    99.241    design_1_i/hsv_to_rgb_0/inst/G_reg[7]
  -------------------------------------------------------------------
                         required time                         99.241    
                         arrival time                         -54.021    
  -------------------------------------------------------------------
                         slack                                 45.221    

Slack (MET) :             45.223ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.628ns  (logic 26.898ns (49.239%)  route 27.730ns (50.761%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 98.737 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.550 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.550    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.789 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           1.465    51.255    design_1_i/hsv_to_rgb_0/inst/data3[6]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.302    51.557 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=3, routed)           0.670    52.227    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    52.351 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=5, routed)           0.818    53.169    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.293 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_7/O
                         net (fo=4, routed)           0.604    53.897    design_1_i/hsv_to_rgb_0/inst/B[5]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    54.021 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=1, routed)           0.000    54.021    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.568    98.737    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                         clock pessimism              0.625    99.362    
                         clock uncertainty           -0.149    99.212    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.031    99.243    design_1_i/hsv_to_rgb_0/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         99.243    
                         arrival time                         -54.021    
  -------------------------------------------------------------------
                         slack                                 45.223    

Slack (MET) :             45.327ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.523ns  (logic 26.976ns (49.476%)  route 27.547ns (50.524%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=5 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 98.737 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.550 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.550    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.863 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.289    51.152    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.306    51.458 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.444    51.902    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.124    52.026 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=3, routed)           0.959    52.984    design_1_i/hsv_to_rgb_0/inst/B[7]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    53.108 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_2/O
                         net (fo=4, routed)           0.684    53.792    design_1_i/hsv_to_rgb_0/inst/B[5]_i_2_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    53.916 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_1/O
                         net (fo=1, routed)           0.000    53.916    design_1_i/hsv_to_rgb_0/inst/B[5]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.568    98.737    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                         clock pessimism              0.625    99.362    
                         clock uncertainty           -0.149    99.212    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.031    99.243    design_1_i/hsv_to_rgb_0/inst/B_reg[5]
  -------------------------------------------------------------------
                         required time                         99.243    
                         arrival time                         -53.916    
  -------------------------------------------------------------------
                         slack                                 45.327    

Slack (MET) :             45.333ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.518ns  (logic 26.976ns (49.480%)  route 27.542ns (50.520%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=5 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 98.737 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.550 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.550    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.863 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.289    51.152    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.306    51.458 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.444    51.902    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.124    52.026 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=3, routed)           0.959    52.984    design_1_i/hsv_to_rgb_0/inst/B[7]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    53.108 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_2/O
                         net (fo=4, routed)           0.679    53.787    design_1_i/hsv_to_rgb_0/inst/B[5]_i_2_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    53.911 r  design_1_i/hsv_to_rgb_0/inst/B[1]_i_1/O
                         net (fo=1, routed)           0.000    53.911    design_1_i/hsv_to_rgb_0/inst/B[1]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.568    98.737    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
                         clock pessimism              0.625    99.362    
                         clock uncertainty           -0.149    99.212    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.032    99.244    design_1_i/hsv_to_rgb_0/inst/B_reg[1]
  -------------------------------------------------------------------
                         required time                         99.244    
                         arrival time                         -53.911    
  -------------------------------------------------------------------
                         slack                                 45.333    

Slack (MET) :             45.346ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.502ns  (logic 26.976ns (49.495%)  route 27.526ns (50.505%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=5 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 98.737 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.751    -0.607    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y37         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.188 r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/Q
                         net (fo=4, routed)           0.969     0.780    design_1_i/hsv_to_rgb_0/inst/Saturation[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.299     1.079 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.519     1.598    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     1.722 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.397     3.119    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.155 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.157    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.675 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[11]
                         net (fo=26, routed)          2.870    11.545    design_1_i/hsv_to_rgb_0/inst/R4__0_n_94
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.149    11.694 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108/O
                         net (fo=2, routed)           0.645    12.339    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_108_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.332    12.671 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112/O
                         net (fo=1, routed)           0.000    12.671    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_112_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.218 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57/O[2]
                         net (fo=2, routed)           0.972    14.190    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_57_n_5
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.302    14.492 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.975    15.467    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_22_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.591 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.591    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_26_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.967 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.967    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.084 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.084    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.201 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.201    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.524 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.543    18.068    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.306    18.374 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74/O
                         net (fo=1, routed)           0.744    19.118    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_74_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.883 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[2]
                         net (fo=3, routed)           0.956    20.839    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_5
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.302    21.141 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.141    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.674 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.674    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.831 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          2.172    24.003    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.332    24.335 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.868 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.868    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.985 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.985    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.102 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.102    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.219 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.219    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.438 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    26.010    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    30.217 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.219    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.737 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.014    33.750    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.154    33.904 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.501    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I0_O)        0.327    34.732 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.732    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_5_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.108    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.225    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.342 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.342    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.459 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.459    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.576 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    35.576    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.899 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.085    36.984    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_6
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.328    37.312 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.490    37.802    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.328    38.130 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    38.130    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_7_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.663 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.663    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.780 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.009    38.789    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.906    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/O[1]
                         net (fo=5, routed)           1.461    40.690    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_6
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.306    40.996 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    40.996    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.397 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.397    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.619 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.812    42.431    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.299    42.730 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.730    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.263 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.263    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.420 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.480    43.900    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.332    44.232 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.521    45.753    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    45.877 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.877    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.427 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.009    46.436    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.550 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.550    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.664 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.664    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.778 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.778    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.892 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.892    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.006 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.006    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.234 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.454    48.687    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.313    49.000 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.550 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.550    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.863 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.289    51.152    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.306    51.458 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.444    51.902    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.124    52.026 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=3, routed)           0.959    52.984    design_1_i/hsv_to_rgb_0/inst/B[7]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    53.108 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_2/O
                         net (fo=4, routed)           0.663    53.771    design_1_i/hsv_to_rgb_0/inst/B[5]_i_2_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    53.895 r  design_1_i/hsv_to_rgb_0/inst/B[3]_i_1/O
                         net (fo=1, routed)           0.000    53.895    design_1_i/hsv_to_rgb_0/inst/B[3]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.568    98.737    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                         clock pessimism              0.625    99.362    
                         clock uncertainty           -0.149    99.212    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    99.241    design_1_i/hsv_to_rgb_0/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.241    
                         arrival time                         -53.895    
  -------------------------------------------------------------------
                         slack                                 45.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.176    design_1_i/BTNs_test_0/inst/counterSost3_reg[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.034 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.034    design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[12]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost3_reg[12]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593    -0.467    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.177    design_1_i/BTNs_test_0/inst/counterSost2[11]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.021 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.020    design_1_i/BTNs_test_0/inst/counterSost20_carry__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.033 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.033    design_1_i/BTNs_test_0/inst/counterSost20[13]
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[13]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.069    design_1_i/BTNs_test_0/inst/counterSost2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.176    design_1_i/BTNs_test_0/inst/counterSost3_reg[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.047 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.047    design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[14]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost3_reg[14]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593    -0.467    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.177    design_1_i/BTNs_test_0/inst/counterSost2[11]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.021 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.020    design_1_i/BTNs_test_0/inst/counterSost20_carry__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.046 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.046    design_1_i/BTNs_test_0/inst/counterSost20[15]
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[15]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.069    design_1_i/BTNs_test_0/inst/counterSost2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.176    design_1_i/BTNs_test_0/inst/counterSost3_reg[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.070 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.070    design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[13]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost3_reg[13]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593    -0.467    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.177    design_1_i/BTNs_test_0/inst/counterSost2[11]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.021 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.020    design_1_i/BTNs_test_0/inst/counterSost20_carry__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.069 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.069    design_1_i/BTNs_test_0/inst/counterSost20[14]
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[14]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.069    design_1_i/BTNs_test_0/inst/counterSost2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.176    design_1_i/BTNs_test_0/inst/counterSost3_reg[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.072 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.072    design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[15]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost3_reg[15]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593    -0.467    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.177    design_1_i/BTNs_test_0/inst/counterSost2[11]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.021 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.020    design_1_i/BTNs_test_0/inst/counterSost20_carry__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.071 r  design_1_i/BTNs_test_0/inst/counterSost20_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.071    design_1_i/BTNs_test_0/inst/counterSost20[16]
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[16]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.069    design_1_i/BTNs_test_0/inst/counterSost2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.176    design_1_i/BTNs_test_0/inst/counterSost3_reg[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost3_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/BTNs_test_0/inst/counterSost3_reg[12]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.074 r  design_1_i/BTNs_test_0/inst/counterSost3_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.074    design_1_i/BTNs_test_0/inst/counterSost3_reg[16]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost3_reg[16]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost3_reg[16]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.383%)  route 0.133ns (48.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.585    -0.475    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/Q
                         net (fo=6, routed)           0.133    -0.201    design_1_i/PWM_0/inst/B[3]
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.851    -0.712    design_1_i/PWM_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.249    -0.462    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.076    -0.386    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y44     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y44     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y44     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y44     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y45     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y45     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y44     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y44     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y37     design_1_i/BTNs_test_0/inst/Saturation_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y37     design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y37     design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y31     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y50     design_1_i/BTNs_test_0/inst/counterSost3_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y50     design_1_i/BTNs_test_0/inst/counterSost3_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y50     design_1_i/BTNs_test_0/inst/counterSost3_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y50     design_1_i/BTNs_test_0/inst/counterSost3_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y51     design_1_i/BTNs_test_0/inst/counterSost3_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y52     design_1_i/BTNs_test_0/inst/counterSost4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y36     design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y31     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y29     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y29     design_1_i/BTNs_test_0/inst/Value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y29     design_1_i/BTNs_test_0/inst/Value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y29     design_1_i/BTNs_test_0/inst/Value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y53     design_1_i/BTNs_test_0/inst/counterSost4_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y53     design_1_i/BTNs_test_0/inst/counterSost4_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y53     design_1_i/BTNs_test_0/inst/counterSost4_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y54     design_1_i/BTNs_test_0/inst/counterSost4_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



