{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572301871207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572301871222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 19:31:10 2019 " "Processing started: Mon Oct 28 19:31:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572301871222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301871222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301871223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572301873020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572301873020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4x8-behavior " "Found design unit 1: demux_4x8-behavior" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux_4x8.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889007 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4x8 " "Found entity 1: demux_4x8" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux_4x8.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301889007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiodigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiodigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelogioDigital-structural " "Found design unit 1: RelogioDigital-structural" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889015 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelogioDigital " "Found entity 1: RelogioDigital" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301889015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorEnable-behavior " "Found design unit 1: controladorEnable-behavior" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889050 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorEnable " "Found entity 1: controladorEnable" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301889050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplex-behavior " "Found design unit 1: multplex-behavior" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/multplex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889074 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplex " "Found entity 1: multplex" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/multplex.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301889074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "comparador.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/comparador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889091 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/comparador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301889091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorCounter-behavior " "Found design unit 1: controladorCounter-behavior" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorCounter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889134 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorCounter " "Found entity 1: controladorCounter" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301889134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-structural " "Found design unit 1: decod-structural" {  } { { "decod.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/decod.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889172 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/decod.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301889172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelogioDigital " "Elaborating entity \"RelogioDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572301889444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "codteclado.vhd 2 1 " "Using design file codteclado.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codTeclado-structural " "Found design unit 1: codTeclado-structural" {  } { { "codteclado.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/codteclado.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889569 ""} { "Info" "ISGN_ENTITY_NAME" "1 codTeclado " "Found entity 1: codTeclado" {  } { { "codteclado.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/codteclado.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572301889569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codTeclado codTeclado:ct " "Elaborating entity \"codTeclado\" for hierarchy \"codTeclado:ct\"" {  } { { "RelogioDigital.vhd" "ct" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572301889577 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux.vhd 2 1 " "Using design file demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889693 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572301889693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:dm " "Elaborating entity \"demux\" for hierarchy \"demux:dm\"" {  } { { "RelogioDigital.vhd" "dm" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572301889699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.vhd 2 1 " "Using design file demux_1x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1x4-structural " "Found design unit 1: demux_1x4-structural" {  } { { "demux_1x4.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux_1x4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889782 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux_1x4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301889782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572301889782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 demux:dm\|demux_1x4:d1 " "Elaborating entity \"demux_1x4\" for hierarchy \"demux:dm\|demux_1x4:d1\"" {  } { { "demux.vhd" "d1" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572301889787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorEnable controladorEnable:ce " "Elaborating entity \"controladorEnable\" for hierarchy \"controladorEnable:ce\"" {  } { { "RelogioDigital.vhd" "ce" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572301889878 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E controladorEnable.vhd(51) " "VHDL Process Statement warning at controladorEnable.vhd(51): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572301890019 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E controladorEnable.vhd(57) " "VHDL Process Statement warning at controladorEnable.vhd(57): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572301890019 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E controladorEnable.vhd(63) " "VHDL Process Statement warning at controladorEnable.vhd(63): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572301890019 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C controladorEnable.vhd(10) " "VHDL Process Statement warning at controladorEnable.vhd(10): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572301890022 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] controladorEnable.vhd(10) " "Inferred latch for \"C\[0\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890022 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] controladorEnable.vhd(10) " "Inferred latch for \"C\[1\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890022 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] controladorEnable.vhd(10) " "Inferred latch for \"C\[2\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890022 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] controladorEnable.vhd(10) " "Inferred latch for \"C\[3\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890022 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] controladorEnable.vhd(10) " "Inferred latch for \"C\[4\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890022 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] controladorEnable.vhd(10) " "Inferred latch for \"C\[5\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890023 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] controladorEnable.vhd(10) " "Inferred latch for \"C\[6\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890023 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] controladorEnable.vhd(10) " "Inferred latch for \"C\[7\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890023 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4x8 demux_4x8:dm2_1 " "Elaborating entity \"demux_4x8\" for hierarchy \"demux_4x8:dm2_1\"" {  } { { "RelogioDigital.vhd" "dm2_1" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572301890024 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(11) " "VHDL Process Statement warning at demux_4x8.vhd(11): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux_4x8.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572301890105 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(15) " "VHDL Process Statement warning at demux_4x8.vhd(15): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/demux_4x8.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572301890105 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_wbits.vhd 2 1 " "Using design file counter_wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301890145 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572301890145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572301890145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Wbits counter_Wbits:c1 " "Elaborating entity \"counter_Wbits\" for hierarchy \"counter_Wbits:c1\"" {  } { { "RelogioDigital.vhd" "c1" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572301890145 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "q\[0\] counter_wbits.vhd(16) " "Netlist error at counter_wbits.vhd(16): can't infer register for q\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 16 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1572301890247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] counter_wbits.vhd(14) " "Inferred latch for \"q\[0\]\" at counter_wbits.vhd(14)" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890251 "|RelogioDigital|counter_Wbits:c1"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "q\[1\] counter_wbits.vhd(16) " "Netlist error at counter_wbits.vhd(16): can't infer register for q\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 16 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1572301890251 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] counter_wbits.vhd(14) " "Inferred latch for \"q\[1\]\" at counter_wbits.vhd(14)" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890251 "|RelogioDigital|counter_Wbits:c1"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "q\[2\] counter_wbits.vhd(16) " "Netlist error at counter_wbits.vhd(16): can't infer register for q\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 16 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1572301890251 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] counter_wbits.vhd(14) " "Inferred latch for \"q\[2\]\" at counter_wbits.vhd(14)" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890252 "|RelogioDigital|counter_Wbits:c1"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "q\[3\] counter_wbits.vhd(16) " "Netlist error at counter_wbits.vhd(16): can't infer register for q\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 16 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1572301890252 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] counter_wbits.vhd(14) " "Inferred latch for \"q\[3\]\" at counter_wbits.vhd(14)" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301890252 "|RelogioDigital|counter_Wbits:c1"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "counter_wbits.vhd(16) " "HDL error at counter_wbits.vhd(16): couldn't implement registers for assignments on this clock edge" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 16 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1572301890252 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "counter_wbits.vhd(18) " "HDL error at counter_wbits.vhd(18): couldn't implement registers for assignments on this clock edge" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/counter_wbits.vhd" 18 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1572301890252 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "counter_Wbits:c1 " "Can't elaborate user hierarchy \"counter_Wbits:c1\"" {  } { { "RelogioDigital.vhd" "c1" { Text "C:/Users/marti/OneDrive/Desktop/Circuitos-Logicos-master/RelogioDigital.vhd" 94 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572301890272 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572301891553 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 28 19:31:31 2019 " "Processing ended: Mon Oct 28 19:31:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572301891553 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572301891553 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572301891553 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301891553 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572301892487 ""}
