<html><body><samp><pre>
<!@TC:1625745927>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Thu Jul 08 15:05:27 2021

#Implementation: reg_project_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1625745927> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1625745927> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG289:@XP_HELP">CG289</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:84:18:84:24:@W:CG289:@XP_MSG">reg_project.v(84)</a><!@TM:1625745927> | Specified digits overflow the number's size</font>
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:1:7:1:10:@N:CG364:@XP_MSG">reg_project.v(1)</a><!@TM:1625745927> | Synthesizing module top in library work.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:57:0:57:7:@W:CG532:@XP_MSG">reg_project.v(57)</a><!@TM:1625745927> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:31:8:31:14:@W:CG133:@XP_MSG">reg_project.v(31)</a><!@TM:1625745927> | Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:32:8:32:14:@W:CG133:@XP_MSG">reg_project.v(32)</a><!@TM:1625745927> | Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:33:16:33:20:@W:CG133:@XP_MSG">reg_project.v(33)</a><!@TM:1625745927> | Object flag is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_0_[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_1_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_2_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[3] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_3_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[4] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_4_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[5] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_5_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[6] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_6_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[7] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_7_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit ARR_BIT_8_[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:CL189:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Register bit how[3] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@W:CL260:@XP_MSG">reg_project.v(69)</a><!@TM:1625745927> | Pruning register bit 3 of how[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 08 15:05:27 2021

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1625745927> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:1:7:1:10:@N:NF107:@XP_MSG">reg_project.v(1)</a><!@TM:1625745927> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:1:7:1:10:@N:NF107:@XP_MSG">reg_project.v(1)</a><!@TM:1625745927> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 08 15:05:27 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 08 15:05:27 2021

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1625745928> | Running in 64-bit mode 
File D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:1:7:1:10:@N:NF107:@XP_MSG">reg_project.v(1)</a><!@TM:1625745928> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project.v:1:7:1:10:@N:NF107:@XP_MSG">reg_project.v(1)</a><!@TM:1625745928> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 08 15:05:28 2021

###########################################################]
Pre-mapping Report

# Thu Jul 08 15:05:28 2021

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1625745929> | No constraint file specified. 
Linked File: <a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project_scck.rpt:@XP_FILE">reg_project_scck.rpt</a>
Printing clock  summary report in "D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1625745929> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1625745929> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     26   
top|level2_inferred_clock         619.1 MHz      1.615         inferred     Autoconstr_clkgroup_3     3    
top|level_inferred_clock          605.6 MHz      1.651         inferred     Autoconstr_clkgroup_2     3    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@W:MT529:@XP_MSG">reg_project.v(69)</a><!@TM:1625745929> | Found inferred clock top|CLK which controls 26 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@W:MT529:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:106:0:106:6:@W:MT529:@XP_MSG">reg_project.v(106)</a><!@TM:1625745929> | Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:110:0:110:6:@W:MT529:@XP_MSG">reg_project.v(110)</a><!@TM:1625745929> | Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1625745929> | Writing default property annotation file D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 08 15:05:29 2021

###########################################################]
Map & Optimize Report

# Thu Jul 08 15:05:29 2021

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1625745929> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1625745929> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1625745929> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:69:0:69:6:@N:MO231:@XP_MSG">reg_project.v(69)</a><!@TM:1625745929> | Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift2_ret[1] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift2_ret[2] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift_ret[1] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift_ret[2] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@N:BN362:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@N:BN362:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@N:BN362:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@N:BN362:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@N:BN362:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@N:BN362:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:95:0:95:6:@A:BN291:@XP_MSG">reg_project.v(95)</a><!@TM:1625745929> | Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.21ns		  42 /        38



@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:110:0:110:6:@A:BN291:@XP_MSG">reg_project.v(110)</a><!@TM:1625745929> | Boundary register down[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:106:0:106:6:@A:BN291:@XP_MSG">reg_project.v(106)</a><!@TM:1625745929> | Boundary register up[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v:14:8:14:11:@N:FX1016:@XP_MSG">reg_project.v(14)</a><!@TM:1625745929> | SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1625745929> | Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed 
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1625745929> | Automatically generated clock top|level_inferred_clock is not used and is being removed 
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1625745929> | Automatically generated clock top|level2_inferred_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:CLK_ibuf_gb_io@|E:delay[10]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CLK_ibuf_gb_io      SB_GB_IO               26         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
<a href="@|S:delay_RNI55JF4[10]@|E:down_e[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       delay_RNI55JF4[10]     SB_LUT4                12         down_e[0]           No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1625745929> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1625745929> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1625745929> | Writing EDF file: D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1625745929> | Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Jul 08 15:05:29 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1625745929> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1625745929> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             197.0 MHz     167.5 MHz     5.075         5.971         -0.896     system       system_clkgroup      
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.068  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|CLK</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.srr:srsfD:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.srs:fp:36886:40918:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                          Arrival           
Instance         Reference     Type        Pin     Net             Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
down_e[0]        System        SB_DFFE     Q       down[0]         0.540       -1.068
down[1]          System        SB_DFF      Q       down[1]         0.540       -1.019
up_e[0]          System        SB_DFFE     Q       up[0]           0.540       -0.998
up[1]            System        SB_DFF      Q       up[1]           0.540       -0.935
shift2_ret_1     System        SB_DFF      Q       level2_0        0.540       -0.896
shift_ret_1      System        SB_DFF      Q       level_0         0.540       -0.896
shift2_0[1]      System        SB_DFF      Q       shift2_0[1]     0.540       -0.875
shift_0[1]       System        SB_DFF      Q       shift_0[1]      0.540       -0.875
shift_0[2]       System        SB_DFF      Q       shift_0[2]      0.540       -0.826
shift2_0[2]      System        SB_DFF      Q       shift2_0[2]     0.540       -0.812
=====================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                                  Required           
Instance         Reference     Type        Pin     Net                     Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
how[2]           System        SB_DFF      D       how_1[2]                4.798        -1.068
down[2]          System        SB_DFF      D       down_1                  4.970        -0.896
up[2]            System        SB_DFF      D       up_1                    4.970        -0.896
up[1]            System        SB_DFF      D       up_0                    4.970        -0.847
down[1]          System        SB_DFF      D       down_0                  4.970        -0.762
how[0]           System        SB_DFF      D       how_1_axb0_i            4.798        0.703 
how[1]           System        SB_DFF      D       how_1[1]                4.798        0.703 
down_e[0]        System        SB_DFFE     D       down_e_RNO[0]           4.970        0.924 
shift2_ret_1     System        SB_DFF      D       shift2_0_RNIJLUP[1]     4.970        0.924 
shift_ret_1      System        SB_DFF      D       shift_0_RNIETMJ[1]      4.970        0.924 
==============================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.srr:srsfD:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.srs:fp:65142:65880:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down_e[0]          SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.019

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.400     2.539       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.910       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.309       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.816       -         
================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                2
    Starting point:                          up_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up_e[0]            SB_DFFE     Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.379     2.518       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.889       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.288       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.795       -         
================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.935

    Number of logic level(s):                2
    Starting point:                          up[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[1]              SB_DFF      Q        Out     0.540     0.540       -         
up[1]              Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I3       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.316     2.455       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.826       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.225       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.732       -         
================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.896

    Number of logic level(s):                2
    Starting point:                          shift2_ret_1 / Q
    Ending point:                            down[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift2_ret_1       SB_DFF      Q        Out     0.540     0.540       -         
level2_0           Net         -        -       1.599     -           3         
down_RNO_0[2]      SB_LUT4     I1       In      -         2.139       -         
down_RNO_0[2]      SB_LUT4     O        Out     0.400     2.539       -         
down_RNO_0[2]      Net         -        -       1.371     -           1         
down_RNO[2]        SB_LUT4     I0       In      -         3.910       -         
down_RNO[2]        SB_LUT4     O        Out     0.449     4.359       -         
down_1             Net         -        -       1.507     -           1         
down[2]            SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for top </a>

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          36 uses
SB_DFFE         2 uses
SB_LUT4         42 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   38 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 42 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 08 15:05:29 2021

###########################################################]

</pre></samp></body></html>
