<pre>name: always
description: always check
should_fail: 0
tags: 9.2.2.1
files: <a href="../../../tests/chapter-9/9.2.2.1--always.sv" target="file-frame">tests/chapter-9/9.2.2.1--always.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-9/9.2.2.1--always.sv" target="file-frame">tests/chapter-9/9.2.2.1--always.sv</a>' to AST representation.
Generating RTLIL representation for module `\always_tb'.
Successfully finished Verilog frontend.
</pre>