// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Outline_VITIS_LOOP_62_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        col_sum_bank_load_out,
        col_sum_bank_load_out_ap_vld,
        col_sum_bank_1_load_out,
        col_sum_bank_1_load_out_ap_vld,
        col_sum_bank_2_load_out,
        col_sum_bank_2_load_out_ap_vld,
        col_sum_bank_3_load_out,
        col_sum_bank_3_load_out_ap_vld,
        col_sum_bank_4_load_out,
        col_sum_bank_4_load_out_ap_vld,
        col_sum_bank_5_load_out,
        col_sum_bank_5_load_out_ap_vld,
        col_sum_bank_6_load_out,
        col_sum_bank_6_load_out_ap_vld,
        col_sum_bank_7_load_out,
        col_sum_bank_7_load_out_ap_vld,
        col_sum_bank_8_load_out,
        col_sum_bank_8_load_out_ap_vld,
        col_sum_bank_9_load_out,
        col_sum_bank_9_load_out_ap_vld,
        col_sum_bank_10_load_out,
        col_sum_bank_10_load_out_ap_vld,
        col_sum_bank_11_load_out,
        col_sum_bank_11_load_out_ap_vld,
        col_sum_bank_12_load_out,
        col_sum_bank_12_load_out_ap_vld,
        col_sum_bank_13_load_out,
        col_sum_bank_13_load_out_ap_vld,
        col_sum_bank_14_load_out,
        col_sum_bank_14_load_out_ap_vld,
        col_sum_bank_15_load_out,
        col_sum_bank_15_load_out_ap_vld,
        col_sum_bank_16_load_out,
        col_sum_bank_16_load_out_ap_vld,
        col_sum_bank_17_load_out,
        col_sum_bank_17_load_out_ap_vld,
        col_sum_bank_18_load_out,
        col_sum_bank_18_load_out_ap_vld,
        col_sum_bank_19_load_out,
        col_sum_bank_19_load_out_ap_vld,
        col_sum_bank_20_load_out,
        col_sum_bank_20_load_out_ap_vld,
        col_sum_bank_21_load_out,
        col_sum_bank_21_load_out_ap_vld,
        col_sum_bank_22_load_out,
        col_sum_bank_22_load_out_ap_vld,
        col_sum_bank_23_load_out,
        col_sum_bank_23_load_out_ap_vld,
        col_sum_bank_24_load_out,
        col_sum_bank_24_load_out_ap_vld,
        col_sum_bank_25_load_out,
        col_sum_bank_25_load_out_ap_vld,
        col_sum_bank_26_load_out,
        col_sum_bank_26_load_out_ap_vld,
        col_sum_bank_27_load_out,
        col_sum_bank_27_load_out_ap_vld,
        col_sum_bank_28_load_out,
        col_sum_bank_28_load_out_ap_vld,
        col_sum_bank_29_load_out,
        col_sum_bank_29_load_out_ap_vld,
        col_sum_bank_30_load_out,
        col_sum_bank_30_load_out_ap_vld,
        col_sum_bank_31_load_out,
        col_sum_bank_31_load_out_ap_vld,
        col_sum_bank_32_load_out,
        col_sum_bank_32_load_out_ap_vld,
        col_sum_bank_33_load_out,
        col_sum_bank_33_load_out_ap_vld,
        col_sum_bank_34_load_out,
        col_sum_bank_34_load_out_ap_vld,
        col_sum_bank_35_load_out,
        col_sum_bank_35_load_out_ap_vld,
        col_sum_bank_36_load_out,
        col_sum_bank_36_load_out_ap_vld,
        col_sum_bank_37_load_out,
        col_sum_bank_37_load_out_ap_vld,
        col_sum_bank_38_load_out,
        col_sum_bank_38_load_out_ap_vld,
        col_sum_bank_39_load_out,
        col_sum_bank_39_load_out_ap_vld,
        col_sum_bank_40_load_out,
        col_sum_bank_40_load_out_ap_vld,
        col_sum_bank_41_load_out,
        col_sum_bank_41_load_out_ap_vld,
        col_sum_bank_42_load_out,
        col_sum_bank_42_load_out_ap_vld,
        col_sum_bank_43_load_out,
        col_sum_bank_43_load_out_ap_vld,
        col_sum_bank_44_load_out,
        col_sum_bank_44_load_out_ap_vld,
        col_sum_bank_45_load_out,
        col_sum_bank_45_load_out_ap_vld,
        col_sum_bank_46_load_out,
        col_sum_bank_46_load_out_ap_vld,
        col_sum_bank_47_load_out,
        col_sum_bank_47_load_out_ap_vld,
        col_sum_bank_48_load_out,
        col_sum_bank_48_load_out_ap_vld,
        col_sum_bank_49_load_out,
        col_sum_bank_49_load_out_ap_vld,
        col_sum_bank_50_load_out,
        col_sum_bank_50_load_out_ap_vld,
        col_sum_bank_51_load_out,
        col_sum_bank_51_load_out_ap_vld,
        col_sum_bank_52_load_out,
        col_sum_bank_52_load_out_ap_vld,
        col_sum_bank_53_load_out,
        col_sum_bank_53_load_out_ap_vld,
        col_sum_bank_54_load_out,
        col_sum_bank_54_load_out_ap_vld,
        col_sum_bank_55_load_out,
        col_sum_bank_55_load_out_ap_vld,
        col_sum_bank_56_load_out,
        col_sum_bank_56_load_out_ap_vld,
        col_sum_bank_57_load_out,
        col_sum_bank_57_load_out_ap_vld,
        col_sum_bank_58_load_out,
        col_sum_bank_58_load_out_ap_vld,
        col_sum_bank_59_load_out,
        col_sum_bank_59_load_out_ap_vld,
        col_sum_bank_60_load_out,
        col_sum_bank_60_load_out_ap_vld,
        col_sum_bank_61_load_out,
        col_sum_bank_61_load_out_ap_vld,
        col_sum_bank_62_load_out,
        col_sum_bank_62_load_out_ap_vld,
        col_sum_bank_63_load_out,
        col_sum_bank_63_load_out_ap_vld,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_0_address0;
output   A_0_ce0;
input  [23:0] A_0_q0;
output  [9:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [9:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [9:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [9:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [9:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [9:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [9:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [9:0] A_8_address0;
output   A_8_ce0;
input  [23:0] A_8_q0;
output  [9:0] A_9_address0;
output   A_9_ce0;
input  [23:0] A_9_q0;
output  [9:0] A_10_address0;
output   A_10_ce0;
input  [23:0] A_10_q0;
output  [9:0] A_11_address0;
output   A_11_ce0;
input  [23:0] A_11_q0;
output  [9:0] A_12_address0;
output   A_12_ce0;
input  [23:0] A_12_q0;
output  [9:0] A_13_address0;
output   A_13_ce0;
input  [23:0] A_13_q0;
output  [9:0] A_14_address0;
output   A_14_ce0;
input  [23:0] A_14_q0;
output  [9:0] A_15_address0;
output   A_15_ce0;
input  [23:0] A_15_q0;
output  [23:0] col_sum_bank_load_out;
output   col_sum_bank_load_out_ap_vld;
output  [23:0] col_sum_bank_1_load_out;
output   col_sum_bank_1_load_out_ap_vld;
output  [23:0] col_sum_bank_2_load_out;
output   col_sum_bank_2_load_out_ap_vld;
output  [23:0] col_sum_bank_3_load_out;
output   col_sum_bank_3_load_out_ap_vld;
output  [23:0] col_sum_bank_4_load_out;
output   col_sum_bank_4_load_out_ap_vld;
output  [23:0] col_sum_bank_5_load_out;
output   col_sum_bank_5_load_out_ap_vld;
output  [23:0] col_sum_bank_6_load_out;
output   col_sum_bank_6_load_out_ap_vld;
output  [23:0] col_sum_bank_7_load_out;
output   col_sum_bank_7_load_out_ap_vld;
output  [23:0] col_sum_bank_8_load_out;
output   col_sum_bank_8_load_out_ap_vld;
output  [23:0] col_sum_bank_9_load_out;
output   col_sum_bank_9_load_out_ap_vld;
output  [23:0] col_sum_bank_10_load_out;
output   col_sum_bank_10_load_out_ap_vld;
output  [23:0] col_sum_bank_11_load_out;
output   col_sum_bank_11_load_out_ap_vld;
output  [23:0] col_sum_bank_12_load_out;
output   col_sum_bank_12_load_out_ap_vld;
output  [23:0] col_sum_bank_13_load_out;
output   col_sum_bank_13_load_out_ap_vld;
output  [23:0] col_sum_bank_14_load_out;
output   col_sum_bank_14_load_out_ap_vld;
output  [23:0] col_sum_bank_15_load_out;
output   col_sum_bank_15_load_out_ap_vld;
output  [23:0] col_sum_bank_16_load_out;
output   col_sum_bank_16_load_out_ap_vld;
output  [23:0] col_sum_bank_17_load_out;
output   col_sum_bank_17_load_out_ap_vld;
output  [23:0] col_sum_bank_18_load_out;
output   col_sum_bank_18_load_out_ap_vld;
output  [23:0] col_sum_bank_19_load_out;
output   col_sum_bank_19_load_out_ap_vld;
output  [23:0] col_sum_bank_20_load_out;
output   col_sum_bank_20_load_out_ap_vld;
output  [23:0] col_sum_bank_21_load_out;
output   col_sum_bank_21_load_out_ap_vld;
output  [23:0] col_sum_bank_22_load_out;
output   col_sum_bank_22_load_out_ap_vld;
output  [23:0] col_sum_bank_23_load_out;
output   col_sum_bank_23_load_out_ap_vld;
output  [23:0] col_sum_bank_24_load_out;
output   col_sum_bank_24_load_out_ap_vld;
output  [23:0] col_sum_bank_25_load_out;
output   col_sum_bank_25_load_out_ap_vld;
output  [23:0] col_sum_bank_26_load_out;
output   col_sum_bank_26_load_out_ap_vld;
output  [23:0] col_sum_bank_27_load_out;
output   col_sum_bank_27_load_out_ap_vld;
output  [23:0] col_sum_bank_28_load_out;
output   col_sum_bank_28_load_out_ap_vld;
output  [23:0] col_sum_bank_29_load_out;
output   col_sum_bank_29_load_out_ap_vld;
output  [23:0] col_sum_bank_30_load_out;
output   col_sum_bank_30_load_out_ap_vld;
output  [23:0] col_sum_bank_31_load_out;
output   col_sum_bank_31_load_out_ap_vld;
output  [23:0] col_sum_bank_32_load_out;
output   col_sum_bank_32_load_out_ap_vld;
output  [23:0] col_sum_bank_33_load_out;
output   col_sum_bank_33_load_out_ap_vld;
output  [23:0] col_sum_bank_34_load_out;
output   col_sum_bank_34_load_out_ap_vld;
output  [23:0] col_sum_bank_35_load_out;
output   col_sum_bank_35_load_out_ap_vld;
output  [23:0] col_sum_bank_36_load_out;
output   col_sum_bank_36_load_out_ap_vld;
output  [23:0] col_sum_bank_37_load_out;
output   col_sum_bank_37_load_out_ap_vld;
output  [23:0] col_sum_bank_38_load_out;
output   col_sum_bank_38_load_out_ap_vld;
output  [23:0] col_sum_bank_39_load_out;
output   col_sum_bank_39_load_out_ap_vld;
output  [23:0] col_sum_bank_40_load_out;
output   col_sum_bank_40_load_out_ap_vld;
output  [23:0] col_sum_bank_41_load_out;
output   col_sum_bank_41_load_out_ap_vld;
output  [23:0] col_sum_bank_42_load_out;
output   col_sum_bank_42_load_out_ap_vld;
output  [23:0] col_sum_bank_43_load_out;
output   col_sum_bank_43_load_out_ap_vld;
output  [23:0] col_sum_bank_44_load_out;
output   col_sum_bank_44_load_out_ap_vld;
output  [23:0] col_sum_bank_45_load_out;
output   col_sum_bank_45_load_out_ap_vld;
output  [23:0] col_sum_bank_46_load_out;
output   col_sum_bank_46_load_out_ap_vld;
output  [23:0] col_sum_bank_47_load_out;
output   col_sum_bank_47_load_out_ap_vld;
output  [23:0] col_sum_bank_48_load_out;
output   col_sum_bank_48_load_out_ap_vld;
output  [23:0] col_sum_bank_49_load_out;
output   col_sum_bank_49_load_out_ap_vld;
output  [23:0] col_sum_bank_50_load_out;
output   col_sum_bank_50_load_out_ap_vld;
output  [23:0] col_sum_bank_51_load_out;
output   col_sum_bank_51_load_out_ap_vld;
output  [23:0] col_sum_bank_52_load_out;
output   col_sum_bank_52_load_out_ap_vld;
output  [23:0] col_sum_bank_53_load_out;
output   col_sum_bank_53_load_out_ap_vld;
output  [23:0] col_sum_bank_54_load_out;
output   col_sum_bank_54_load_out_ap_vld;
output  [23:0] col_sum_bank_55_load_out;
output   col_sum_bank_55_load_out_ap_vld;
output  [23:0] col_sum_bank_56_load_out;
output   col_sum_bank_56_load_out_ap_vld;
output  [23:0] col_sum_bank_57_load_out;
output   col_sum_bank_57_load_out_ap_vld;
output  [23:0] col_sum_bank_58_load_out;
output   col_sum_bank_58_load_out_ap_vld;
output  [23:0] col_sum_bank_59_load_out;
output   col_sum_bank_59_load_out_ap_vld;
output  [23:0] col_sum_bank_60_load_out;
output   col_sum_bank_60_load_out_ap_vld;
output  [23:0] col_sum_bank_61_load_out;
output   col_sum_bank_61_load_out_ap_vld;
output  [23:0] col_sum_bank_62_load_out;
output   col_sum_bank_62_load_out_ap_vld;
output  [23:0] col_sum_bank_63_load_out;
output   col_sum_bank_63_load_out_ap_vld;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] A_0_address0;
reg A_0_ce0;
reg[9:0] A_1_address0;
reg A_1_ce0;
reg[9:0] A_2_address0;
reg A_2_ce0;
reg[9:0] A_3_address0;
reg A_3_ce0;
reg[9:0] A_4_address0;
reg A_4_ce0;
reg[9:0] A_5_address0;
reg A_5_ce0;
reg[9:0] A_6_address0;
reg A_6_ce0;
reg[9:0] A_7_address0;
reg A_7_ce0;
reg[9:0] A_8_address0;
reg A_8_ce0;
reg[9:0] A_9_address0;
reg A_9_ce0;
reg[9:0] A_10_address0;
reg A_10_ce0;
reg[9:0] A_11_address0;
reg A_11_ce0;
reg[9:0] A_12_address0;
reg A_12_ce0;
reg[9:0] A_13_address0;
reg A_13_ce0;
reg[9:0] A_14_address0;
reg A_14_ce0;
reg[9:0] A_15_address0;
reg A_15_ce0;
reg col_sum_bank_load_out_ap_vld;
reg col_sum_bank_1_load_out_ap_vld;
reg col_sum_bank_2_load_out_ap_vld;
reg col_sum_bank_3_load_out_ap_vld;
reg col_sum_bank_4_load_out_ap_vld;
reg col_sum_bank_5_load_out_ap_vld;
reg col_sum_bank_6_load_out_ap_vld;
reg col_sum_bank_7_load_out_ap_vld;
reg col_sum_bank_8_load_out_ap_vld;
reg col_sum_bank_9_load_out_ap_vld;
reg col_sum_bank_10_load_out_ap_vld;
reg col_sum_bank_11_load_out_ap_vld;
reg col_sum_bank_12_load_out_ap_vld;
reg col_sum_bank_13_load_out_ap_vld;
reg col_sum_bank_14_load_out_ap_vld;
reg col_sum_bank_15_load_out_ap_vld;
reg col_sum_bank_16_load_out_ap_vld;
reg col_sum_bank_17_load_out_ap_vld;
reg col_sum_bank_18_load_out_ap_vld;
reg col_sum_bank_19_load_out_ap_vld;
reg col_sum_bank_20_load_out_ap_vld;
reg col_sum_bank_21_load_out_ap_vld;
reg col_sum_bank_22_load_out_ap_vld;
reg col_sum_bank_23_load_out_ap_vld;
reg col_sum_bank_24_load_out_ap_vld;
reg col_sum_bank_25_load_out_ap_vld;
reg col_sum_bank_26_load_out_ap_vld;
reg col_sum_bank_27_load_out_ap_vld;
reg col_sum_bank_28_load_out_ap_vld;
reg col_sum_bank_29_load_out_ap_vld;
reg col_sum_bank_30_load_out_ap_vld;
reg col_sum_bank_31_load_out_ap_vld;
reg col_sum_bank_32_load_out_ap_vld;
reg col_sum_bank_33_load_out_ap_vld;
reg col_sum_bank_34_load_out_ap_vld;
reg col_sum_bank_35_load_out_ap_vld;
reg col_sum_bank_36_load_out_ap_vld;
reg col_sum_bank_37_load_out_ap_vld;
reg col_sum_bank_38_load_out_ap_vld;
reg col_sum_bank_39_load_out_ap_vld;
reg col_sum_bank_40_load_out_ap_vld;
reg col_sum_bank_41_load_out_ap_vld;
reg col_sum_bank_42_load_out_ap_vld;
reg col_sum_bank_43_load_out_ap_vld;
reg col_sum_bank_44_load_out_ap_vld;
reg col_sum_bank_45_load_out_ap_vld;
reg col_sum_bank_46_load_out_ap_vld;
reg col_sum_bank_47_load_out_ap_vld;
reg col_sum_bank_48_load_out_ap_vld;
reg col_sum_bank_49_load_out_ap_vld;
reg col_sum_bank_50_load_out_ap_vld;
reg col_sum_bank_51_load_out_ap_vld;
reg col_sum_bank_52_load_out_ap_vld;
reg col_sum_bank_53_load_out_ap_vld;
reg col_sum_bank_54_load_out_ap_vld;
reg col_sum_bank_55_load_out_ap_vld;
reg col_sum_bank_56_load_out_ap_vld;
reg col_sum_bank_57_load_out_ap_vld;
reg col_sum_bank_58_load_out_ap_vld;
reg col_sum_bank_59_load_out_ap_vld;
reg col_sum_bank_60_load_out_ap_vld;
reg col_sum_bank_61_load_out_ap_vld;
reg col_sum_bank_62_load_out_ap_vld;
reg col_sum_bank_63_load_out_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] trunc_ln62_fu_1470_p1;
reg   [7:0] trunc_ln62_reg_2276;
wire    ap_CS_fsm_state2;
wire   [9:0] tmp_s_fu_1736_p3;
reg   [9:0] tmp_s_reg_2282;
wire    ap_CS_fsm_state4;
wire   [23:0] denom_1_fu_1803_p3;
reg   [23:0] denom_1_reg_2287;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_ready;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_0_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_0_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_1_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_2_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_3_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_4_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_5_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_6_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_7_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_8_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_8_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_9_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_9_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_10_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_10_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_11_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_11_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_12_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_12_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_13_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_13_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_14_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_14_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_15_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_15_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_p_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_p_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_60_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_60_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_61_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_61_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_62_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_62_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_63_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_63_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_56_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_56_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_57_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_57_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_58_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_58_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_59_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_59_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_52_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_52_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_53_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_53_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_54_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_54_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_55_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_55_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_48_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_48_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_49_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_49_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_50_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_50_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_51_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_51_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_44_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_44_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_45_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_45_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_46_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_46_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_47_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_47_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_40_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_40_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_41_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_41_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_42_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_42_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_43_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_43_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_36_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_36_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_37_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_37_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_38_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_38_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_39_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_39_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_32_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_32_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_33_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_33_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_34_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_34_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_35_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_35_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_28_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_28_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_29_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_29_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_30_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_30_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_31_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_31_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_24_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_24_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_25_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_25_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_26_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_26_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_27_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_27_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_20_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_20_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_21_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_21_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_22_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_22_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_23_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_23_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_16_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_16_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_17_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_17_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_18_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_18_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_19_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_19_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_12_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_12_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_13_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_13_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_14_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_14_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_15_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_15_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_8_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_8_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_9_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_9_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_10_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_10_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_11_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_11_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_4_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_4_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_5_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_5_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_6_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_6_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_7_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_7_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_o_ap_vld;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_0_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_0_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_1_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_2_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_3_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_4_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_5_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_6_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_7_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_8_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_8_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_9_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_9_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_10_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_10_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_11_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_11_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_12_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_12_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_13_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_13_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_14_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_14_ce0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_15_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_15_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_3_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_3_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_2_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_2_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_1_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_1_o_ap_vld;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0;
wire   [9:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start_reg;
wire   [0:0] icmp_ln62_fu_1458_p2;
wire    ap_CS_fsm_state3;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start_reg;
reg   [23:0] col_sum_bank_60_fu_266;
wire    ap_CS_fsm_state5;
reg   [23:0] col_sum_bank_61_fu_262;
reg   [23:0] col_sum_bank_62_fu_258;
reg   [23:0] col_sum_bank_63_fu_254;
reg   [23:0] col_sum_bank_56_fu_282;
reg   [23:0] col_sum_bank_57_fu_278;
reg   [23:0] col_sum_bank_58_fu_274;
reg   [23:0] col_sum_bank_59_fu_270;
reg   [23:0] col_sum_bank_52_fu_298;
reg   [23:0] col_sum_bank_53_fu_294;
reg   [23:0] col_sum_bank_54_fu_290;
reg   [23:0] col_sum_bank_55_fu_286;
reg   [23:0] col_sum_bank_48_fu_314;
reg   [23:0] col_sum_bank_49_fu_310;
reg   [23:0] col_sum_bank_50_fu_306;
reg   [23:0] col_sum_bank_51_fu_302;
reg   [23:0] col_sum_bank_44_fu_330;
reg   [23:0] col_sum_bank_45_fu_326;
reg   [23:0] col_sum_bank_46_fu_322;
reg   [23:0] col_sum_bank_47_fu_318;
reg   [23:0] col_sum_bank_40_fu_346;
reg   [23:0] col_sum_bank_41_fu_342;
reg   [23:0] col_sum_bank_42_fu_338;
reg   [23:0] col_sum_bank_43_fu_334;
reg   [23:0] col_sum_bank_36_fu_362;
reg   [23:0] col_sum_bank_37_fu_358;
reg   [23:0] col_sum_bank_38_fu_354;
reg   [23:0] col_sum_bank_39_fu_350;
reg   [23:0] col_sum_bank_32_fu_378;
reg   [23:0] col_sum_bank_33_fu_374;
reg   [23:0] col_sum_bank_34_fu_370;
reg   [23:0] col_sum_bank_35_fu_366;
reg   [23:0] col_sum_bank_28_fu_394;
reg   [23:0] col_sum_bank_29_fu_390;
reg   [23:0] col_sum_bank_30_fu_386;
reg   [23:0] col_sum_bank_31_fu_382;
reg   [23:0] col_sum_bank_24_fu_410;
reg   [23:0] col_sum_bank_25_fu_406;
reg   [23:0] col_sum_bank_26_fu_402;
reg   [23:0] col_sum_bank_27_fu_398;
reg   [23:0] col_sum_bank_20_fu_426;
reg   [23:0] col_sum_bank_21_fu_422;
reg   [23:0] col_sum_bank_22_fu_418;
reg   [23:0] col_sum_bank_23_fu_414;
reg   [23:0] col_sum_bank_16_fu_442;
reg   [23:0] col_sum_bank_17_fu_438;
reg   [23:0] col_sum_bank_18_fu_434;
reg   [23:0] col_sum_bank_19_fu_430;
reg   [23:0] col_sum_bank_12_fu_458;
reg   [23:0] col_sum_bank_13_fu_454;
reg   [23:0] col_sum_bank_14_fu_450;
reg   [23:0] col_sum_bank_15_fu_446;
reg   [23:0] col_sum_bank_8_fu_474;
reg   [23:0] col_sum_bank_9_fu_470;
reg   [23:0] col_sum_bank_10_fu_466;
reg   [23:0] col_sum_bank_11_fu_462;
reg   [23:0] col_sum_bank_4_fu_490;
reg   [23:0] col_sum_bank_5_fu_486;
reg   [23:0] col_sum_bank_6_fu_482;
reg   [23:0] col_sum_bank_7_fu_478;
reg   [23:0] col_sum_bank_fu_506;
reg   [23:0] col_sum_bank_3_fu_494;
reg   [23:0] col_sum_bank_2_fu_498;
reg   [23:0] col_sum_bank_1_fu_502;
reg   [8:0] i_fu_246;
wire   [8:0] add_ln62_fu_1464_p2;
wire  signed [24:0] sext_ln71_fu_1747_p1;
wire   [24:0] add_ln71_fu_1751_p2;
wire   [0:0] tmp_fu_1757_p3;
wire   [0:0] tmp_249_fu_1769_p3;
wire   [0:0] xor_ln71_fu_1777_p2;
wire   [0:0] and_ln71_fu_1783_p2;
wire   [0:0] xor_ln71_1_fu_1789_p2;
wire   [23:0] select_ln71_fu_1795_p3;
wire   [23:0] denom_fu_1765_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start_reg = 1'b0;
#0 col_sum_bank_60_fu_266 = 24'd0;
#0 col_sum_bank_61_fu_262 = 24'd0;
#0 col_sum_bank_62_fu_258 = 24'd0;
#0 col_sum_bank_63_fu_254 = 24'd0;
#0 col_sum_bank_56_fu_282 = 24'd0;
#0 col_sum_bank_57_fu_278 = 24'd0;
#0 col_sum_bank_58_fu_274 = 24'd0;
#0 col_sum_bank_59_fu_270 = 24'd0;
#0 col_sum_bank_52_fu_298 = 24'd0;
#0 col_sum_bank_53_fu_294 = 24'd0;
#0 col_sum_bank_54_fu_290 = 24'd0;
#0 col_sum_bank_55_fu_286 = 24'd0;
#0 col_sum_bank_48_fu_314 = 24'd0;
#0 col_sum_bank_49_fu_310 = 24'd0;
#0 col_sum_bank_50_fu_306 = 24'd0;
#0 col_sum_bank_51_fu_302 = 24'd0;
#0 col_sum_bank_44_fu_330 = 24'd0;
#0 col_sum_bank_45_fu_326 = 24'd0;
#0 col_sum_bank_46_fu_322 = 24'd0;
#0 col_sum_bank_47_fu_318 = 24'd0;
#0 col_sum_bank_40_fu_346 = 24'd0;
#0 col_sum_bank_41_fu_342 = 24'd0;
#0 col_sum_bank_42_fu_338 = 24'd0;
#0 col_sum_bank_43_fu_334 = 24'd0;
#0 col_sum_bank_36_fu_362 = 24'd0;
#0 col_sum_bank_37_fu_358 = 24'd0;
#0 col_sum_bank_38_fu_354 = 24'd0;
#0 col_sum_bank_39_fu_350 = 24'd0;
#0 col_sum_bank_32_fu_378 = 24'd0;
#0 col_sum_bank_33_fu_374 = 24'd0;
#0 col_sum_bank_34_fu_370 = 24'd0;
#0 col_sum_bank_35_fu_366 = 24'd0;
#0 col_sum_bank_28_fu_394 = 24'd0;
#0 col_sum_bank_29_fu_390 = 24'd0;
#0 col_sum_bank_30_fu_386 = 24'd0;
#0 col_sum_bank_31_fu_382 = 24'd0;
#0 col_sum_bank_24_fu_410 = 24'd0;
#0 col_sum_bank_25_fu_406 = 24'd0;
#0 col_sum_bank_26_fu_402 = 24'd0;
#0 col_sum_bank_27_fu_398 = 24'd0;
#0 col_sum_bank_20_fu_426 = 24'd0;
#0 col_sum_bank_21_fu_422 = 24'd0;
#0 col_sum_bank_22_fu_418 = 24'd0;
#0 col_sum_bank_23_fu_414 = 24'd0;
#0 col_sum_bank_16_fu_442 = 24'd0;
#0 col_sum_bank_17_fu_438 = 24'd0;
#0 col_sum_bank_18_fu_434 = 24'd0;
#0 col_sum_bank_19_fu_430 = 24'd0;
#0 col_sum_bank_12_fu_458 = 24'd0;
#0 col_sum_bank_13_fu_454 = 24'd0;
#0 col_sum_bank_14_fu_450 = 24'd0;
#0 col_sum_bank_15_fu_446 = 24'd0;
#0 col_sum_bank_8_fu_474 = 24'd0;
#0 col_sum_bank_9_fu_470 = 24'd0;
#0 col_sum_bank_10_fu_466 = 24'd0;
#0 col_sum_bank_11_fu_462 = 24'd0;
#0 col_sum_bank_4_fu_490 = 24'd0;
#0 col_sum_bank_5_fu_486 = 24'd0;
#0 col_sum_bank_6_fu_482 = 24'd0;
#0 col_sum_bank_7_fu_478 = 24'd0;
#0 col_sum_bank_fu_506 = 24'd0;
#0 col_sum_bank_3_fu_494 = 24'd0;
#0 col_sum_bank_2_fu_498 = 24'd0;
#0 col_sum_bank_1_fu_502 = 24'd0;
#0 i_fu_246 = 9'd0;
end

top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_4 grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_ready),
    .i(trunc_ln62_reg_2276),
    .A_0_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_0_address0),
    .A_0_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_0_ce0),
    .A_0_q0(A_0_q0),
    .A_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_1_address0),
    .A_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_1_ce0),
    .A_1_q0(A_1_q0),
    .A_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_2_address0),
    .A_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_2_ce0),
    .A_2_q0(A_2_q0),
    .A_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_3_address0),
    .A_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_3_ce0),
    .A_3_q0(A_3_q0),
    .A_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_4_address0),
    .A_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_4_ce0),
    .A_4_q0(A_4_q0),
    .A_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_5_address0),
    .A_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_5_ce0),
    .A_5_q0(A_5_q0),
    .A_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_6_address0),
    .A_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_6_ce0),
    .A_6_q0(A_6_q0),
    .A_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_7_address0),
    .A_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_7_ce0),
    .A_7_q0(A_7_q0),
    .A_8_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_8_address0),
    .A_8_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_8_ce0),
    .A_8_q0(A_8_q0),
    .A_9_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_9_address0),
    .A_9_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_9_ce0),
    .A_9_q0(A_9_q0),
    .A_10_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_10_address0),
    .A_10_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_10_ce0),
    .A_10_q0(A_10_q0),
    .A_11_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_11_address0),
    .A_11_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_11_ce0),
    .A_11_q0(A_11_q0),
    .A_12_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_12_address0),
    .A_12_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_12_ce0),
    .A_12_q0(A_12_q0),
    .A_13_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_13_address0),
    .A_13_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_13_ce0),
    .A_13_q0(A_13_q0),
    .A_14_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_14_address0),
    .A_14_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_14_ce0),
    .A_14_q0(A_14_q0),
    .A_15_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_15_address0),
    .A_15_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_15_ce0),
    .A_15_q0(A_15_q0),
    .p_out(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_p_out),
    .p_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_p_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5 grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_ready),
    .col_sum_bank_60_i(col_sum_bank_60_fu_266),
    .col_sum_bank_60_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_60_o),
    .col_sum_bank_60_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_60_o_ap_vld),
    .conv_i349(denom_1_reg_2287),
    .col_sum_bank_61_i(col_sum_bank_61_fu_262),
    .col_sum_bank_61_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_61_o),
    .col_sum_bank_61_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_61_o_ap_vld),
    .col_sum_bank_62_i(col_sum_bank_62_fu_258),
    .col_sum_bank_62_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_62_o),
    .col_sum_bank_62_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_62_o_ap_vld),
    .col_sum_bank_63_i(col_sum_bank_63_fu_254),
    .col_sum_bank_63_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_63_o),
    .col_sum_bank_63_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_63_o_ap_vld),
    .col_sum_bank_56_i(col_sum_bank_56_fu_282),
    .col_sum_bank_56_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_56_o),
    .col_sum_bank_56_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_56_o_ap_vld),
    .col_sum_bank_57_i(col_sum_bank_57_fu_278),
    .col_sum_bank_57_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_57_o),
    .col_sum_bank_57_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_57_o_ap_vld),
    .col_sum_bank_58_i(col_sum_bank_58_fu_274),
    .col_sum_bank_58_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_58_o),
    .col_sum_bank_58_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_58_o_ap_vld),
    .col_sum_bank_59_i(col_sum_bank_59_fu_270),
    .col_sum_bank_59_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_59_o),
    .col_sum_bank_59_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_59_o_ap_vld),
    .col_sum_bank_52_i(col_sum_bank_52_fu_298),
    .col_sum_bank_52_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_52_o),
    .col_sum_bank_52_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_52_o_ap_vld),
    .col_sum_bank_53_i(col_sum_bank_53_fu_294),
    .col_sum_bank_53_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_53_o),
    .col_sum_bank_53_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_53_o_ap_vld),
    .col_sum_bank_54_i(col_sum_bank_54_fu_290),
    .col_sum_bank_54_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_54_o),
    .col_sum_bank_54_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_54_o_ap_vld),
    .col_sum_bank_55_i(col_sum_bank_55_fu_286),
    .col_sum_bank_55_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_55_o),
    .col_sum_bank_55_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_55_o_ap_vld),
    .col_sum_bank_48_i(col_sum_bank_48_fu_314),
    .col_sum_bank_48_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_48_o),
    .col_sum_bank_48_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_48_o_ap_vld),
    .col_sum_bank_49_i(col_sum_bank_49_fu_310),
    .col_sum_bank_49_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_49_o),
    .col_sum_bank_49_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_49_o_ap_vld),
    .col_sum_bank_50_i(col_sum_bank_50_fu_306),
    .col_sum_bank_50_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_50_o),
    .col_sum_bank_50_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_50_o_ap_vld),
    .col_sum_bank_51_i(col_sum_bank_51_fu_302),
    .col_sum_bank_51_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_51_o),
    .col_sum_bank_51_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_51_o_ap_vld),
    .col_sum_bank_44_i(col_sum_bank_44_fu_330),
    .col_sum_bank_44_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_44_o),
    .col_sum_bank_44_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_44_o_ap_vld),
    .col_sum_bank_45_i(col_sum_bank_45_fu_326),
    .col_sum_bank_45_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_45_o),
    .col_sum_bank_45_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_45_o_ap_vld),
    .col_sum_bank_46_i(col_sum_bank_46_fu_322),
    .col_sum_bank_46_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_46_o),
    .col_sum_bank_46_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_46_o_ap_vld),
    .col_sum_bank_47_i(col_sum_bank_47_fu_318),
    .col_sum_bank_47_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_47_o),
    .col_sum_bank_47_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_47_o_ap_vld),
    .col_sum_bank_40_i(col_sum_bank_40_fu_346),
    .col_sum_bank_40_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_40_o),
    .col_sum_bank_40_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_40_o_ap_vld),
    .col_sum_bank_41_i(col_sum_bank_41_fu_342),
    .col_sum_bank_41_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_41_o),
    .col_sum_bank_41_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_41_o_ap_vld),
    .col_sum_bank_42_i(col_sum_bank_42_fu_338),
    .col_sum_bank_42_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_42_o),
    .col_sum_bank_42_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_42_o_ap_vld),
    .col_sum_bank_43_i(col_sum_bank_43_fu_334),
    .col_sum_bank_43_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_43_o),
    .col_sum_bank_43_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_43_o_ap_vld),
    .col_sum_bank_36_i(col_sum_bank_36_fu_362),
    .col_sum_bank_36_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_36_o),
    .col_sum_bank_36_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_36_o_ap_vld),
    .col_sum_bank_37_i(col_sum_bank_37_fu_358),
    .col_sum_bank_37_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_37_o),
    .col_sum_bank_37_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_37_o_ap_vld),
    .col_sum_bank_38_i(col_sum_bank_38_fu_354),
    .col_sum_bank_38_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_38_o),
    .col_sum_bank_38_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_38_o_ap_vld),
    .col_sum_bank_39_i(col_sum_bank_39_fu_350),
    .col_sum_bank_39_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_39_o),
    .col_sum_bank_39_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_39_o_ap_vld),
    .col_sum_bank_32_i(col_sum_bank_32_fu_378),
    .col_sum_bank_32_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_32_o),
    .col_sum_bank_32_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_32_o_ap_vld),
    .col_sum_bank_33_i(col_sum_bank_33_fu_374),
    .col_sum_bank_33_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_33_o),
    .col_sum_bank_33_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_33_o_ap_vld),
    .col_sum_bank_34_i(col_sum_bank_34_fu_370),
    .col_sum_bank_34_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_34_o),
    .col_sum_bank_34_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_34_o_ap_vld),
    .col_sum_bank_35_i(col_sum_bank_35_fu_366),
    .col_sum_bank_35_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_35_o),
    .col_sum_bank_35_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_35_o_ap_vld),
    .col_sum_bank_28_i(col_sum_bank_28_fu_394),
    .col_sum_bank_28_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_28_o),
    .col_sum_bank_28_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_28_o_ap_vld),
    .col_sum_bank_29_i(col_sum_bank_29_fu_390),
    .col_sum_bank_29_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_29_o),
    .col_sum_bank_29_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_29_o_ap_vld),
    .col_sum_bank_30_i(col_sum_bank_30_fu_386),
    .col_sum_bank_30_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_30_o),
    .col_sum_bank_30_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_30_o_ap_vld),
    .col_sum_bank_31_i(col_sum_bank_31_fu_382),
    .col_sum_bank_31_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_31_o),
    .col_sum_bank_31_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_31_o_ap_vld),
    .col_sum_bank_24_i(col_sum_bank_24_fu_410),
    .col_sum_bank_24_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_24_o),
    .col_sum_bank_24_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_24_o_ap_vld),
    .col_sum_bank_25_i(col_sum_bank_25_fu_406),
    .col_sum_bank_25_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_25_o),
    .col_sum_bank_25_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_25_o_ap_vld),
    .col_sum_bank_26_i(col_sum_bank_26_fu_402),
    .col_sum_bank_26_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_26_o),
    .col_sum_bank_26_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_26_o_ap_vld),
    .col_sum_bank_27_i(col_sum_bank_27_fu_398),
    .col_sum_bank_27_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_27_o),
    .col_sum_bank_27_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_27_o_ap_vld),
    .col_sum_bank_20_i(col_sum_bank_20_fu_426),
    .col_sum_bank_20_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_20_o),
    .col_sum_bank_20_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_20_o_ap_vld),
    .col_sum_bank_21_i(col_sum_bank_21_fu_422),
    .col_sum_bank_21_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_21_o),
    .col_sum_bank_21_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_21_o_ap_vld),
    .col_sum_bank_22_i(col_sum_bank_22_fu_418),
    .col_sum_bank_22_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_22_o),
    .col_sum_bank_22_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_22_o_ap_vld),
    .col_sum_bank_23_i(col_sum_bank_23_fu_414),
    .col_sum_bank_23_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_23_o),
    .col_sum_bank_23_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_23_o_ap_vld),
    .col_sum_bank_16_i(col_sum_bank_16_fu_442),
    .col_sum_bank_16_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_16_o),
    .col_sum_bank_16_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_16_o_ap_vld),
    .col_sum_bank_17_i(col_sum_bank_17_fu_438),
    .col_sum_bank_17_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_17_o),
    .col_sum_bank_17_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_17_o_ap_vld),
    .col_sum_bank_18_i(col_sum_bank_18_fu_434),
    .col_sum_bank_18_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_18_o),
    .col_sum_bank_18_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_18_o_ap_vld),
    .col_sum_bank_19_i(col_sum_bank_19_fu_430),
    .col_sum_bank_19_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_19_o),
    .col_sum_bank_19_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_19_o_ap_vld),
    .col_sum_bank_12_i(col_sum_bank_12_fu_458),
    .col_sum_bank_12_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_12_o),
    .col_sum_bank_12_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_12_o_ap_vld),
    .col_sum_bank_13_i(col_sum_bank_13_fu_454),
    .col_sum_bank_13_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_13_o),
    .col_sum_bank_13_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_13_o_ap_vld),
    .col_sum_bank_14_i(col_sum_bank_14_fu_450),
    .col_sum_bank_14_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_14_o),
    .col_sum_bank_14_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_14_o_ap_vld),
    .col_sum_bank_15_i(col_sum_bank_15_fu_446),
    .col_sum_bank_15_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_15_o),
    .col_sum_bank_15_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_15_o_ap_vld),
    .col_sum_bank_8_i(col_sum_bank_8_fu_474),
    .col_sum_bank_8_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_8_o),
    .col_sum_bank_8_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_8_o_ap_vld),
    .col_sum_bank_9_i(col_sum_bank_9_fu_470),
    .col_sum_bank_9_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_9_o),
    .col_sum_bank_9_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_9_o_ap_vld),
    .col_sum_bank_10_i(col_sum_bank_10_fu_466),
    .col_sum_bank_10_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_10_o),
    .col_sum_bank_10_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_10_o_ap_vld),
    .col_sum_bank_11_i(col_sum_bank_11_fu_462),
    .col_sum_bank_11_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_11_o),
    .col_sum_bank_11_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_11_o_ap_vld),
    .col_sum_bank_4_i(col_sum_bank_4_fu_490),
    .col_sum_bank_4_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_4_o),
    .col_sum_bank_4_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_4_o_ap_vld),
    .col_sum_bank_5_i(col_sum_bank_5_fu_486),
    .col_sum_bank_5_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_5_o),
    .col_sum_bank_5_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_5_o_ap_vld),
    .col_sum_bank_6_i(col_sum_bank_6_fu_482),
    .col_sum_bank_6_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_6_o),
    .col_sum_bank_6_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_6_o_ap_vld),
    .col_sum_bank_7_i(col_sum_bank_7_fu_478),
    .col_sum_bank_7_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_7_o),
    .col_sum_bank_7_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_7_o_ap_vld),
    .col_sum_bank_i(col_sum_bank_fu_506),
    .col_sum_bank_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_o),
    .col_sum_bank_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_o_ap_vld),
    .zext_ln80(tmp_s_reg_2282),
    .A_0_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_0_address0),
    .A_0_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_0_ce0),
    .A_0_q0(A_0_q0),
    .A_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_1_address0),
    .A_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_1_ce0),
    .A_1_q0(A_1_q0),
    .A_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_2_address0),
    .A_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_2_ce0),
    .A_2_q0(A_2_q0),
    .A_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_3_address0),
    .A_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_3_ce0),
    .A_3_q0(A_3_q0),
    .A_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_4_address0),
    .A_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_4_ce0),
    .A_4_q0(A_4_q0),
    .A_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_5_address0),
    .A_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_5_ce0),
    .A_5_q0(A_5_q0),
    .A_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_6_address0),
    .A_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_6_ce0),
    .A_6_q0(A_6_q0),
    .A_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_7_address0),
    .A_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_7_ce0),
    .A_7_q0(A_7_q0),
    .A_8_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_8_address0),
    .A_8_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_8_ce0),
    .A_8_q0(A_8_q0),
    .A_9_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_9_address0),
    .A_9_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_9_ce0),
    .A_9_q0(A_9_q0),
    .A_10_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_10_address0),
    .A_10_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_10_ce0),
    .A_10_q0(A_10_q0),
    .A_11_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_11_address0),
    .A_11_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_11_ce0),
    .A_11_q0(A_11_q0),
    .A_12_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_12_address0),
    .A_12_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_12_ce0),
    .A_12_q0(A_12_q0),
    .A_13_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_13_address0),
    .A_13_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_13_ce0),
    .A_13_q0(A_13_q0),
    .A_14_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_14_address0),
    .A_14_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_14_ce0),
    .A_14_q0(A_14_q0),
    .A_15_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_15_address0),
    .A_15_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_15_ce0),
    .A_15_q0(A_15_q0),
    .col_sum_bank_3_i(col_sum_bank_3_fu_494),
    .col_sum_bank_3_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_3_o),
    .col_sum_bank_3_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_3_o_ap_vld),
    .col_sum_bank_2_i(col_sum_bank_2_fu_498),
    .col_sum_bank_2_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_2_o),
    .col_sum_bank_2_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_2_o_ap_vld),
    .col_sum_bank_1_i(col_sum_bank_1_fu_502),
    .col_sum_bank_1_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_1_o),
    .col_sum_bank_1_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_1_o_ap_vld),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln62_fu_1458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_10_fu_466 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_10_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_10_fu_466 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_10_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_11_fu_462 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_11_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_11_fu_462 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_11_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_12_fu_458 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_12_fu_458 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_13_fu_454 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_13_fu_454 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_14_fu_450 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_14_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_14_fu_450 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_14_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_15_fu_446 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_15_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_15_fu_446 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_15_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_16_fu_442 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_16_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_16_fu_442 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_16_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_17_fu_438 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_17_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_17_fu_438 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_17_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_18_fu_434 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_18_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_18_fu_434 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_18_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_19_fu_430 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_19_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_19_fu_430 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_19_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_1_fu_502 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_1_fu_502 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_20_fu_426 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_20_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_20_fu_426 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_20_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_21_fu_422 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_21_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_21_fu_422 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_21_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_22_fu_418 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_22_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_22_fu_418 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_22_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_23_fu_414 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_23_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_23_fu_414 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_23_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_24_fu_410 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_24_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_24_fu_410 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_24_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_25_fu_406 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_25_fu_406 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_25_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_26_fu_402 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_26_fu_402 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_26_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_27_fu_398 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_27_fu_398 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_27_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_28_fu_394 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_28_fu_394 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_28_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_29_fu_390 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_29_fu_390 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_29_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_2_fu_498 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_2_fu_498 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_30_fu_386 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_30_fu_386 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_30_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_31_fu_382 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_31_fu_382 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_31_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_32_fu_378 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_32_fu_378 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_32_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_33_fu_374 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_33_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_33_fu_374 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_33_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_34_fu_370 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_34_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_34_fu_370 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_34_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_35_fu_366 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_35_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_35_fu_366 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_35_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_36_fu_362 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_36_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_36_fu_362 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_36_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_37_fu_358 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_37_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_37_fu_358 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_37_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_38_fu_354 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_38_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_38_fu_354 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_38_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_39_fu_350 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_39_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_39_fu_350 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_39_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_3_fu_494 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_3_fu_494 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_40_fu_346 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_40_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_40_fu_346 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_40_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_41_fu_342 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_41_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_41_fu_342 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_41_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_42_fu_338 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_42_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_42_fu_338 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_42_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_43_fu_334 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_43_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_43_fu_334 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_43_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_44_fu_330 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_44_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_44_fu_330 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_44_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_45_fu_326 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_45_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_45_fu_326 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_45_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_46_fu_322 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_46_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_46_fu_322 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_46_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_47_fu_318 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_47_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_47_fu_318 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_47_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_48_fu_314 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_48_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_48_fu_314 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_48_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_49_fu_310 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_49_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_49_fu_310 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_49_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_4_fu_490 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_4_fu_490 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_50_fu_306 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_50_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_50_fu_306 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_50_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_51_fu_302 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_51_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_51_fu_302 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_51_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_52_fu_298 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_52_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_52_fu_298 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_52_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_53_fu_294 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_53_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_53_fu_294 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_53_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_54_fu_290 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_54_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_54_fu_290 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_54_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_55_fu_286 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_55_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_55_fu_286 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_55_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_56_fu_282 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_56_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_56_fu_282 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_56_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_57_fu_278 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_57_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_57_fu_278 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_57_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_58_fu_274 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_58_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_58_fu_274 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_58_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_59_fu_270 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_59_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_59_fu_270 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_59_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_5_fu_486 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_5_fu_486 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_60_fu_266 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_60_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_60_fu_266 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_60_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_61_fu_262 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_61_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_61_fu_262 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_61_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_62_fu_258 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_62_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_62_fu_258 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_62_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_63_fu_254 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_63_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_63_fu_254 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_63_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_6_fu_482 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_6_fu_482 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_7_fu_478 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_7_fu_478 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_8_fu_474 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_8_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_8_fu_474 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_9_fu_470 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_9_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_9_fu_470 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_9_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_fu_506 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_fu_506 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_col_sum_bank_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_246 <= 9'd0;
    end else if (((icmp_ln62_fu_1458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_246 <= add_ln62_fu_1464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        denom_1_reg_2287 <= denom_1_fu_1803_p3;
        tmp_s_reg_2282[9 : 2] <= tmp_s_fu_1736_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln62_reg_2276 <= trunc_ln62_fu_1470_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_0_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_0_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_0_address0;
    end else begin
        A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_0_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_0_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_0_ce0;
    end else begin
        A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_10_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_10_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_10_address0;
    end else begin
        A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_10_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_10_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_10_ce0;
    end else begin
        A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_11_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_11_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_11_address0;
    end else begin
        A_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_11_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_11_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_11_ce0;
    end else begin
        A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_12_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_12_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_12_address0;
    end else begin
        A_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_12_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_12_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_12_ce0;
    end else begin
        A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_13_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_13_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_13_address0;
    end else begin
        A_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_13_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_13_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_13_ce0;
    end else begin
        A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_14_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_14_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_14_address0;
    end else begin
        A_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_14_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_14_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_14_ce0;
    end else begin
        A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_15_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_15_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_15_address0;
    end else begin
        A_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_15_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_15_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_15_ce0;
    end else begin
        A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_1_address0;
    end else begin
        A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_1_ce0;
    end else begin
        A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_2_address0;
    end else begin
        A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_2_ce0;
    end else begin
        A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_3_address0;
    end else begin
        A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_3_ce0;
    end else begin
        A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_4_address0;
    end else begin
        A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_4_ce0;
    end else begin
        A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_5_address0;
    end else begin
        A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_5_ce0;
    end else begin
        A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_6_address0;
    end else begin
        A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_6_ce0;
    end else begin
        A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_7_address0;
    end else begin
        A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_7_ce0;
    end else begin
        A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_8_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_8_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_8_address0;
    end else begin
        A_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_8_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_8_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_8_ce0;
    end else begin
        A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_9_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_9_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_9_address0;
    end else begin
        A_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_9_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_A_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_9_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_A_9_ce0;
    end else begin
        A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_10_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_10_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_11_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_11_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_12_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_12_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_13_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_13_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_14_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_14_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_15_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_15_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_16_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_16_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_17_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_17_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_18_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_18_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_19_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_19_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_1_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_1_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_20_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_20_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_21_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_21_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_22_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_22_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_23_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_23_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_24_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_24_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_25_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_25_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_26_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_26_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_27_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_27_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_28_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_28_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_29_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_29_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_2_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_2_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_30_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_30_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_31_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_31_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_32_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_32_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_33_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_33_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_34_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_34_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_35_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_35_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_36_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_36_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_37_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_37_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_38_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_38_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_39_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_39_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_3_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_3_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_40_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_40_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_41_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_41_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_42_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_42_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_43_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_43_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_44_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_44_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_45_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_45_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_46_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_46_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_47_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_47_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_48_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_48_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_49_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_49_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_4_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_4_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_50_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_50_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_51_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_51_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_52_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_52_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_53_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_53_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_54_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_54_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_55_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_55_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_56_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_56_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_57_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_57_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_58_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_58_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_59_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_59_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_5_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_5_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_60_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_60_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_61_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_61_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_62_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_62_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_63_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_63_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_6_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_6_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_7_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_7_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_8_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_8_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_9_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_9_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_sum_bank_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln62_fu_1458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln62_fu_1464_p2 = (i_fu_246 + 9'd1);

assign add_ln71_fu_1751_p2 = ($signed(sext_ln71_fu_1747_p1) + $signed(25'd65536));

assign and_ln71_fu_1783_p2 = (xor_ln71_fu_1777_p2 & tmp_249_fu_1769_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign col_sum_bank_10_load_out = col_sum_bank_10_fu_466;

assign col_sum_bank_11_load_out = col_sum_bank_11_fu_462;

assign col_sum_bank_12_load_out = col_sum_bank_12_fu_458;

assign col_sum_bank_13_load_out = col_sum_bank_13_fu_454;

assign col_sum_bank_14_load_out = col_sum_bank_14_fu_450;

assign col_sum_bank_15_load_out = col_sum_bank_15_fu_446;

assign col_sum_bank_16_load_out = col_sum_bank_16_fu_442;

assign col_sum_bank_17_load_out = col_sum_bank_17_fu_438;

assign col_sum_bank_18_load_out = col_sum_bank_18_fu_434;

assign col_sum_bank_19_load_out = col_sum_bank_19_fu_430;

assign col_sum_bank_1_load_out = col_sum_bank_1_fu_502;

assign col_sum_bank_20_load_out = col_sum_bank_20_fu_426;

assign col_sum_bank_21_load_out = col_sum_bank_21_fu_422;

assign col_sum_bank_22_load_out = col_sum_bank_22_fu_418;

assign col_sum_bank_23_load_out = col_sum_bank_23_fu_414;

assign col_sum_bank_24_load_out = col_sum_bank_24_fu_410;

assign col_sum_bank_25_load_out = col_sum_bank_25_fu_406;

assign col_sum_bank_26_load_out = col_sum_bank_26_fu_402;

assign col_sum_bank_27_load_out = col_sum_bank_27_fu_398;

assign col_sum_bank_28_load_out = col_sum_bank_28_fu_394;

assign col_sum_bank_29_load_out = col_sum_bank_29_fu_390;

assign col_sum_bank_2_load_out = col_sum_bank_2_fu_498;

assign col_sum_bank_30_load_out = col_sum_bank_30_fu_386;

assign col_sum_bank_31_load_out = col_sum_bank_31_fu_382;

assign col_sum_bank_32_load_out = col_sum_bank_32_fu_378;

assign col_sum_bank_33_load_out = col_sum_bank_33_fu_374;

assign col_sum_bank_34_load_out = col_sum_bank_34_fu_370;

assign col_sum_bank_35_load_out = col_sum_bank_35_fu_366;

assign col_sum_bank_36_load_out = col_sum_bank_36_fu_362;

assign col_sum_bank_37_load_out = col_sum_bank_37_fu_358;

assign col_sum_bank_38_load_out = col_sum_bank_38_fu_354;

assign col_sum_bank_39_load_out = col_sum_bank_39_fu_350;

assign col_sum_bank_3_load_out = col_sum_bank_3_fu_494;

assign col_sum_bank_40_load_out = col_sum_bank_40_fu_346;

assign col_sum_bank_41_load_out = col_sum_bank_41_fu_342;

assign col_sum_bank_42_load_out = col_sum_bank_42_fu_338;

assign col_sum_bank_43_load_out = col_sum_bank_43_fu_334;

assign col_sum_bank_44_load_out = col_sum_bank_44_fu_330;

assign col_sum_bank_45_load_out = col_sum_bank_45_fu_326;

assign col_sum_bank_46_load_out = col_sum_bank_46_fu_322;

assign col_sum_bank_47_load_out = col_sum_bank_47_fu_318;

assign col_sum_bank_48_load_out = col_sum_bank_48_fu_314;

assign col_sum_bank_49_load_out = col_sum_bank_49_fu_310;

assign col_sum_bank_4_load_out = col_sum_bank_4_fu_490;

assign col_sum_bank_50_load_out = col_sum_bank_50_fu_306;

assign col_sum_bank_51_load_out = col_sum_bank_51_fu_302;

assign col_sum_bank_52_load_out = col_sum_bank_52_fu_298;

assign col_sum_bank_53_load_out = col_sum_bank_53_fu_294;

assign col_sum_bank_54_load_out = col_sum_bank_54_fu_290;

assign col_sum_bank_55_load_out = col_sum_bank_55_fu_286;

assign col_sum_bank_56_load_out = col_sum_bank_56_fu_282;

assign col_sum_bank_57_load_out = col_sum_bank_57_fu_278;

assign col_sum_bank_58_load_out = col_sum_bank_58_fu_274;

assign col_sum_bank_59_load_out = col_sum_bank_59_fu_270;

assign col_sum_bank_5_load_out = col_sum_bank_5_fu_486;

assign col_sum_bank_60_load_out = col_sum_bank_60_fu_266;

assign col_sum_bank_61_load_out = col_sum_bank_61_fu_262;

assign col_sum_bank_62_load_out = col_sum_bank_62_fu_258;

assign col_sum_bank_63_load_out = col_sum_bank_63_fu_254;

assign col_sum_bank_6_load_out = col_sum_bank_6_fu_482;

assign col_sum_bank_7_load_out = col_sum_bank_7_fu_478;

assign col_sum_bank_8_load_out = col_sum_bank_8_fu_474;

assign col_sum_bank_9_load_out = col_sum_bank_9_fu_470;

assign col_sum_bank_load_out = col_sum_bank_fu_506;

assign denom_1_fu_1803_p3 = ((xor_ln71_1_fu_1789_p2[0:0] == 1'b1) ? select_ln71_fu_1795_p3 : denom_fu_1765_p1);

assign denom_fu_1765_p1 = add_ln71_fu_1751_p2[23:0];

assign grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_ap_start_reg;

assign icmp_ln62_fu_1458_p2 = ((i_fu_246 == 9'd256) ? 1'b1 : 1'b0);

assign select_ln71_fu_1795_p3 = ((and_ln71_fu_1783_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln71_fu_1747_p1 = $signed(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_958_p_out);

assign tmp_249_fu_1769_p3 = add_ln71_fu_1751_p2[32'd23];

assign tmp_fu_1757_p3 = add_ln71_fu_1751_p2[32'd24];

assign tmp_s_fu_1736_p3 = {{trunc_ln62_reg_2276}, {2'd0}};

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_996_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;

assign trunc_ln62_fu_1470_p1 = i_fu_246[7:0];

assign xor_ln71_1_fu_1789_p2 = (tmp_fu_1757_p3 ^ tmp_249_fu_1769_p3);

assign xor_ln71_fu_1777_p2 = (tmp_fu_1757_p3 ^ 1'd1);

always @ (posedge ap_clk) begin
    tmp_s_reg_2282[1:0] <= 2'b00;
end

endmodule //top_kernel_top_kernel_Outline_VITIS_LOOP_62_3
