# do Tracking_System_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/dell/Project Pehredaar/Lets Keep A Count/Haziri.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Haziri
# -- Compiling architecture FUNCT of Haziri
# 
vsim work.haziri
# vsim work.haziri 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.haziri(funct)
add wave -position insertpoint  \
sim:/haziri/CLK
add wave -position insertpoint  \
sim:/haziri/OP
add wave -position insertpoint  \
sim:/haziri/SEL
add wave -position insertpoint  \
sim:/haziri/OVERFLOW
add wave -position insertpoint  \
sim:/haziri/DP
add wave -position insertpoint  \
sim:/haziri/cnt \
sim:/haziri/QPLUS
add wave -position insertpoint  \
sim:/haziri/Q
force -freeze sim:/haziri/CLK 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
