##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for I2C_2_IntClock
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (I2C_2_IntClock:R vs. I2C_2_IntClock:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                    | Frequency: 90.18 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 62.48 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_2_IntClock             | Frequency: 24.00 MHz  | Target: 1.60 MHz   | 
Clock: UART_IntClock              | Frequency: 49.19 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1         Clock_1         1e+007           9988911     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       I2C_2_IntClock  41666.7          30891       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       UART_IntClock   41666.7          25663       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_2_IntClock  I2C_2_IntClock  625000           583341      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock   UART_IntClock   3.25e+006        3229670     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase             
--------------------  ------------  ---------------------------  
MotorPwmLeft(0)_PAD   23873         Clock_1:R                    
MotorPwmRight(0)_PAD  22086         Clock_1:R                    
SCL_1(0)_PAD:out      25456         CyBUS_CLK(fixed-function):R  
SCL_2(0)_PAD:out      24953         I2C_2_IntClock:R             
SDA_1(0)_PAD:out      25451         CyBUS_CLK(fixed-function):R  
SDA_2(0)_PAD:out      26448         I2C_2_IntClock:R             
Tx_1(0)_PAD           31244         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 90.18 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988911p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9988911  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      2637   4927  9988911  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   8277  9988911  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10589  9988911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.48 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25663p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell5         2009   2009  25663  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      4945   6954  25663  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  10304  25663  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  12534  25663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_2_IntClock
********************************************
Clock: I2C_2_IntClock
Frequency: 24.00 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 583341p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35649
-------------------------------------   ----- 
End-of-path arrival time (ps)           35649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1          macrocell18    13853  15103  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q               macrocell18     3350  18453  583341  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell22     6501  24955  583341  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell22     3350  28305  583341  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   7344  35649  583341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 49.19 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3229670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell7    8046   9296  3229670  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350  12646  3229670  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2324  14970  3229670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_2_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30891p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                         iocell14      2601   2601  30891  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/main_0  macrocell48   4665   7266  30891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25663p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell5         2009   2009  25663  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      4945   6954  25663  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  10304  25663  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  12534  25663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (I2C_2_IntClock:R vs. I2C_2_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 583341p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35649
-------------------------------------   ----- 
End-of-path arrival time (ps)           35649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1          macrocell18    13853  15103  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q               macrocell18     3350  18453  583341  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell22     6501  24955  583341  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell22     3350  28305  583341  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   7344  35649  583341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3229670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell7    8046   9296  3229670  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350  12646  3229670  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2324  14970  3229670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988911p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9988911  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      2637   4927  9988911  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   8277  9988911  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10589  9988911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25663p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell5         2009   2009  25663  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      4945   6954  25663  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  10304  25663  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  12534  25663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29559p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell5       2009   2009  25663  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell40   6589   8598  29559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30455p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7702
-------------------------------------   ---- 
End-of-path arrival time (ps)           7702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell5       2009   2009  25663  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell37   5693   7702  30455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30455p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7702
-------------------------------------   ---- 
End-of-path arrival time (ps)           7702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       2009   2009  25663  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell46   5693   7702  30455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30891p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                         iocell14      2601   2601  30891  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/main_0  macrocell48   4665   7266  30891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 30891p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                       iocell14      2601   2601  30891  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_6  macrocell56   4665   7266  30891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31020p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell15      2485   2485  31020  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/main_0  macrocell58   4652   7137  31020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31020p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell15      2485   2485  31020  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/main_0  macrocell68   4652   7137  31020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31203p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       2009   2009  25663  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell43   4945   6954  31203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31203p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       2009   2009  25663  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell44   4945   6954  31203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31203p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell5       2009   2009  25663  RISE       1
\UART:BUART:rx_last\/main_0  macrocell47   4945   6954  31203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 583341p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35649
-------------------------------------   ----- 
End-of-path arrival time (ps)           35649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1          macrocell18    13853  15103  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q               macrocell18     3350  18453  583341  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell22     6501  24955  583341  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell22     3350  28305  583341  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   7344  35649  583341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 590313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30557
-------------------------------------   ----- 
End-of-path arrival time (ps)           30557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q                 macrocell50     1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1            macrocell18    13853  15103  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q                 macrocell18     3350  18453  583341  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell19     6501  24955  590313  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell19     3350  28305  590313  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell6   2252  30557  590313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 595726p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25144
-------------------------------------   ----- 
End-of-path arrival time (ps)           25144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q                 macrocell52     1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell20    18307  19557  595726  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell20     3350  22907  595726  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell6   2237  25144  595726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 596535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24955
-------------------------------------   ----- 
End-of-path arrival time (ps)           24955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q            macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1       macrocell18  13853  15103  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q            macrocell18   3350  18453  583341  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell63   6501  24955  596535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 598261p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23229
-------------------------------------   ----- 
End-of-path arrival time (ps)           23229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q               macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell21  11811  13061  598261  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21   3350  16411  598261  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_1           macrocell54   6818  23229  598261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 599795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19195
-------------------------------------   ----- 
End-of-path arrival time (ps)           19195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q               macrocell53     1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell21    11811  13061  598261  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21     3350  16411  598261  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell5   2784  19195  599795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 600003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21487
-------------------------------------   ----- 
End-of-path arrival time (ps)           21487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q         macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:m_state_0_split\/main_10  macrocell45  12519  13769  600003  RISE       1
\I2C_2:bI2C_UDB:m_state_0_split\/q        macrocell45   3350  17119  600003  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_8         macrocell53   4368  21487  600003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:Net_643_3\/main_8
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 600723p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20767
-------------------------------------   ----- 
End-of-path arrival time (ps)           20767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1  macrocell18  13853  15103  583341  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q       macrocell18   3350  18453  583341  RISE       1
\I2C_2:Net_643_3\/main_8           macrocell69   2314  20767  600723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 600893p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20597
-------------------------------------   ----- 
End-of-path arrival time (ps)           20597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q         macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:m_state_2_split\/main_10  macrocell65  11599  12849  600893  RISE       1
\I2C_2:bI2C_UDB:m_state_2_split\/q        macrocell65   3350  16199  600893  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_5         macrocell51   4398  20597  600893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 601396p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20094
-------------------------------------   ----- 
End-of-path arrival time (ps)           20094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q               macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell21  11811  13061  598261  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21   3350  16411  598261  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/main_0       macrocell64   3683  20094  601396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 601397p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20093
-------------------------------------   ----- 
End-of-path arrival time (ps)           20093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_5  macrocell54  18843  20093  601397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 601933p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19557
-------------------------------------   ----- 
End-of-path arrival time (ps)           19557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_4  macrocell53  18307  19557  601933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 602312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19178
-------------------------------------   ----- 
End-of-path arrival time (ps)           19178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q               macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell21  11811  13061  598261  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21   3350  16411  598261  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_1           macrocell57   2767  19178  602312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 602920p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18570
-------------------------------------   ----- 
End-of-path arrival time (ps)           18570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_3  macrocell54  17320  18570  602920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 602931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18559
-------------------------------------   ----- 
End-of-path arrival time (ps)           18559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_2  macrocell53  17309  18559  602931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 603129p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18361
-------------------------------------   ----- 
End-of-path arrival time (ps)           18361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q         macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:m_state_4_split\/main_10  macrocell1   11462  12712  603129  RISE       1
\I2C_2:bI2C_UDB:m_state_4_split\/q        macrocell1    3350  16062  603129  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_6         macrocell49   2299  18361  603129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 603679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17811
-------------------------------------   ----- 
End-of-path arrival time (ps)           17811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_4  macrocell56  16561  17811  603679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 603822p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17668
-------------------------------------   ----- 
End-of-path arrival time (ps)           17668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_1  macrocell51  16418  17668  603822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 603822p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17668
-------------------------------------   ----- 
End-of-path arrival time (ps)           17668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_2  macrocell56  16418  17668  603822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 605392p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16098
-------------------------------------   ----- 
End-of-path arrival time (ps)           16098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_2  macrocell54  14848  16098  605392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 605406p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16084
-------------------------------------   ----- 
End-of-path arrival time (ps)           16084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_1  macrocell53  14834  16084  605406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:Net_643_3\/main_4
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 605517p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15973
-------------------------------------   ----- 
End-of-path arrival time (ps)           15973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q  macrocell52   1250   1250  583890  RISE       1
\I2C_2:Net_643_3\/main_4      macrocell69  14723  15973  605517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:Net_643_3\/main_2
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 605811p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15679
-------------------------------------   ----- 
End-of-path arrival time (ps)           15679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q  macrocell50   1250   1250  583341  RISE       1
\I2C_2:Net_643_3\/main_2      macrocell69  14429  15679  605811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 606301p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15189
-------------------------------------   ----- 
End-of-path arrival time (ps)           15189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_3  macrocell51  13939  15189  606301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 606301p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15189
-------------------------------------   ----- 
End-of-path arrival time (ps)           15189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_7  macrocell56  13939  15189  606301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 606423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15067
-------------------------------------   ----- 
End-of-path arrival time (ps)           15067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_0  macrocell51  13817  15067  606423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 606423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15067
-------------------------------------   ----- 
End-of-path arrival time (ps)           15067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_1  macrocell56  13817  15067  606423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 607210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14280
-------------------------------------   ----- 
End-of-path arrival time (ps)           14280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_7  macrocell54  13030  14280  607210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 607210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14280
-------------------------------------   ----- 
End-of-path arrival time (ps)           14280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q              macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell63  13030  14280  607210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:sda_x_wire\/main_8
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 607585p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13905
-------------------------------------   ----- 
End-of-path arrival time (ps)           13905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q  macrocell71   1250   1250  603461  RISE       1
\I2C_2:sda_x_wire\/main_8   macrocell70  12655  13905  607585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 607750p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13740
-------------------------------------   ----- 
End-of-path arrival time (ps)           13740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_6  macrocell53  12490  13740  607750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 608154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13336
-------------------------------------   ----- 
End-of-path arrival time (ps)           13336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_6  macrocell55  12086  13336  608154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 608154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13336
-------------------------------------   ----- 
End-of-path arrival time (ps)           13336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_6  macrocell57  12086  13336  608154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:Net_643_3\/main_1
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 608256p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13234
-------------------------------------   ----- 
End-of-path arrival time (ps)           13234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q  macrocell49   1250   1250  585767  RISE       1
\I2C_2:Net_643_3\/main_1      macrocell69  11984  13234  608256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:sda_x_wire\/main_7
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 608428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13062
-------------------------------------   ----- 
End-of-path arrival time (ps)           13062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q  macrocell53   1250   1250  589473  RISE       1
\I2C_2:sda_x_wire\/main_7     macrocell70  11812  13062  608428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           13061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_8  macrocell50  11811  13061  608429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:sda_x_wire\/main_6
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 608441p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q  macrocell52   1250   1250  583890  RISE       1
\I2C_2:sda_x_wire\/main_6     macrocell70  11799  13049  608441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 608456p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13034
-------------------------------------   ----- 
End-of-path arrival time (ps)           13034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_5  macrocell55  11784  13034  608456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12950
-------------------------------------   ----- 
End-of-path arrival time (ps)           12950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_9  macrocell50  11700  12950  608540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_7  macrocell52  11589  12839  608651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12757
-------------------------------------   ----- 
End-of-path arrival time (ps)           12757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_5  macrocell52  11507  12757  608733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 608778p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12712
-------------------------------------   ----- 
End-of-path arrival time (ps)           12712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q       macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell66  11462  12712  608778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_2:bI2C_UDB:StsReg\/clock
Path slack     : 608817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15683
-------------------------------------   ----- 
End-of-path arrival time (ps)           15683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_reg\/q     macrocell58    1250   1250  589629  RISE       1
\I2C_2:bI2C_UDB:status_5\/main_0  macrocell16    5918   7168  608817  RISE       1
\I2C_2:bI2C_UDB:status_5\/q       macrocell16    3350  10518  608817  RISE       1
\I2C_2:bI2C_UDB:StsReg\/status_5  statusicell4   5165  15683  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:StsReg\/clock                              statusicell4        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 609013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12477
-------------------------------------   ----- 
End-of-path arrival time (ps)           12477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_4  macrocell55  11227  12477  609013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 609013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12477
-------------------------------------   ----- 
End-of-path arrival time (ps)           12477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_5  macrocell57  11227  12477  609013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 609252p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_3  macrocell55  10988  12238  609252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 609252p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_4  macrocell57  10988  12238  609252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:sda_x_wire\/main_5
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 609256p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12234
-------------------------------------   ----- 
End-of-path arrival time (ps)           12234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q  macrocell51   1250   1250  589547  RISE       1
\I2C_2:sda_x_wire\/main_5     macrocell70  10984  12234  609256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609412p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12078
-------------------------------------   ----- 
End-of-path arrival time (ps)           12078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_7  macrocell50  10828  12078  609412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609415p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q   macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_10  macrocell50  10825  12075  609415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 609506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11984
-------------------------------------   ----- 
End-of-path arrival time (ps)           11984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q            macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_5  macrocell67  10734  11984  609506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 609680p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_4  macrocell49  10560  11810  609680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  603659  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_0             macrocell53     8044  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609944p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_6  macrocell50  10296  11546  609944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 610108p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11382
-------------------------------------   ----- 
End-of-path arrival time (ps)           11382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_6  macrocell52  10132  11382  610108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 610109p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_5  macrocell49  10131  11381  610109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 610109p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q            macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/main_1  macrocell64  10131  11381  610109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611020p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_3  macrocell49   9220  10470  611020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611185p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10305
-------------------------------------   ----- 
End-of-path arrival time (ps)           10305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_3  macrocell52   9055  10305  611185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q              macrocell71   1250   1250  603461  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell66   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611694p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_2  macrocell49   8546   9796  611694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:Net_643_3\/main_7
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 612256p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  589196  RISE       1
\I2C_2:Net_643_3\/main_7           macrocell69   7984   9234  612256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:Net_643_3\/main_5
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 612532p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q  macrocell53   1250   1250  589473  RISE       1
\I2C_2:Net_643_3\/main_5      macrocell69   7708   8958  612532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612552p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_5  macrocell50   7688   8938  612552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:Net_643_3\/main_3
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 612584p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q  macrocell51   1250   1250  589547  RISE       1
\I2C_2:Net_643_3\/main_3      macrocell69   7656   8906  612584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612822p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_2  macrocell52   7418   8668  612822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  603659  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_0             macrocell52     4926   8506  612984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_2:sda_x_wire\/main_9
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 613230p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8260
-------------------------------------   ---- 
End-of-path arrival time (ps)           8260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:lost_arb_reg\/q  macrocell64   1250   1250  607596  RISE       1
\I2C_2:sda_x_wire\/main_9        macrocell70   7010   8260  613230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:Net_643_3\/main_6
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 613335p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q  macrocell71   1250   1250  603461  RISE       1
\I2C_2:Net_643_3\/main_6    macrocell69   6905   8155  613335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:Net_643_3\/q
Path End       : \I2C_2:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 613555p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:Net_643_3\/q                 macrocell69   1250   1250  593361  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/main_1  macrocell68   6685   7935  613555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613782p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:lost_arb_reg\/q     macrocell64   1250   1250  607596  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_11  macrocell50   6458   7708  613782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_2  macrocell55   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  583341  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_3  macrocell57   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 614073p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  583890  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_4  macrocell52   6167   7417  614073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:sda_x_wire\/main_3
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 614186p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q  macrocell49   1250   1250  585767  RISE       1
\I2C_2:sda_x_wire\/main_3     macrocell70   6054   7304  614186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 614205p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_1  macrocell55   6035   7285  614205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 614205p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_2  macrocell57   6035   7285  614205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_3  macrocell53   5963   7213  614277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 614322p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_reg\/q            macrocell58   1250   1250  589629  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/main_0  macrocell59   5918   7168  614322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 614322p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_reg\/q         macrocell58   1250   1250  589629  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_0  macrocell67   5918   7168  614322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 614323p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_last_reg\/q        macrocell59   1250   1250  589385  RISE       1
\I2C_2:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell60   5917   7167  614323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614554p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_4  macrocell50   5686   6936  614554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_4  macrocell51   5520   6770  614720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 614720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_8   macrocell56   5520   6770  614720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  603659  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_3             macrocell50     3163   6743  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614790p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6700
-------------------------------------   ---- 
End-of-path arrival time (ps)           6700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  589196  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_7  macrocell53   5450   6700  614790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 614839p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_4  macrocell54   5401   6651  614839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 614843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_1  macrocell49   5397   6647  614843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:sda_x_wire\/main_4
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 614881p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q  macrocell50   1250   1250  583341  RISE       1
\I2C_2:sda_x_wire\/main_4     macrocell70   5359   6609  614881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 614916p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_reg\/q         macrocell48     1250   1250  614916  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/route_si  datapathcell5   5334   6584  614916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_2:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 615253p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:lost_arb_reg\/q       macrocell64   1250   1250  607596  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/main_2  macrocell64   4987   6237  615253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615264p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  585767  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_1  macrocell52   4976   6226  615264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_2:sda_x_wire\/main_1
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 615815p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  609001  RISE       1
\I2C_2:sda_x_wire\/main_1                   macrocell70    4465   5675  615815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615832p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell2   1210   1210  609006  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_0           macrocell50    4448   5658  615832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 615841p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_5  macrocell56   4399   5649  615841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_2  macrocell51   4387   5637  615853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 615853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  589547  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_3  macrocell56   4387   5637  615853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell2   1210   1210  609151  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_1           macrocell50    4422   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615861p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_last_reg\/q    macrocell59   1250   1250  589385  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_1  macrocell67   4379   5629  615861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 616106p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_6  macrocell54   4134   5384  616106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:sda_x_wire\/q
Path End       : \I2C_2:sda_x_wire\/main_0
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 616437p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:sda_x_wire\/q       macrocell70   1250   1250  616437  RISE       1
\I2C_2:sda_x_wire\/main_0  macrocell70   3803   5053  616437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616464p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell2   1210   1210  611741  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_2           macrocell50    3816   5026  616464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_0\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 616488p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_0\/q       macrocell57   1250   1250  616488  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_0  macrocell57   3752   5002  616488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616629p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589473  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_5  macrocell53   3611   4861  616629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_2:sda_x_wire\/main_2
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 616669p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/so_comb  datapathcell5   2520   2520  616669  RISE       1
\I2C_2:sda_x_wire\/main_2            macrocell70     2301   4821  616669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  609001  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_0           macrocell49    3547   4757  616733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616939p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell6   2290   2290  603744  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell63     2261   4551  616939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_3\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 617166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_3\/q       macrocell54   1250   1250  617166  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_0  macrocell54   3074   4324  617166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_reg\/q            macrocell48   1250   1250  614916  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/main_0  macrocell61   2922   4172  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617319p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_last_reg\/q        macrocell61   1250   1250  611814  RISE       1
\I2C_2:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell62   2921   4171  617319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617319p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_last_reg\/q    macrocell61   1250   1250  611814  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_3  macrocell67   2921   4171  617319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_2:sda_x_wire\/main_10
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/q  macrocell66   1250   1250  617328  RISE       1
\I2C_2:sda_x_wire\/main_10         macrocell70   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_reset\/clock_0
Path slack     : 617356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell2   1210   1210  617356  RISE       1
\I2C_2:bI2C_UDB:m_reset\/main_0             macrocell71    2924   4134  617356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_1\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 617594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_1\/q       macrocell56   1250   1250  617594  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_0  macrocell56   2646   3896  617594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_2\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 617646p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_2\/q       macrocell55   1250   1250  617646  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_0  macrocell55   2594   3844  617646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_last2_reg\/q   macrocell62   1250   1250  612435  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_4  macrocell67   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:bus_busy_reg\/q       macrocell67   1250   1250  617947  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_6  macrocell67   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617952p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_last2_reg\/q   macrocell60   1250   1250  612446  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_2  macrocell67   2288   3538  617952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3229670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell7    8046   9296  3229670  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350  12646  3229670  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2324  14970  3229670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3231690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell33     1250   1250  3231690  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell4      4593   5843  3231690  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4      3350   9193  3231690  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2927  12120  3231690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 3236641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12859
-------------------------------------   ----- 
End-of-path arrival time (ps)           12859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3236641  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell5      3605   7185  3236641  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell5      3350  10535  3236641  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    2323  12859  3236641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3237194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell39   8046   9296  3237194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3237194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell40   8046   9296  3237194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237419p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell37     1250   1250  3233363  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5321   6571  3237419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 3237450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3237450  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell9      2238   5818  3237450  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell9      3350   9168  3237450  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell3    2881  12050  3237450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell36     1250   1250  3229670  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4895   6145  3237845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3237926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell37   7314   8564  3237926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3237926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell38   7314   8564  3237926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3237926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell42   7314   8564  3237926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3237926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3229670  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell46   7314   8564  3237926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell41     1250   1250  3238469  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4271   5521  3238469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4627   4817  3239173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell32     1250   1250  3232038  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3560   4810  3239180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3239235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell37   1250   1250  3233363  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell37   6005   7255  3239235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3239235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell37   1250   1250  3233363  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell38   6005   7255  3239235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell37   1250   1250  3233363  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell42   6005   7255  3239235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3239235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell37   1250   1250  3233363  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell46   6005   7255  3239235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3239305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3236641  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell33     3605   7185  3239305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell33     1250   1250  3231690  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3422   4672  3239318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3239519p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell32   1250   1250  3232038  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell33   5721   6971  3239519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3239800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  3239800  RISE       1
\UART:BUART:txn\/main_3                macrocell31     2320   6690  3239800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3239860p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell34   1250   1250  3232382  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell33   5380   6630  3239860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3240098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell33   1250   1250  3231690  RISE       1
\UART:BUART:txn\/main_2    macrocell31   5142   6392  3240098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3240430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell32   1250   1250  3232038  RISE       1
\UART:BUART:txn\/main_1    macrocell31   4810   6060  3240430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3240435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240435  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell43   4115   6055  3240435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 3240435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240435  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell44   4115   6055  3240435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3240585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240585  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell43   3965   5905  3240585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 3240585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240585  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell44   3965   5905  3240585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3240647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell33   1250   1250  3231690  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell32   4593   5843  3240647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3240647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell33   1250   1250  3231690  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell34   4593   5843  3240647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell34   1250   1250  3232382  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell35   4484   5734  3240756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3240887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell37   1250   1250  3233363  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell39   4353   5603  3240887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3240887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell37   1250   1250  3233363  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell40   4353   5603  3240887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3240995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell32   1250   1250  3232038  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell32   4245   5495  3240995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3240995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell32   1250   1250  3232038  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell34   4245   5495  3240995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3241040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell33   1250   1250  3231690  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell35   4200   5450  3241040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3241134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241134  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell37   3416   5356  3241134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241134  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell38   3416   5356  3241134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3241137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241137  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell37   3413   5353  3241137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241137  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell38   3413   5353  3241137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell38     1250   1250  3238488  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4419   5669  3241201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3241297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241297  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell37   3253   5193  3241297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241297  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell38   3253   5193  3241297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3241338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell34   1250   1250  3232382  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell32   3902   5152  3241338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3241338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell34   1250   1250  3232382  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell34   3902   5152  3241338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3241550p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell35   1250   1250  3241550  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell33   3690   4940  3241550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3241659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell47   1250   1250  3241659  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell40   3581   4831  3241659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3241685p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell32   1250   1250  3232038  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell35   3555   4805  3241685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell33     4567   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3241745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell34   1250   1250  3232382  RISE       1
\UART:BUART:txn\/main_4    macrocell31   3495   4745  3241745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3241837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell40   1250   1250  3235088  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell37   3403   4653  3241837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell40   1250   1250  3235088  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell38   3403   4653  3241837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell40   1250   1250  3235088  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell42   3403   4653  3241837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3241837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell40   1250   1250  3235088  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell46   3403   4653  3241837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3241849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3238469  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell37   3391   4641  3241849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell41   1250   1250  3238469  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell38   3391   4641  3241849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3241849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3238469  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell46   3391   4641  3241849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3241884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241137  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell39   2666   4606  3241884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3241884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241137  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell40   2666   4606  3241884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3241885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241134  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell39   2665   4605  3241885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3241885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241134  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell40   2665   4605  3241885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241917p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240435  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell41   2633   4573  3241917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3242020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell39   1250   1250  3235415  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell37   3220   4470  3242020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell39   1250   1250  3235415  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell38   3220   4470  3242020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell39   1250   1250  3235415  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell42   3220   4470  3242020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3242020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell39   1250   1250  3235415  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell46   3220   4470  3242020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3242078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell43   1250   1250  3237452  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell37   3162   4412  3242078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3242078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell43   1250   1250  3237452  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell46   3162   4412  3242078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3242079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3237454  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell37   3161   4411  3242079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3242079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3237454  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell46   3161   4411  3242079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242206p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240585  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell41   2344   4284  3242206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3242214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241297  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell39   2336   4276  3242214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3242214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241297  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell40   2336   4276  3242214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3242224  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell41   2326   4266  3242224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242246p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell32     4054   4244  3242246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242246p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell34     4054   4244  3242246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell35   1250   1250  3241550  RISE       1
\UART:BUART:txn\/main_6   macrocell31   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell35   1250   1250  3241550  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell32   2780   4030  3242460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell35   1250   1250  3241550  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell34   2780   4030  3242460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3242612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell40   1250   1250  3235088  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell39   2628   3878  3242612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3242612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell40   1250   1250  3235088  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell40   2628   3878  3242612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell33   1250   1250  3231690  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell33   2625   3875  3242615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3242626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3238469  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell39   2614   3864  3242626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3242626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3238469  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell40   2614   3864  3242626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242672p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell35     3628   3818  3242672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell31   1250   1250  3242935  RISE       1
\UART:BUART:txn\/main_0  macrocell31   2305   3555  3242935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3242939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell39   1250   1250  3235415  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell39   2301   3551  3242939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3242939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell39   1250   1250  3235415  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell40   2301   3551  3242939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3242993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell43   1250   1250  3237452  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell43   2247   3497  3242993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3242995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3237454  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell43   2245   3495  3242995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 3242995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3237454  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell44   2245   3495  3242995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3243183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3307
-------------------------------------   ---- 
End-of-path arrival time (ps)           3307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243183  RISE       1
\UART:BUART:txn\/main_5                      macrocell31     3117   3307  3243183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3243184p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3306
-------------------------------------   ---- 
End-of-path arrival time (ps)           3306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243183  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell32     3116   3306  3243184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3243184p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3306
-------------------------------------   ---- 
End-of-path arrival time (ps)           3306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243183  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell34     3116   3306  3243184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 3245934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell46    1250   1250  3245934  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell3   2316   3566  3245934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988911p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9988911  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      2637   4927  9988911  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   8277  9988911  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10589  9988911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989032p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9988911  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2618   4908  9989032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9990369p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell24     1250   1250  9989319  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2321   3571  9990369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991665  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell25     2315   4825  9991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9991665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991665  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell27     2315   4825  9991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3401/main_1
Capture Clock  : Net_3401/clock_0
Path slack     : 9991665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991665  RISE       1
Net_3401/main_1                     macrocell29     2315   4825  9991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3401/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3401/main_0
Capture Clock  : Net_3401/clock_0
Path slack     : 9991971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  9989319  RISE       1
Net_3401/main_0                macrocell29   3269   4519  9991971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3401/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3404/main_0
Capture Clock  : Net_3404/clock_0
Path slack     : 9992002p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  9989319  RISE       1
Net_3404/main_0                macrocell30   3238   4488  9992002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3404/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_1\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_1\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_1\/q               macrocell28    1250   1250  9992665  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   5585   6835  9992665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare2\/q
Path End       : \PWM:PWMUDB:status_1\/main_0
Capture Clock  : \PWM:PWMUDB:status_1\/clock_0
Path slack     : 9992950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare2\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare2\/q   macrocell26   1250   1250  9992950  RISE       1
\PWM:PWMUDB:status_1\/main_0  macrocell28   2290   3540  9992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_1\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9992950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell25   1250   1250  9992950  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell27   2290   3540  9992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992966  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell24    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell27    1250   1250  9995927  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  9995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

