// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_finalize_ipv4_checksum_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng_subChecksumsFifo_dout,
        txEng_subChecksumsFifo_empty_n,
        txEng_subChecksumsFifo_read,
        txEng_tcpChecksumFifo_din,
        txEng_tcpChecksumFifo_full_n,
        txEng_tcpChecksumFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [543:0] txEng_subChecksumsFifo_dout;
input   txEng_subChecksumsFifo_empty_n;
output   txEng_subChecksumsFifo_read;
output  [15:0] txEng_tcpChecksumFifo_din;
input   txEng_tcpChecksumFifo_full_n;
output   txEng_tcpChecksumFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng_subChecksumsFifo_read;
reg txEng_tcpChecksumFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_290_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_2859;
reg   [0:0] tmp_i_reg_2859_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg    txEng_subChecksumsFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    txEng_tcpChecksumFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2859_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2859_pp0_iter2_reg;
reg   [7:0] tmp_s_reg_2863;
reg   [7:0] tmp_7_reg_2868;
reg   [7:0] tmp_8_reg_2873;
reg   [7:0] tmp_9_reg_2878;
reg   [7:0] tmp_10_reg_2883;
reg   [7:0] tmp_11_reg_2888;
reg   [7:0] tmp_12_reg_2893;
reg   [7:0] tmp_13_reg_2898;
reg   [7:0] tmp_14_reg_2903;
reg   [7:0] tmp_15_reg_2908;
reg   [7:0] tmp_16_reg_2913;
reg   [7:0] tmp_17_reg_2918;
reg   [7:0] tmp_18_reg_2923;
reg   [7:0] tmp_19_reg_2928;
reg   [7:0] tmp_20_reg_2933;
reg   [7:0] tmp_21_reg_2938;
reg   [7:0] tmp_22_reg_2943;
reg   [7:0] tmp_23_reg_2948;
reg   [7:0] tmp_24_reg_2953;
reg   [7:0] tmp_25_reg_2958;
reg   [7:0] tmp_26_reg_2963;
reg   [7:0] trunc_ln144_s_reg_2968;
reg   [7:0] trunc_ln144_56_reg_2973;
reg   [7:0] trunc_ln144_57_reg_2978;
reg   [7:0] trunc_ln144_58_reg_2983;
reg   [7:0] trunc_ln144_59_reg_2988;
reg   [7:0] trunc_ln144_60_reg_2993;
wire   [7:0] trunc_ln885_fu_625_p1;
reg   [7:0] trunc_ln885_reg_2998;
reg   [7:0] trunc_ln885_s_reg_3003;
wire   [15:0] trunc_ln885_69_fu_639_p1;
reg   [15:0] trunc_ln885_69_reg_3008;
reg   [15:0] trunc_ln885_7_reg_3013;
reg   [0:0] tmp_reg_3018;
reg   [15:0] or_ln885_52_reg_3024;
reg   [7:0] trunc_ln885_8_reg_3029;
reg   [15:0] trunc_ln885_9_reg_3034;
reg   [0:0] tmp_303_reg_3039;
reg   [15:0] or_ln2_reg_3045;
reg   [7:0] trunc_ln885_10_reg_3050;
reg   [15:0] trunc_ln885_11_reg_3055;
reg   [0:0] tmp_304_reg_3060;
reg   [15:0] or_ln885_53_reg_3066;
reg   [7:0] trunc_ln885_12_reg_3071;
reg   [15:0] trunc_ln885_13_reg_3076;
reg   [0:0] tmp_305_reg_3081;
reg   [15:0] or_ln885_54_reg_3087;
reg   [15:0] or_ln885_55_reg_3092;
reg   [0:0] tmp_306_reg_3097;
reg   [15:0] or_ln885_56_reg_3103;
reg   [15:0] or_ln885_57_reg_3108;
reg   [0:0] tmp_307_reg_3113;
reg   [15:0] or_ln885_58_reg_3119;
reg   [15:0] or_ln885_59_reg_3124;
reg   [0:0] tmp_308_reg_3129;
reg   [15:0] or_ln885_60_reg_3135;
reg   [15:0] or_ln885_61_reg_3140;
reg   [0:0] tmp_309_reg_3145;
reg   [15:0] or_ln885_62_reg_3151;
reg   [15:0] or_ln885_63_reg_3156;
reg   [0:0] tmp_310_reg_3161;
reg   [15:0] or_ln885_64_reg_3167;
reg   [15:0] or_ln885_65_reg_3172;
reg   [0:0] tmp_311_reg_3177;
reg   [15:0] or_ln885_66_reg_3183;
reg   [15:0] or_ln885_67_reg_3188;
reg   [0:0] tmp_312_reg_3193;
reg   [15:0] or_ln885_68_reg_3199;
reg   [15:0] or_ln885_69_reg_3204;
reg   [0:0] tmp_313_reg_3209;
reg   [15:0] or_ln885_70_reg_3215;
reg   [15:0] or_ln885_71_reg_3220;
reg   [0:0] tmp_314_reg_3225;
reg   [15:0] or_ln885_72_reg_3231;
reg   [15:0] or_ln885_73_reg_3236;
reg   [0:0] tmp_315_reg_3241;
reg   [15:0] or_ln885_74_reg_3247;
reg   [15:0] or_ln885_75_reg_3252;
reg   [0:0] tmp_316_reg_3257;
reg   [15:0] or_ln885_76_reg_3263;
reg   [15:0] or_ln885_77_reg_3268;
reg   [0:0] tmp_317_reg_3273;
wire   [7:0] add_ln497_fu_1498_p2;
reg   [7:0] add_ln497_reg_3279;
wire   [7:0] add_ln497_1_fu_1534_p2;
reg   [7:0] add_ln497_1_reg_3284;
wire   [7:0] add_ln497_2_fu_1570_p2;
reg   [7:0] add_ln497_2_reg_3289;
wire   [7:0] add_ln497_3_fu_1606_p2;
reg   [7:0] add_ln497_3_reg_3294;
wire   [7:0] add_ln497_8_fu_1786_p2;
reg   [7:0] add_ln497_8_reg_3299;
wire   [7:0] add_ln497_9_fu_1822_p2;
reg   [7:0] add_ln497_9_reg_3304;
wire   [7:0] add_ln497_10_fu_1858_p2;
reg   [7:0] add_ln497_10_reg_3309;
wire   [7:0] add_ln497_11_fu_1894_p2;
reg   [7:0] add_ln497_11_reg_3314;
wire   [0:0] tmp_318_fu_2083_p3;
reg   [0:0] tmp_318_reg_3319;
reg   [7:0] trunc_ln1_reg_3324;
wire   [0:0] tmp_319_fu_2147_p3;
reg   [0:0] tmp_319_reg_3329;
reg   [7:0] trunc_ln507_1_reg_3334;
wire   [0:0] tmp_320_fu_2211_p3;
reg   [0:0] tmp_320_reg_3339;
reg   [7:0] trunc_ln507_2_reg_3344;
wire   [0:0] tmp_321_fu_2275_p3;
reg   [0:0] tmp_321_reg_3349;
reg   [7:0] trunc_ln507_3_reg_3354;
wire   [15:0] add_ln229_224_fu_2357_p2;
reg   [15:0] add_ln229_224_reg_3359;
wire   [15:0] add_ln229_225_fu_2411_p2;
reg   [15:0] add_ln229_225_reg_3365;
wire   [15:0] add_ln229_226_fu_2465_p2;
reg   [15:0] add_ln229_226_reg_3371;
wire   [15:0] add_ln229_227_fu_2519_p2;
reg   [15:0] add_ln229_227_reg_3377;
wire   [15:0] add_ln229_228_fu_2623_p2;
reg   [15:0] add_ln229_228_reg_3383;
wire   [15:0] add_ln229_229_fu_2663_p2;
reg   [15:0] add_ln229_229_reg_3389;
wire   [15:0] add_ln229_230_fu_2703_p2;
reg   [15:0] add_ln229_230_reg_3395;
wire   [15:0] add_ln229_231_fu_2743_p2;
reg   [15:0] add_ln229_231_reg_3401;
wire   [15:0] add_ln229_232_fu_2790_p2;
reg   [15:0] add_ln229_232_reg_3407;
wire   [15:0] add_ln229_233_fu_2816_p2;
reg   [15:0] add_ln229_233_reg_3412;
reg   [0:0] tmp_332_reg_3417;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_sum_V_fu_315_p4;
wire   [16:0] trunc_ln144_fu_311_p1;
wire   [16:0] add_ln885_fu_653_p2;
wire   [16:0] tmp_sum_V_4_fu_325_p4;
wire   [16:0] or_ln_fu_677_p4;
wire   [16:0] add_ln885_161_fu_707_p2;
wire   [16:0] tmp_sum_V_5_fu_335_p4;
wire   [16:0] or_ln885_s_fu_731_p4;
wire   [16:0] add_ln885_162_fu_761_p2;
wire   [16:0] tmp_sum_V_6_fu_345_p4;
wire   [16:0] or_ln885_26_fu_785_p4;
wire   [16:0] add_ln885_163_fu_815_p2;
wire   [16:0] or_ln885_27_fu_839_p4;
wire   [16:0] or_ln885_28_fu_859_p4;
wire   [16:0] add_ln885_164_fu_869_p2;
wire   [16:0] or_ln885_29_fu_893_p4;
wire   [16:0] or_ln885_30_fu_913_p4;
wire   [16:0] add_ln885_165_fu_923_p2;
wire   [16:0] or_ln885_31_fu_947_p4;
wire   [16:0] or_ln885_32_fu_967_p4;
wire   [16:0] add_ln885_166_fu_977_p2;
wire   [16:0] or_ln885_33_fu_1001_p4;
wire   [16:0] or_ln885_34_fu_1021_p4;
wire   [16:0] add_ln885_167_fu_1031_p2;
wire   [16:0] or_ln885_35_fu_1055_p4;
wire   [16:0] or_ln885_36_fu_1075_p4;
wire   [16:0] add_ln885_168_fu_1085_p2;
wire   [16:0] or_ln885_37_fu_1109_p4;
wire   [16:0] or_ln885_38_fu_1129_p4;
wire   [16:0] add_ln885_169_fu_1139_p2;
wire   [16:0] or_ln885_39_fu_1163_p4;
wire   [16:0] or_ln885_40_fu_1183_p4;
wire   [16:0] add_ln885_170_fu_1193_p2;
wire   [16:0] or_ln885_41_fu_1217_p4;
wire   [16:0] or_ln885_42_fu_1237_p4;
wire   [16:0] add_ln885_171_fu_1247_p2;
wire   [16:0] or_ln885_43_fu_1271_p4;
wire   [16:0] or_ln885_44_fu_1291_p4;
wire   [16:0] add_ln885_172_fu_1301_p2;
wire   [16:0] or_ln885_45_fu_1325_p4;
wire   [16:0] or_ln885_46_fu_1345_p4;
wire   [16:0] add_ln885_173_fu_1355_p2;
wire   [16:0] or_ln885_47_fu_1379_p4;
wire   [16:0] or_ln885_48_fu_1399_p4;
wire   [16:0] add_ln885_174_fu_1409_p2;
wire   [16:0] or_ln885_50_fu_1453_p4;
wire   [16:0] or_ln885_49_fu_1433_p4;
wire   [16:0] add_ln885_175_fu_1463_p2;
wire   [15:0] zext_ln1691_fu_1477_p1;
wire   [15:0] add_ln229_fu_1483_p2;
wire   [7:0] zext_ln229_fu_1480_p1;
wire   [7:0] add_ln497_16_fu_1493_p2;
wire   [15:0] add_ln229_185_fu_1488_p2;
wire   [15:0] zext_ln1691_158_fu_1513_p1;
wire   [15:0] add_ln229_196_fu_1519_p2;
wire   [7:0] zext_ln229_20_fu_1516_p1;
wire   [7:0] add_ln497_17_fu_1529_p2;
wire   [15:0] add_ln229_187_fu_1524_p2;
wire   [15:0] zext_ln1691_159_fu_1549_p1;
wire   [15:0] add_ln229_198_fu_1555_p2;
wire   [7:0] zext_ln229_21_fu_1552_p1;
wire   [7:0] add_ln497_18_fu_1565_p2;
wire   [15:0] add_ln229_189_fu_1560_p2;
wire   [15:0] zext_ln1691_160_fu_1585_p1;
wire   [15:0] add_ln229_200_fu_1591_p2;
wire   [7:0] zext_ln229_22_fu_1588_p1;
wire   [7:0] add_ln497_19_fu_1601_p2;
wire   [15:0] add_ln229_191_fu_1596_p2;
wire   [15:0] zext_ln1691_161_fu_1621_p1;
wire   [15:0] add_ln229_202_fu_1627_p2;
wire   [7:0] zext_ln229_23_fu_1624_p1;
wire   [7:0] add_ln497_20_fu_1637_p2;
wire   [15:0] add_ln229_193_fu_1632_p2;
wire   [15:0] zext_ln1691_162_fu_1657_p1;
wire   [15:0] add_ln229_204_fu_1663_p2;
wire   [7:0] zext_ln229_24_fu_1660_p1;
wire   [7:0] add_ln497_21_fu_1673_p2;
wire   [15:0] add_ln229_195_fu_1668_p2;
wire   [15:0] zext_ln1691_163_fu_1693_p1;
wire   [15:0] add_ln229_206_fu_1699_p2;
wire   [7:0] zext_ln229_25_fu_1696_p1;
wire   [7:0] add_ln497_22_fu_1709_p2;
wire   [15:0] add_ln229_197_fu_1704_p2;
wire   [15:0] zext_ln1691_164_fu_1729_p1;
wire   [15:0] add_ln229_208_fu_1735_p2;
wire   [7:0] zext_ln229_26_fu_1732_p1;
wire   [7:0] add_ln497_23_fu_1745_p2;
wire   [15:0] add_ln229_199_fu_1740_p2;
wire   [15:0] zext_ln1691_165_fu_1765_p1;
wire   [15:0] add_ln229_210_fu_1771_p2;
wire   [7:0] zext_ln229_27_fu_1768_p1;
wire   [7:0] add_ln497_24_fu_1781_p2;
wire   [15:0] add_ln229_201_fu_1776_p2;
wire   [15:0] zext_ln1691_166_fu_1801_p1;
wire   [15:0] add_ln229_212_fu_1807_p2;
wire   [7:0] zext_ln229_28_fu_1804_p1;
wire   [7:0] add_ln497_25_fu_1817_p2;
wire   [15:0] add_ln229_203_fu_1812_p2;
wire   [15:0] zext_ln1691_167_fu_1837_p1;
wire   [15:0] add_ln229_214_fu_1843_p2;
wire   [7:0] zext_ln229_29_fu_1840_p1;
wire   [7:0] add_ln497_26_fu_1853_p2;
wire   [15:0] add_ln229_205_fu_1848_p2;
wire   [15:0] zext_ln1691_168_fu_1873_p1;
wire   [15:0] add_ln229_216_fu_1879_p2;
wire   [7:0] zext_ln229_30_fu_1876_p1;
wire   [7:0] add_ln497_27_fu_1889_p2;
wire   [15:0] add_ln229_207_fu_1884_p2;
wire   [15:0] zext_ln1691_169_fu_1909_p1;
wire   [15:0] add_ln229_218_fu_1915_p2;
wire   [7:0] zext_ln229_31_fu_1912_p1;
wire   [7:0] add_ln497_28_fu_1925_p2;
wire   [15:0] add_ln229_209_fu_1920_p2;
wire   [15:0] zext_ln1691_170_fu_1945_p1;
wire   [15:0] add_ln229_220_fu_1951_p2;
wire   [7:0] zext_ln229_32_fu_1948_p1;
wire   [7:0] add_ln497_29_fu_1961_p2;
wire   [15:0] add_ln229_211_fu_1956_p2;
wire   [15:0] zext_ln1691_171_fu_1981_p1;
wire   [15:0] add_ln229_222_fu_1987_p2;
wire   [7:0] zext_ln229_33_fu_1984_p1;
wire   [7:0] add_ln497_30_fu_1997_p2;
wire   [15:0] add_ln229_213_fu_1992_p2;
wire   [15:0] zext_ln1691_172_fu_2017_p1;
wire   [15:0] add_ln229_235_fu_2023_p2;
wire   [7:0] zext_ln229_34_fu_2020_p1;
wire   [7:0] add_ln497_31_fu_2033_p2;
wire   [15:0] add_ln229_215_fu_2028_p2;
wire   [7:0] trunc_ln497_8_fu_1791_p4;
wire   [15:0] tmp_123_i_fu_2053_p3;
wire   [7:0] trunc_ln_fu_1503_p4;
wire   [15:0] tmp_124_i_fu_2065_p3;
wire   [16:0] zext_ln885_fu_2061_p1;
wire   [16:0] zext_ln885_155_fu_2073_p1;
wire   [16:0] add_ln885_176_fu_2077_p2;
wire   [15:0] zext_ln1691_173_fu_2091_p1;
wire   [15:0] add_ln229_236_fu_2095_p2;
wire   [15:0] add_ln229_217_fu_2101_p2;
wire   [7:0] trunc_ln497_9_fu_1827_p4;
wire   [15:0] tmp_125_i_fu_2117_p3;
wire   [7:0] trunc_ln497_1_fu_1539_p4;
wire   [15:0] tmp_126_i_fu_2129_p3;
wire   [16:0] zext_ln885_156_fu_2125_p1;
wire   [16:0] zext_ln885_157_fu_2137_p1;
wire   [16:0] add_ln885_177_fu_2141_p2;
wire   [15:0] zext_ln1691_174_fu_2155_p1;
wire   [15:0] add_ln229_237_fu_2159_p2;
wire   [15:0] add_ln229_219_fu_2165_p2;
wire   [7:0] trunc_ln497_s_fu_1863_p4;
wire   [15:0] tmp_127_i_fu_2181_p3;
wire   [7:0] trunc_ln497_2_fu_1575_p4;
wire   [15:0] tmp_128_i_fu_2193_p3;
wire   [16:0] zext_ln885_158_fu_2189_p1;
wire   [16:0] zext_ln885_159_fu_2201_p1;
wire   [16:0] add_ln885_178_fu_2205_p2;
wire   [15:0] zext_ln1691_175_fu_2219_p1;
wire   [15:0] add_ln229_238_fu_2223_p2;
wire   [15:0] add_ln229_221_fu_2229_p2;
wire   [7:0] trunc_ln497_10_fu_1899_p4;
wire   [15:0] tmp_129_i_fu_2245_p3;
wire   [7:0] trunc_ln497_3_fu_1611_p4;
wire   [15:0] tmp_130_i_fu_2257_p3;
wire   [16:0] zext_ln885_160_fu_2253_p1;
wire   [16:0] zext_ln885_161_fu_2265_p1;
wire   [16:0] add_ln885_179_fu_2269_p2;
wire   [15:0] zext_ln1691_176_fu_2283_p1;
wire   [15:0] add_ln229_239_fu_2287_p2;
wire   [15:0] add_ln229_223_fu_2293_p2;
wire   [7:0] trunc_ln497_11_fu_1935_p4;
wire   [7:0] add_ln497_12_fu_1930_p2;
wire   [15:0] tmp_131_i_fu_2309_p3;
wire   [7:0] trunc_ln497_4_fu_1647_p4;
wire   [7:0] add_ln497_4_fu_1642_p2;
wire   [15:0] tmp_132_i_fu_2321_p3;
wire   [16:0] zext_ln885_162_fu_2317_p1;
wire   [16:0] zext_ln885_163_fu_2329_p1;
wire   [16:0] add_ln885_180_fu_2333_p2;
wire   [0:0] tmp_322_fu_2339_p3;
wire   [15:0] zext_ln1691_177_fu_2347_p1;
wire   [15:0] add_ln229_240_fu_2351_p2;
wire   [7:0] trunc_ln497_12_fu_1971_p4;
wire   [7:0] add_ln497_13_fu_1966_p2;
wire   [15:0] tmp_133_i_fu_2363_p3;
wire   [7:0] trunc_ln497_5_fu_1683_p4;
wire   [7:0] add_ln497_5_fu_1678_p2;
wire   [15:0] tmp_134_i_fu_2375_p3;
wire   [16:0] zext_ln885_165_fu_2371_p1;
wire   [16:0] zext_ln885_166_fu_2383_p1;
wire   [16:0] add_ln885_181_fu_2387_p2;
wire   [0:0] tmp_323_fu_2393_p3;
wire   [15:0] zext_ln1691_178_fu_2401_p1;
wire   [15:0] add_ln229_241_fu_2405_p2;
wire   [7:0] trunc_ln497_13_fu_2007_p4;
wire   [7:0] add_ln497_14_fu_2002_p2;
wire   [15:0] tmp_135_i_fu_2417_p3;
wire   [7:0] trunc_ln497_6_fu_1719_p4;
wire   [7:0] add_ln497_6_fu_1714_p2;
wire   [15:0] tmp_136_i_fu_2429_p3;
wire   [16:0] zext_ln885_168_fu_2425_p1;
wire   [16:0] zext_ln885_169_fu_2437_p1;
wire   [16:0] add_ln885_182_fu_2441_p2;
wire   [0:0] tmp_324_fu_2447_p3;
wire   [15:0] zext_ln1691_179_fu_2455_p1;
wire   [15:0] add_ln229_242_fu_2459_p2;
wire   [7:0] trunc_ln497_14_fu_2043_p4;
wire   [7:0] add_ln497_15_fu_2038_p2;
wire   [15:0] tmp_137_i_fu_2471_p3;
wire   [7:0] trunc_ln497_7_fu_1755_p4;
wire   [7:0] add_ln497_7_fu_1750_p2;
wire   [15:0] tmp_138_i_fu_2483_p3;
wire   [16:0] zext_ln885_172_fu_2491_p1;
wire   [16:0] zext_ln885_171_fu_2479_p1;
wire   [16:0] add_ln885_183_fu_2495_p2;
wire   [0:0] tmp_325_fu_2501_p3;
wire   [15:0] zext_ln1691_180_fu_2509_p1;
wire   [15:0] add_ln229_243_fu_2513_p2;
wire   [7:0] zext_ln229_35_fu_2525_p1;
wire   [7:0] add_ln507_4_fu_2528_p2;
wire   [7:0] zext_ln229_36_fu_2538_p1;
wire   [7:0] add_ln507_5_fu_2541_p2;
wire   [7:0] zext_ln229_37_fu_2551_p1;
wire   [7:0] add_ln507_6_fu_2554_p2;
wire   [7:0] zext_ln229_38_fu_2564_p1;
wire   [7:0] add_ln507_7_fu_2567_p2;
wire   [7:0] add_ln507_fu_2533_p2;
wire   [15:0] tmp_139_i_fu_2589_p3;
wire   [16:0] zext_ln885_174_fu_2596_p1;
wire   [16:0] zext_ln885_164_fu_2577_p1;
wire   [16:0] add_ln885_184_fu_2600_p2;
wire   [0:0] tmp_326_fu_2606_p3;
wire   [15:0] zext_ln1691_181_fu_2614_p1;
wire   [15:0] add_ln229_244_fu_2618_p2;
wire   [7:0] add_ln507_1_fu_2546_p2;
wire   [15:0] tmp_140_i_fu_2629_p3;
wire   [16:0] zext_ln885_176_fu_2636_p1;
wire   [16:0] zext_ln885_167_fu_2580_p1;
wire   [16:0] add_ln885_185_fu_2640_p2;
wire   [0:0] tmp_327_fu_2646_p3;
wire   [15:0] zext_ln1691_182_fu_2654_p1;
wire   [15:0] add_ln229_245_fu_2658_p2;
wire   [7:0] add_ln507_2_fu_2559_p2;
wire   [15:0] tmp_141_i_fu_2669_p3;
wire   [16:0] zext_ln885_178_fu_2676_p1;
wire   [16:0] zext_ln885_170_fu_2583_p1;
wire   [16:0] add_ln885_186_fu_2680_p2;
wire   [0:0] tmp_328_fu_2686_p3;
wire   [15:0] zext_ln1691_183_fu_2694_p1;
wire   [15:0] add_ln229_246_fu_2698_p2;
wire   [7:0] add_ln507_3_fu_2572_p2;
wire   [15:0] tmp_142_i_fu_2709_p3;
wire   [16:0] zext_ln885_180_fu_2716_p1;
wire   [16:0] zext_ln885_173_fu_2586_p1;
wire   [16:0] add_ln885_187_fu_2720_p2;
wire   [0:0] tmp_329_fu_2726_p3;
wire   [15:0] zext_ln1691_184_fu_2734_p1;
wire   [15:0] add_ln229_247_fu_2738_p2;
wire   [16:0] zext_ln885_179_fu_2755_p1;
wire   [16:0] zext_ln885_175_fu_2749_p1;
wire   [16:0] zext_ln885_181_fu_2758_p1;
wire   [16:0] zext_ln885_177_fu_2752_p1;
wire   [16:0] add_ln885_188_fu_2761_p2;
wire   [0:0] tmp_330_fu_2773_p3;
wire   [15:0] zext_ln1691_185_fu_2781_p1;
wire   [15:0] add_ln229_248_fu_2785_p2;
wire   [16:0] add_ln885_189_fu_2767_p2;
wire   [0:0] tmp_331_fu_2799_p3;
wire   [15:0] zext_ln1691_187_fu_2807_p1;
wire   [15:0] add_ln229_249_fu_2811_p2;
wire   [16:0] zext_ln885_182_fu_2821_p1;
wire   [16:0] zext_ln1691_186_fu_2795_p1;
wire   [16:0] add_ln885_190_fu_2825_p2;
wire   [15:0] zext_ln1691_188_fu_2839_p1;
wire   [15:0] add_ln229_250_fu_2842_p2;
wire   [15:0] add_ln229_234_fu_2847_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln229_224_reg_3359 <= add_ln229_224_fu_2357_p2;
        add_ln229_225_reg_3365 <= add_ln229_225_fu_2411_p2;
        add_ln229_226_reg_3371 <= add_ln229_226_fu_2465_p2;
        add_ln229_227_reg_3377 <= add_ln229_227_fu_2519_p2;
        add_ln497_10_reg_3309 <= add_ln497_10_fu_1858_p2;
        add_ln497_11_reg_3314 <= add_ln497_11_fu_1894_p2;
        add_ln497_1_reg_3284 <= add_ln497_1_fu_1534_p2;
        add_ln497_2_reg_3289 <= add_ln497_2_fu_1570_p2;
        add_ln497_3_reg_3294 <= add_ln497_3_fu_1606_p2;
        add_ln497_8_reg_3299 <= add_ln497_8_fu_1786_p2;
        add_ln497_9_reg_3304 <= add_ln497_9_fu_1822_p2;
        add_ln497_reg_3279 <= add_ln497_fu_1498_p2;
        tmp_318_reg_3319 <= add_ln885_176_fu_2077_p2[32'd16];
        tmp_319_reg_3329 <= add_ln885_177_fu_2141_p2[32'd16];
        tmp_320_reg_3339 <= add_ln885_178_fu_2205_p2[32'd16];
        tmp_321_reg_3349 <= add_ln885_179_fu_2269_p2[32'd16];
        trunc_ln1_reg_3324 <= {{add_ln229_217_fu_2101_p2[15:8]}};
        trunc_ln507_1_reg_3334 <= {{add_ln229_219_fu_2165_p2[15:8]}};
        trunc_ln507_2_reg_3344 <= {{add_ln229_221_fu_2229_p2[15:8]}};
        trunc_ln507_3_reg_3354 <= {{add_ln229_223_fu_2293_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2859_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_228_reg_3383 <= add_ln229_228_fu_2623_p2;
        add_ln229_229_reg_3389 <= add_ln229_229_fu_2663_p2;
        add_ln229_230_reg_3395 <= add_ln229_230_fu_2703_p2;
        add_ln229_231_reg_3401 <= add_ln229_231_fu_2743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2859_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_232_reg_3407 <= add_ln229_232_fu_2790_p2;
        add_ln229_233_reg_3412 <= add_ln229_233_fu_2816_p2;
        tmp_332_reg_3417 <= add_ln885_190_fu_2825_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln2_reg_3045 <= {{txEng_subChecksumsFifo_dout[49:34]}};
        or_ln885_52_reg_3024 <= {{txEng_subChecksumsFifo_dout[32:17]}};
        or_ln885_53_reg_3066 <= {{txEng_subChecksumsFifo_dout[66:51]}};
        or_ln885_54_reg_3087 <= {{txEng_subChecksumsFifo_dout[355:340]}};
        or_ln885_55_reg_3092 <= {{txEng_subChecksumsFifo_dout[83:68]}};
        or_ln885_56_reg_3103 <= {{txEng_subChecksumsFifo_dout[372:357]}};
        or_ln885_57_reg_3108 <= {{txEng_subChecksumsFifo_dout[100:85]}};
        or_ln885_58_reg_3119 <= {{txEng_subChecksumsFifo_dout[389:374]}};
        or_ln885_59_reg_3124 <= {{txEng_subChecksumsFifo_dout[117:102]}};
        or_ln885_60_reg_3135 <= {{txEng_subChecksumsFifo_dout[406:391]}};
        or_ln885_61_reg_3140 <= {{txEng_subChecksumsFifo_dout[134:119]}};
        or_ln885_62_reg_3151 <= {{txEng_subChecksumsFifo_dout[423:408]}};
        or_ln885_63_reg_3156 <= {{txEng_subChecksumsFifo_dout[151:136]}};
        or_ln885_64_reg_3167 <= {{txEng_subChecksumsFifo_dout[440:425]}};
        or_ln885_65_reg_3172 <= {{txEng_subChecksumsFifo_dout[168:153]}};
        or_ln885_66_reg_3183 <= {{txEng_subChecksumsFifo_dout[457:442]}};
        or_ln885_67_reg_3188 <= {{txEng_subChecksumsFifo_dout[185:170]}};
        or_ln885_68_reg_3199 <= {{txEng_subChecksumsFifo_dout[474:459]}};
        or_ln885_69_reg_3204 <= {{txEng_subChecksumsFifo_dout[202:187]}};
        or_ln885_70_reg_3215 <= {{txEng_subChecksumsFifo_dout[491:476]}};
        or_ln885_71_reg_3220 <= {{txEng_subChecksumsFifo_dout[219:204]}};
        or_ln885_72_reg_3231 <= {{txEng_subChecksumsFifo_dout[508:493]}};
        or_ln885_73_reg_3236 <= {{txEng_subChecksumsFifo_dout[236:221]}};
        or_ln885_74_reg_3247 <= {{txEng_subChecksumsFifo_dout[525:510]}};
        or_ln885_75_reg_3252 <= {{txEng_subChecksumsFifo_dout[253:238]}};
        or_ln885_76_reg_3263 <= {{txEng_subChecksumsFifo_dout[542:527]}};
        or_ln885_77_reg_3268 <= {{txEng_subChecksumsFifo_dout[270:255]}};
        tmp_10_reg_2883 <= {{txEng_subChecksumsFifo_dout[177:170]}};
        tmp_11_reg_2888 <= {{txEng_subChecksumsFifo_dout[194:187]}};
        tmp_12_reg_2893 <= {{txEng_subChecksumsFifo_dout[211:204]}};
        tmp_13_reg_2898 <= {{txEng_subChecksumsFifo_dout[228:221]}};
        tmp_14_reg_2903 <= {{txEng_subChecksumsFifo_dout[245:238]}};
        tmp_15_reg_2908 <= {{txEng_subChecksumsFifo_dout[262:255]}};
        tmp_16_reg_2913 <= {{txEng_subChecksumsFifo_dout[347:340]}};
        tmp_17_reg_2918 <= {{txEng_subChecksumsFifo_dout[364:357]}};
        tmp_18_reg_2923 <= {{txEng_subChecksumsFifo_dout[381:374]}};
        tmp_19_reg_2928 <= {{txEng_subChecksumsFifo_dout[398:391]}};
        tmp_20_reg_2933 <= {{txEng_subChecksumsFifo_dout[415:408]}};
        tmp_21_reg_2938 <= {{txEng_subChecksumsFifo_dout[432:425]}};
        tmp_22_reg_2943 <= {{txEng_subChecksumsFifo_dout[449:442]}};
        tmp_23_reg_2948 <= {{txEng_subChecksumsFifo_dout[466:459]}};
        tmp_24_reg_2953 <= {{txEng_subChecksumsFifo_dout[483:476]}};
        tmp_25_reg_2958 <= {{txEng_subChecksumsFifo_dout[500:493]}};
        tmp_26_reg_2963 <= {{txEng_subChecksumsFifo_dout[517:510]}};
        tmp_303_reg_3039 <= add_ln885_161_fu_707_p2[32'd16];
        tmp_304_reg_3060 <= add_ln885_162_fu_761_p2[32'd16];
        tmp_305_reg_3081 <= add_ln885_163_fu_815_p2[32'd16];
        tmp_306_reg_3097 <= add_ln885_164_fu_869_p2[32'd16];
        tmp_307_reg_3113 <= add_ln885_165_fu_923_p2[32'd16];
        tmp_308_reg_3129 <= add_ln885_166_fu_977_p2[32'd16];
        tmp_309_reg_3145 <= add_ln885_167_fu_1031_p2[32'd16];
        tmp_310_reg_3161 <= add_ln885_168_fu_1085_p2[32'd16];
        tmp_311_reg_3177 <= add_ln885_169_fu_1139_p2[32'd16];
        tmp_312_reg_3193 <= add_ln885_170_fu_1193_p2[32'd16];
        tmp_313_reg_3209 <= add_ln885_171_fu_1247_p2[32'd16];
        tmp_314_reg_3225 <= add_ln885_172_fu_1301_p2[32'd16];
        tmp_315_reg_3241 <= add_ln885_173_fu_1355_p2[32'd16];
        tmp_316_reg_3257 <= add_ln885_174_fu_1409_p2[32'd16];
        tmp_317_reg_3273 <= add_ln885_175_fu_1463_p2[32'd16];
        tmp_7_reg_2868 <= {{txEng_subChecksumsFifo_dout[126:119]}};
        tmp_8_reg_2873 <= {{txEng_subChecksumsFifo_dout[143:136]}};
        tmp_9_reg_2878 <= {{txEng_subChecksumsFifo_dout[160:153]}};
        tmp_reg_3018 <= add_ln885_fu_653_p2[32'd16];
        tmp_s_reg_2863 <= {{txEng_subChecksumsFifo_dout[109:102]}};
        trunc_ln144_56_reg_2973 <= {{txEng_subChecksumsFifo_dout[41:34]}};
        trunc_ln144_57_reg_2978 <= {{txEng_subChecksumsFifo_dout[58:51]}};
        trunc_ln144_58_reg_2983 <= {{txEng_subChecksumsFifo_dout[75:68]}};
        trunc_ln144_59_reg_2988 <= {{txEng_subChecksumsFifo_dout[92:85]}};
        trunc_ln144_60_reg_2993 <= {{txEng_subChecksumsFifo_dout[534:527]}};
        trunc_ln144_s_reg_2968 <= {{txEng_subChecksumsFifo_dout[24:17]}};
        trunc_ln885_10_reg_3050 <= {{txEng_subChecksumsFifo_dout[313:306]}};
        trunc_ln885_11_reg_3055 <= {{txEng_subChecksumsFifo_dout[321:306]}};
        trunc_ln885_12_reg_3071 <= {{txEng_subChecksumsFifo_dout[330:323]}};
        trunc_ln885_13_reg_3076 <= {{txEng_subChecksumsFifo_dout[338:323]}};
        trunc_ln885_69_reg_3008 <= trunc_ln885_69_fu_639_p1;
        trunc_ln885_7_reg_3013 <= {{txEng_subChecksumsFifo_dout[287:272]}};
        trunc_ln885_8_reg_3029 <= {{txEng_subChecksumsFifo_dout[296:289]}};
        trunc_ln885_9_reg_3034 <= {{txEng_subChecksumsFifo_dout[304:289]}};
        trunc_ln885_reg_2998 <= trunc_ln885_fu_625_p1;
        trunc_ln885_s_reg_3003 <= {{txEng_subChecksumsFifo_dout[279:272]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_2859 <= tmp_i_nbreadreq_fu_290_p3;
        tmp_i_reg_2859_pp0_iter1_reg <= tmp_i_reg_2859;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_reg_2859_pp0_iter2_reg <= tmp_i_reg_2859_pp0_iter1_reg;
        tmp_i_reg_2859_pp0_iter3_reg <= tmp_i_reg_2859_pp0_iter2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txEng_subChecksumsFifo_blk_n = txEng_subChecksumsFifo_empty_n;
    end else begin
        txEng_subChecksumsFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txEng_subChecksumsFifo_read = 1'b1;
    end else begin
        txEng_subChecksumsFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        txEng_tcpChecksumFifo_blk_n = txEng_tcpChecksumFifo_full_n;
    end else begin
        txEng_tcpChecksumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        txEng_tcpChecksumFifo_write = 1'b1;
    end else begin
        txEng_tcpChecksumFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln229_185_fu_1488_p2 = (add_ln229_fu_1483_p2 + trunc_ln885_7_reg_3013);

assign add_ln229_187_fu_1524_p2 = (add_ln229_196_fu_1519_p2 + trunc_ln885_9_reg_3034);

assign add_ln229_189_fu_1560_p2 = (add_ln229_198_fu_1555_p2 + trunc_ln885_11_reg_3055);

assign add_ln229_191_fu_1596_p2 = (add_ln229_200_fu_1591_p2 + trunc_ln885_13_reg_3076);

assign add_ln229_193_fu_1632_p2 = (add_ln229_202_fu_1627_p2 + or_ln885_54_reg_3087);

assign add_ln229_195_fu_1668_p2 = (add_ln229_204_fu_1663_p2 + or_ln885_56_reg_3103);

assign add_ln229_196_fu_1519_p2 = (or_ln885_52_reg_3024 + zext_ln1691_158_fu_1513_p1);

assign add_ln229_197_fu_1704_p2 = (add_ln229_206_fu_1699_p2 + or_ln885_58_reg_3119);

assign add_ln229_198_fu_1555_p2 = (or_ln2_reg_3045 + zext_ln1691_159_fu_1549_p1);

assign add_ln229_199_fu_1740_p2 = (add_ln229_208_fu_1735_p2 + or_ln885_60_reg_3135);

assign add_ln229_200_fu_1591_p2 = (or_ln885_53_reg_3066 + zext_ln1691_160_fu_1585_p1);

assign add_ln229_201_fu_1776_p2 = (add_ln229_210_fu_1771_p2 + or_ln885_62_reg_3151);

assign add_ln229_202_fu_1627_p2 = (or_ln885_55_reg_3092 + zext_ln1691_161_fu_1621_p1);

assign add_ln229_203_fu_1812_p2 = (add_ln229_212_fu_1807_p2 + or_ln885_64_reg_3167);

assign add_ln229_204_fu_1663_p2 = (or_ln885_57_reg_3108 + zext_ln1691_162_fu_1657_p1);

assign add_ln229_205_fu_1848_p2 = (add_ln229_214_fu_1843_p2 + or_ln885_66_reg_3183);

assign add_ln229_206_fu_1699_p2 = (or_ln885_59_reg_3124 + zext_ln1691_163_fu_1693_p1);

assign add_ln229_207_fu_1884_p2 = (add_ln229_216_fu_1879_p2 + or_ln885_68_reg_3199);

assign add_ln229_208_fu_1735_p2 = (or_ln885_61_reg_3140 + zext_ln1691_164_fu_1729_p1);

assign add_ln229_209_fu_1920_p2 = (add_ln229_218_fu_1915_p2 + or_ln885_70_reg_3215);

assign add_ln229_210_fu_1771_p2 = (or_ln885_63_reg_3156 + zext_ln1691_165_fu_1765_p1);

assign add_ln229_211_fu_1956_p2 = (add_ln229_220_fu_1951_p2 + or_ln885_72_reg_3231);

assign add_ln229_212_fu_1807_p2 = (or_ln885_65_reg_3172 + zext_ln1691_166_fu_1801_p1);

assign add_ln229_213_fu_1992_p2 = (add_ln229_222_fu_1987_p2 + or_ln885_74_reg_3247);

assign add_ln229_214_fu_1843_p2 = (or_ln885_67_reg_3188 + zext_ln1691_167_fu_1837_p1);

assign add_ln229_215_fu_2028_p2 = (add_ln229_235_fu_2023_p2 + or_ln885_77_reg_3268);

assign add_ln229_216_fu_1879_p2 = (or_ln885_69_reg_3204 + zext_ln1691_168_fu_1873_p1);

assign add_ln229_217_fu_2101_p2 = (add_ln229_236_fu_2095_p2 + tmp_123_i_fu_2053_p3);

assign add_ln229_218_fu_1915_p2 = (or_ln885_71_reg_3220 + zext_ln1691_169_fu_1909_p1);

assign add_ln229_219_fu_2165_p2 = (add_ln229_237_fu_2159_p2 + tmp_125_i_fu_2117_p3);

assign add_ln229_220_fu_1951_p2 = (or_ln885_73_reg_3236 + zext_ln1691_170_fu_1945_p1);

assign add_ln229_221_fu_2229_p2 = (add_ln229_238_fu_2223_p2 + tmp_127_i_fu_2181_p3);

assign add_ln229_222_fu_1987_p2 = (or_ln885_75_reg_3252 + zext_ln1691_171_fu_1981_p1);

assign add_ln229_223_fu_2293_p2 = (add_ln229_239_fu_2287_p2 + tmp_129_i_fu_2245_p3);

assign add_ln229_224_fu_2357_p2 = (add_ln229_240_fu_2351_p2 + tmp_131_i_fu_2309_p3);

assign add_ln229_225_fu_2411_p2 = (add_ln229_241_fu_2405_p2 + tmp_133_i_fu_2363_p3);

assign add_ln229_226_fu_2465_p2 = (add_ln229_242_fu_2459_p2 + tmp_135_i_fu_2417_p3);

assign add_ln229_227_fu_2519_p2 = (add_ln229_243_fu_2513_p2 + tmp_138_i_fu_2483_p3);

assign add_ln229_228_fu_2623_p2 = (add_ln229_244_fu_2618_p2 + tmp_139_i_fu_2589_p3);

assign add_ln229_229_fu_2663_p2 = (add_ln229_245_fu_2658_p2 + tmp_140_i_fu_2629_p3);

assign add_ln229_230_fu_2703_p2 = (add_ln229_246_fu_2698_p2 + tmp_141_i_fu_2669_p3);

assign add_ln229_231_fu_2743_p2 = (add_ln229_247_fu_2738_p2 + tmp_142_i_fu_2709_p3);

assign add_ln229_232_fu_2790_p2 = (add_ln229_248_fu_2785_p2 + add_ln229_230_reg_3395);

assign add_ln229_233_fu_2816_p2 = (add_ln229_249_fu_2811_p2 + add_ln229_231_reg_3401);

assign add_ln229_234_fu_2847_p2 = (add_ln229_250_fu_2842_p2 + add_ln229_233_reg_3412);

assign add_ln229_235_fu_2023_p2 = (or_ln885_76_reg_3263 + zext_ln1691_172_fu_2017_p1);

assign add_ln229_236_fu_2095_p2 = (tmp_124_i_fu_2065_p3 + zext_ln1691_173_fu_2091_p1);

assign add_ln229_237_fu_2159_p2 = (tmp_126_i_fu_2129_p3 + zext_ln1691_174_fu_2155_p1);

assign add_ln229_238_fu_2223_p2 = (tmp_128_i_fu_2193_p3 + zext_ln1691_175_fu_2219_p1);

assign add_ln229_239_fu_2287_p2 = (tmp_130_i_fu_2257_p3 + zext_ln1691_176_fu_2283_p1);

assign add_ln229_240_fu_2351_p2 = (tmp_132_i_fu_2321_p3 + zext_ln1691_177_fu_2347_p1);

assign add_ln229_241_fu_2405_p2 = (tmp_134_i_fu_2375_p3 + zext_ln1691_178_fu_2401_p1);

assign add_ln229_242_fu_2459_p2 = (tmp_136_i_fu_2429_p3 + zext_ln1691_179_fu_2455_p1);

assign add_ln229_243_fu_2513_p2 = (tmp_137_i_fu_2471_p3 + zext_ln1691_180_fu_2509_p1);

assign add_ln229_244_fu_2618_p2 = (add_ln229_224_reg_3359 + zext_ln1691_181_fu_2614_p1);

assign add_ln229_245_fu_2658_p2 = (add_ln229_225_reg_3365 + zext_ln1691_182_fu_2654_p1);

assign add_ln229_246_fu_2698_p2 = (add_ln229_226_reg_3371 + zext_ln1691_183_fu_2694_p1);

assign add_ln229_247_fu_2738_p2 = (add_ln229_227_reg_3377 + zext_ln1691_184_fu_2734_p1);

assign add_ln229_248_fu_2785_p2 = (add_ln229_228_reg_3383 + zext_ln1691_185_fu_2781_p1);

assign add_ln229_249_fu_2811_p2 = (add_ln229_229_reg_3389 + zext_ln1691_187_fu_2807_p1);

assign add_ln229_250_fu_2842_p2 = (add_ln229_232_reg_3407 + zext_ln1691_188_fu_2839_p1);

assign add_ln229_fu_1483_p2 = (trunc_ln885_69_reg_3008 + zext_ln1691_fu_1477_p1);

assign add_ln497_10_fu_1858_p2 = (add_ln497_26_fu_1853_p2 + tmp_22_reg_2943);

assign add_ln497_11_fu_1894_p2 = (add_ln497_27_fu_1889_p2 + tmp_23_reg_2948);

assign add_ln497_12_fu_1930_p2 = (add_ln497_28_fu_1925_p2 + tmp_24_reg_2953);

assign add_ln497_13_fu_1966_p2 = (add_ln497_29_fu_1961_p2 + tmp_25_reg_2958);

assign add_ln497_14_fu_2002_p2 = (add_ln497_30_fu_1997_p2 + tmp_26_reg_2963);

assign add_ln497_15_fu_2038_p2 = (add_ln497_31_fu_2033_p2 + tmp_15_reg_2908);

assign add_ln497_16_fu_1493_p2 = (trunc_ln885_reg_2998 + zext_ln229_fu_1480_p1);

assign add_ln497_17_fu_1529_p2 = (trunc_ln144_s_reg_2968 + zext_ln229_20_fu_1516_p1);

assign add_ln497_18_fu_1565_p2 = (trunc_ln144_56_reg_2973 + zext_ln229_21_fu_1552_p1);

assign add_ln497_19_fu_1601_p2 = (trunc_ln144_57_reg_2978 + zext_ln229_22_fu_1588_p1);

assign add_ln497_1_fu_1534_p2 = (add_ln497_17_fu_1529_p2 + trunc_ln885_8_reg_3029);

assign add_ln497_20_fu_1637_p2 = (trunc_ln144_58_reg_2983 + zext_ln229_23_fu_1624_p1);

assign add_ln497_21_fu_1673_p2 = (trunc_ln144_59_reg_2988 + zext_ln229_24_fu_1660_p1);

assign add_ln497_22_fu_1709_p2 = (tmp_s_reg_2863 + zext_ln229_25_fu_1696_p1);

assign add_ln497_23_fu_1745_p2 = (tmp_7_reg_2868 + zext_ln229_26_fu_1732_p1);

assign add_ln497_24_fu_1781_p2 = (tmp_8_reg_2873 + zext_ln229_27_fu_1768_p1);

assign add_ln497_25_fu_1817_p2 = (tmp_9_reg_2878 + zext_ln229_28_fu_1804_p1);

assign add_ln497_26_fu_1853_p2 = (tmp_10_reg_2883 + zext_ln229_29_fu_1840_p1);

assign add_ln497_27_fu_1889_p2 = (tmp_11_reg_2888 + zext_ln229_30_fu_1876_p1);

assign add_ln497_28_fu_1925_p2 = (tmp_12_reg_2893 + zext_ln229_31_fu_1912_p1);

assign add_ln497_29_fu_1961_p2 = (tmp_13_reg_2898 + zext_ln229_32_fu_1948_p1);

assign add_ln497_2_fu_1570_p2 = (add_ln497_18_fu_1565_p2 + trunc_ln885_10_reg_3050);

assign add_ln497_30_fu_1997_p2 = (tmp_14_reg_2903 + zext_ln229_33_fu_1984_p1);

assign add_ln497_31_fu_2033_p2 = (trunc_ln144_60_reg_2993 + zext_ln229_34_fu_2020_p1);

assign add_ln497_3_fu_1606_p2 = (add_ln497_19_fu_1601_p2 + trunc_ln885_12_reg_3071);

assign add_ln497_4_fu_1642_p2 = (add_ln497_20_fu_1637_p2 + tmp_16_reg_2913);

assign add_ln497_5_fu_1678_p2 = (add_ln497_21_fu_1673_p2 + tmp_17_reg_2918);

assign add_ln497_6_fu_1714_p2 = (add_ln497_22_fu_1709_p2 + tmp_18_reg_2923);

assign add_ln497_7_fu_1750_p2 = (add_ln497_23_fu_1745_p2 + tmp_19_reg_2928);

assign add_ln497_8_fu_1786_p2 = (add_ln497_24_fu_1781_p2 + tmp_20_reg_2933);

assign add_ln497_9_fu_1822_p2 = (add_ln497_25_fu_1817_p2 + tmp_21_reg_2938);

assign add_ln497_fu_1498_p2 = (add_ln497_16_fu_1493_p2 + trunc_ln885_s_reg_3003);

assign add_ln507_1_fu_2546_p2 = (add_ln507_5_fu_2541_p2 + add_ln497_9_reg_3304);

assign add_ln507_2_fu_2559_p2 = (add_ln507_6_fu_2554_p2 + add_ln497_10_reg_3309);

assign add_ln507_3_fu_2572_p2 = (add_ln507_7_fu_2567_p2 + add_ln497_11_reg_3314);

assign add_ln507_4_fu_2528_p2 = (add_ln497_reg_3279 + zext_ln229_35_fu_2525_p1);

assign add_ln507_5_fu_2541_p2 = (add_ln497_1_reg_3284 + zext_ln229_36_fu_2538_p1);

assign add_ln507_6_fu_2554_p2 = (add_ln497_2_reg_3289 + zext_ln229_37_fu_2551_p1);

assign add_ln507_7_fu_2567_p2 = (add_ln497_3_reg_3294 + zext_ln229_38_fu_2564_p1);

assign add_ln507_fu_2533_p2 = (add_ln507_4_fu_2528_p2 + add_ln497_8_reg_3299);

assign add_ln885_161_fu_707_p2 = (tmp_sum_V_4_fu_325_p4 + or_ln_fu_677_p4);

assign add_ln885_162_fu_761_p2 = (tmp_sum_V_5_fu_335_p4 + or_ln885_s_fu_731_p4);

assign add_ln885_163_fu_815_p2 = (tmp_sum_V_6_fu_345_p4 + or_ln885_26_fu_785_p4);

assign add_ln885_164_fu_869_p2 = (or_ln885_27_fu_839_p4 + or_ln885_28_fu_859_p4);

assign add_ln885_165_fu_923_p2 = (or_ln885_29_fu_893_p4 + or_ln885_30_fu_913_p4);

assign add_ln885_166_fu_977_p2 = (or_ln885_31_fu_947_p4 + or_ln885_32_fu_967_p4);

assign add_ln885_167_fu_1031_p2 = (or_ln885_33_fu_1001_p4 + or_ln885_34_fu_1021_p4);

assign add_ln885_168_fu_1085_p2 = (or_ln885_35_fu_1055_p4 + or_ln885_36_fu_1075_p4);

assign add_ln885_169_fu_1139_p2 = (or_ln885_37_fu_1109_p4 + or_ln885_38_fu_1129_p4);

assign add_ln885_170_fu_1193_p2 = (or_ln885_39_fu_1163_p4 + or_ln885_40_fu_1183_p4);

assign add_ln885_171_fu_1247_p2 = (or_ln885_41_fu_1217_p4 + or_ln885_42_fu_1237_p4);

assign add_ln885_172_fu_1301_p2 = (or_ln885_43_fu_1271_p4 + or_ln885_44_fu_1291_p4);

assign add_ln885_173_fu_1355_p2 = (or_ln885_45_fu_1325_p4 + or_ln885_46_fu_1345_p4);

assign add_ln885_174_fu_1409_p2 = (or_ln885_47_fu_1379_p4 + or_ln885_48_fu_1399_p4);

assign add_ln885_175_fu_1463_p2 = (or_ln885_50_fu_1453_p4 + or_ln885_49_fu_1433_p4);

assign add_ln885_176_fu_2077_p2 = (zext_ln885_fu_2061_p1 + zext_ln885_155_fu_2073_p1);

assign add_ln885_177_fu_2141_p2 = (zext_ln885_156_fu_2125_p1 + zext_ln885_157_fu_2137_p1);

assign add_ln885_178_fu_2205_p2 = (zext_ln885_158_fu_2189_p1 + zext_ln885_159_fu_2201_p1);

assign add_ln885_179_fu_2269_p2 = (zext_ln885_160_fu_2253_p1 + zext_ln885_161_fu_2265_p1);

assign add_ln885_180_fu_2333_p2 = (zext_ln885_162_fu_2317_p1 + zext_ln885_163_fu_2329_p1);

assign add_ln885_181_fu_2387_p2 = (zext_ln885_165_fu_2371_p1 + zext_ln885_166_fu_2383_p1);

assign add_ln885_182_fu_2441_p2 = (zext_ln885_168_fu_2425_p1 + zext_ln885_169_fu_2437_p1);

assign add_ln885_183_fu_2495_p2 = (zext_ln885_172_fu_2491_p1 + zext_ln885_171_fu_2479_p1);

assign add_ln885_184_fu_2600_p2 = (zext_ln885_174_fu_2596_p1 + zext_ln885_164_fu_2577_p1);

assign add_ln885_185_fu_2640_p2 = (zext_ln885_176_fu_2636_p1 + zext_ln885_167_fu_2580_p1);

assign add_ln885_186_fu_2680_p2 = (zext_ln885_178_fu_2676_p1 + zext_ln885_170_fu_2583_p1);

assign add_ln885_187_fu_2720_p2 = (zext_ln885_180_fu_2716_p1 + zext_ln885_173_fu_2586_p1);

assign add_ln885_188_fu_2761_p2 = (zext_ln885_179_fu_2755_p1 + zext_ln885_175_fu_2749_p1);

assign add_ln885_189_fu_2767_p2 = (zext_ln885_181_fu_2758_p1 + zext_ln885_177_fu_2752_p1);

assign add_ln885_190_fu_2825_p2 = (zext_ln885_182_fu_2821_p1 + zext_ln1691_186_fu_2795_p1);

assign add_ln885_fu_653_p2 = (tmp_sum_V_fu_315_p4 + trunc_ln144_fu_311_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (txEng_tcpChecksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (txEng_subChecksumsFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (txEng_tcpChecksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (txEng_subChecksumsFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (txEng_tcpChecksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (txEng_subChecksumsFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (txEng_subChecksumsFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (txEng_tcpChecksumFifo_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign or_ln885_26_fu_785_p4 = {{txEng_subChecksumsFifo_dout[67:51]}};

assign or_ln885_27_fu_839_p4 = {{txEng_subChecksumsFifo_dout[356:340]}};

assign or_ln885_28_fu_859_p4 = {{txEng_subChecksumsFifo_dout[84:68]}};

assign or_ln885_29_fu_893_p4 = {{txEng_subChecksumsFifo_dout[373:357]}};

assign or_ln885_30_fu_913_p4 = {{txEng_subChecksumsFifo_dout[101:85]}};

assign or_ln885_31_fu_947_p4 = {{txEng_subChecksumsFifo_dout[390:374]}};

assign or_ln885_32_fu_967_p4 = {{txEng_subChecksumsFifo_dout[118:102]}};

assign or_ln885_33_fu_1001_p4 = {{txEng_subChecksumsFifo_dout[407:391]}};

assign or_ln885_34_fu_1021_p4 = {{txEng_subChecksumsFifo_dout[135:119]}};

assign or_ln885_35_fu_1055_p4 = {{txEng_subChecksumsFifo_dout[424:408]}};

assign or_ln885_36_fu_1075_p4 = {{txEng_subChecksumsFifo_dout[152:136]}};

assign or_ln885_37_fu_1109_p4 = {{txEng_subChecksumsFifo_dout[441:425]}};

assign or_ln885_38_fu_1129_p4 = {{txEng_subChecksumsFifo_dout[169:153]}};

assign or_ln885_39_fu_1163_p4 = {{txEng_subChecksumsFifo_dout[458:442]}};

assign or_ln885_40_fu_1183_p4 = {{txEng_subChecksumsFifo_dout[186:170]}};

assign or_ln885_41_fu_1217_p4 = {{txEng_subChecksumsFifo_dout[475:459]}};

assign or_ln885_42_fu_1237_p4 = {{txEng_subChecksumsFifo_dout[203:187]}};

assign or_ln885_43_fu_1271_p4 = {{txEng_subChecksumsFifo_dout[492:476]}};

assign or_ln885_44_fu_1291_p4 = {{txEng_subChecksumsFifo_dout[220:204]}};

assign or_ln885_45_fu_1325_p4 = {{txEng_subChecksumsFifo_dout[509:493]}};

assign or_ln885_46_fu_1345_p4 = {{txEng_subChecksumsFifo_dout[237:221]}};

assign or_ln885_47_fu_1379_p4 = {{txEng_subChecksumsFifo_dout[526:510]}};

assign or_ln885_48_fu_1399_p4 = {{txEng_subChecksumsFifo_dout[254:238]}};

assign or_ln885_49_fu_1433_p4 = {{txEng_subChecksumsFifo_dout[543:527]}};

assign or_ln885_50_fu_1453_p4 = {{txEng_subChecksumsFifo_dout[271:255]}};

assign or_ln885_s_fu_731_p4 = {{txEng_subChecksumsFifo_dout[50:34]}};

assign or_ln_fu_677_p4 = {{txEng_subChecksumsFifo_dout[33:17]}};

assign tmp_123_i_fu_2053_p3 = {{trunc_ln497_8_fu_1791_p4}, {add_ln497_8_fu_1786_p2}};

assign tmp_124_i_fu_2065_p3 = {{trunc_ln_fu_1503_p4}, {add_ln497_fu_1498_p2}};

assign tmp_125_i_fu_2117_p3 = {{trunc_ln497_9_fu_1827_p4}, {add_ln497_9_fu_1822_p2}};

assign tmp_126_i_fu_2129_p3 = {{trunc_ln497_1_fu_1539_p4}, {add_ln497_1_fu_1534_p2}};

assign tmp_127_i_fu_2181_p3 = {{trunc_ln497_s_fu_1863_p4}, {add_ln497_10_fu_1858_p2}};

assign tmp_128_i_fu_2193_p3 = {{trunc_ln497_2_fu_1575_p4}, {add_ln497_2_fu_1570_p2}};

assign tmp_129_i_fu_2245_p3 = {{trunc_ln497_10_fu_1899_p4}, {add_ln497_11_fu_1894_p2}};

assign tmp_130_i_fu_2257_p3 = {{trunc_ln497_3_fu_1611_p4}, {add_ln497_3_fu_1606_p2}};

assign tmp_131_i_fu_2309_p3 = {{trunc_ln497_11_fu_1935_p4}, {add_ln497_12_fu_1930_p2}};

assign tmp_132_i_fu_2321_p3 = {{trunc_ln497_4_fu_1647_p4}, {add_ln497_4_fu_1642_p2}};

assign tmp_133_i_fu_2363_p3 = {{trunc_ln497_12_fu_1971_p4}, {add_ln497_13_fu_1966_p2}};

assign tmp_134_i_fu_2375_p3 = {{trunc_ln497_5_fu_1683_p4}, {add_ln497_5_fu_1678_p2}};

assign tmp_135_i_fu_2417_p3 = {{trunc_ln497_13_fu_2007_p4}, {add_ln497_14_fu_2002_p2}};

assign tmp_136_i_fu_2429_p3 = {{trunc_ln497_6_fu_1719_p4}, {add_ln497_6_fu_1714_p2}};

assign tmp_137_i_fu_2471_p3 = {{trunc_ln497_14_fu_2043_p4}, {add_ln497_15_fu_2038_p2}};

assign tmp_138_i_fu_2483_p3 = {{trunc_ln497_7_fu_1755_p4}, {add_ln497_7_fu_1750_p2}};

assign tmp_139_i_fu_2589_p3 = {{trunc_ln1_reg_3324}, {add_ln507_fu_2533_p2}};

assign tmp_140_i_fu_2629_p3 = {{trunc_ln507_1_reg_3334}, {add_ln507_1_fu_2546_p2}};

assign tmp_141_i_fu_2669_p3 = {{trunc_ln507_2_reg_3344}, {add_ln507_2_fu_2559_p2}};

assign tmp_142_i_fu_2709_p3 = {{trunc_ln507_3_reg_3354}, {add_ln507_3_fu_2572_p2}};

assign tmp_318_fu_2083_p3 = add_ln885_176_fu_2077_p2[32'd16];

assign tmp_319_fu_2147_p3 = add_ln885_177_fu_2141_p2[32'd16];

assign tmp_320_fu_2211_p3 = add_ln885_178_fu_2205_p2[32'd16];

assign tmp_321_fu_2275_p3 = add_ln885_179_fu_2269_p2[32'd16];

assign tmp_322_fu_2339_p3 = add_ln885_180_fu_2333_p2[32'd16];

assign tmp_323_fu_2393_p3 = add_ln885_181_fu_2387_p2[32'd16];

assign tmp_324_fu_2447_p3 = add_ln885_182_fu_2441_p2[32'd16];

assign tmp_325_fu_2501_p3 = add_ln885_183_fu_2495_p2[32'd16];

assign tmp_326_fu_2606_p3 = add_ln885_184_fu_2600_p2[32'd16];

assign tmp_327_fu_2646_p3 = add_ln885_185_fu_2640_p2[32'd16];

assign tmp_328_fu_2686_p3 = add_ln885_186_fu_2680_p2[32'd16];

assign tmp_329_fu_2726_p3 = add_ln885_187_fu_2720_p2[32'd16];

assign tmp_330_fu_2773_p3 = add_ln885_188_fu_2761_p2[32'd16];

assign tmp_331_fu_2799_p3 = add_ln885_189_fu_2767_p2[32'd16];

assign tmp_i_nbreadreq_fu_290_p3 = txEng_subChecksumsFifo_empty_n;

assign tmp_sum_V_4_fu_325_p4 = {{txEng_subChecksumsFifo_dout[305:289]}};

assign tmp_sum_V_5_fu_335_p4 = {{txEng_subChecksumsFifo_dout[322:306]}};

assign tmp_sum_V_6_fu_345_p4 = {{txEng_subChecksumsFifo_dout[339:323]}};

assign tmp_sum_V_fu_315_p4 = {{txEng_subChecksumsFifo_dout[288:272]}};

assign trunc_ln144_fu_311_p1 = txEng_subChecksumsFifo_dout[16:0];

assign trunc_ln497_10_fu_1899_p4 = {{add_ln229_207_fu_1884_p2[15:8]}};

assign trunc_ln497_11_fu_1935_p4 = {{add_ln229_209_fu_1920_p2[15:8]}};

assign trunc_ln497_12_fu_1971_p4 = {{add_ln229_211_fu_1956_p2[15:8]}};

assign trunc_ln497_13_fu_2007_p4 = {{add_ln229_213_fu_1992_p2[15:8]}};

assign trunc_ln497_14_fu_2043_p4 = {{add_ln229_215_fu_2028_p2[15:8]}};

assign trunc_ln497_1_fu_1539_p4 = {{add_ln229_187_fu_1524_p2[15:8]}};

assign trunc_ln497_2_fu_1575_p4 = {{add_ln229_189_fu_1560_p2[15:8]}};

assign trunc_ln497_3_fu_1611_p4 = {{add_ln229_191_fu_1596_p2[15:8]}};

assign trunc_ln497_4_fu_1647_p4 = {{add_ln229_193_fu_1632_p2[15:8]}};

assign trunc_ln497_5_fu_1683_p4 = {{add_ln229_195_fu_1668_p2[15:8]}};

assign trunc_ln497_6_fu_1719_p4 = {{add_ln229_197_fu_1704_p2[15:8]}};

assign trunc_ln497_7_fu_1755_p4 = {{add_ln229_199_fu_1740_p2[15:8]}};

assign trunc_ln497_8_fu_1791_p4 = {{add_ln229_201_fu_1776_p2[15:8]}};

assign trunc_ln497_9_fu_1827_p4 = {{add_ln229_203_fu_1812_p2[15:8]}};

assign trunc_ln497_s_fu_1863_p4 = {{add_ln229_205_fu_1848_p2[15:8]}};

assign trunc_ln885_69_fu_639_p1 = txEng_subChecksumsFifo_dout[15:0];

assign trunc_ln885_fu_625_p1 = txEng_subChecksumsFifo_dout[7:0];

assign trunc_ln_fu_1503_p4 = {{add_ln229_185_fu_1488_p2[15:8]}};

assign txEng_tcpChecksumFifo_din = (16'd65535 ^ add_ln229_234_fu_2847_p2);

assign zext_ln1691_158_fu_1513_p1 = tmp_303_reg_3039;

assign zext_ln1691_159_fu_1549_p1 = tmp_304_reg_3060;

assign zext_ln1691_160_fu_1585_p1 = tmp_305_reg_3081;

assign zext_ln1691_161_fu_1621_p1 = tmp_306_reg_3097;

assign zext_ln1691_162_fu_1657_p1 = tmp_307_reg_3113;

assign zext_ln1691_163_fu_1693_p1 = tmp_308_reg_3129;

assign zext_ln1691_164_fu_1729_p1 = tmp_309_reg_3145;

assign zext_ln1691_165_fu_1765_p1 = tmp_310_reg_3161;

assign zext_ln1691_166_fu_1801_p1 = tmp_311_reg_3177;

assign zext_ln1691_167_fu_1837_p1 = tmp_312_reg_3193;

assign zext_ln1691_168_fu_1873_p1 = tmp_313_reg_3209;

assign zext_ln1691_169_fu_1909_p1 = tmp_314_reg_3225;

assign zext_ln1691_170_fu_1945_p1 = tmp_315_reg_3241;

assign zext_ln1691_171_fu_1981_p1 = tmp_316_reg_3257;

assign zext_ln1691_172_fu_2017_p1 = tmp_317_reg_3273;

assign zext_ln1691_173_fu_2091_p1 = tmp_318_fu_2083_p3;

assign zext_ln1691_174_fu_2155_p1 = tmp_319_fu_2147_p3;

assign zext_ln1691_175_fu_2219_p1 = tmp_320_fu_2211_p3;

assign zext_ln1691_176_fu_2283_p1 = tmp_321_fu_2275_p3;

assign zext_ln1691_177_fu_2347_p1 = tmp_322_fu_2339_p3;

assign zext_ln1691_178_fu_2401_p1 = tmp_323_fu_2393_p3;

assign zext_ln1691_179_fu_2455_p1 = tmp_324_fu_2447_p3;

assign zext_ln1691_180_fu_2509_p1 = tmp_325_fu_2501_p3;

assign zext_ln1691_181_fu_2614_p1 = tmp_326_fu_2606_p3;

assign zext_ln1691_182_fu_2654_p1 = tmp_327_fu_2646_p3;

assign zext_ln1691_183_fu_2694_p1 = tmp_328_fu_2686_p3;

assign zext_ln1691_184_fu_2734_p1 = tmp_329_fu_2726_p3;

assign zext_ln1691_185_fu_2781_p1 = tmp_330_fu_2773_p3;

assign zext_ln1691_186_fu_2795_p1 = add_ln229_232_fu_2790_p2;

assign zext_ln1691_187_fu_2807_p1 = tmp_331_fu_2799_p3;

assign zext_ln1691_188_fu_2839_p1 = tmp_332_reg_3417;

assign zext_ln1691_fu_1477_p1 = tmp_reg_3018;

assign zext_ln229_20_fu_1516_p1 = tmp_303_reg_3039;

assign zext_ln229_21_fu_1552_p1 = tmp_304_reg_3060;

assign zext_ln229_22_fu_1588_p1 = tmp_305_reg_3081;

assign zext_ln229_23_fu_1624_p1 = tmp_306_reg_3097;

assign zext_ln229_24_fu_1660_p1 = tmp_307_reg_3113;

assign zext_ln229_25_fu_1696_p1 = tmp_308_reg_3129;

assign zext_ln229_26_fu_1732_p1 = tmp_309_reg_3145;

assign zext_ln229_27_fu_1768_p1 = tmp_310_reg_3161;

assign zext_ln229_28_fu_1804_p1 = tmp_311_reg_3177;

assign zext_ln229_29_fu_1840_p1 = tmp_312_reg_3193;

assign zext_ln229_30_fu_1876_p1 = tmp_313_reg_3209;

assign zext_ln229_31_fu_1912_p1 = tmp_314_reg_3225;

assign zext_ln229_32_fu_1948_p1 = tmp_315_reg_3241;

assign zext_ln229_33_fu_1984_p1 = tmp_316_reg_3257;

assign zext_ln229_34_fu_2020_p1 = tmp_317_reg_3273;

assign zext_ln229_35_fu_2525_p1 = tmp_318_reg_3319;

assign zext_ln229_36_fu_2538_p1 = tmp_319_reg_3329;

assign zext_ln229_37_fu_2551_p1 = tmp_320_reg_3339;

assign zext_ln229_38_fu_2564_p1 = tmp_321_reg_3349;

assign zext_ln229_fu_1480_p1 = tmp_reg_3018;

assign zext_ln885_155_fu_2073_p1 = tmp_124_i_fu_2065_p3;

assign zext_ln885_156_fu_2125_p1 = tmp_125_i_fu_2117_p3;

assign zext_ln885_157_fu_2137_p1 = tmp_126_i_fu_2129_p3;

assign zext_ln885_158_fu_2189_p1 = tmp_127_i_fu_2181_p3;

assign zext_ln885_159_fu_2201_p1 = tmp_128_i_fu_2193_p3;

assign zext_ln885_160_fu_2253_p1 = tmp_129_i_fu_2245_p3;

assign zext_ln885_161_fu_2265_p1 = tmp_130_i_fu_2257_p3;

assign zext_ln885_162_fu_2317_p1 = tmp_131_i_fu_2309_p3;

assign zext_ln885_163_fu_2329_p1 = tmp_132_i_fu_2321_p3;

assign zext_ln885_164_fu_2577_p1 = add_ln229_224_reg_3359;

assign zext_ln885_165_fu_2371_p1 = tmp_133_i_fu_2363_p3;

assign zext_ln885_166_fu_2383_p1 = tmp_134_i_fu_2375_p3;

assign zext_ln885_167_fu_2580_p1 = add_ln229_225_reg_3365;

assign zext_ln885_168_fu_2425_p1 = tmp_135_i_fu_2417_p3;

assign zext_ln885_169_fu_2437_p1 = tmp_136_i_fu_2429_p3;

assign zext_ln885_170_fu_2583_p1 = add_ln229_226_reg_3371;

assign zext_ln885_171_fu_2479_p1 = tmp_137_i_fu_2471_p3;

assign zext_ln885_172_fu_2491_p1 = tmp_138_i_fu_2483_p3;

assign zext_ln885_173_fu_2586_p1 = add_ln229_227_reg_3377;

assign zext_ln885_174_fu_2596_p1 = tmp_139_i_fu_2589_p3;

assign zext_ln885_175_fu_2749_p1 = add_ln229_228_reg_3383;

assign zext_ln885_176_fu_2636_p1 = tmp_140_i_fu_2629_p3;

assign zext_ln885_177_fu_2752_p1 = add_ln229_229_reg_3389;

assign zext_ln885_178_fu_2676_p1 = tmp_141_i_fu_2669_p3;

assign zext_ln885_179_fu_2755_p1 = add_ln229_230_reg_3395;

assign zext_ln885_180_fu_2716_p1 = tmp_142_i_fu_2709_p3;

assign zext_ln885_181_fu_2758_p1 = add_ln229_231_reg_3401;

assign zext_ln885_182_fu_2821_p1 = add_ln229_233_fu_2816_p2;

assign zext_ln885_fu_2061_p1 = tmp_123_i_fu_2053_p3;

endmodule //toe_top_finalize_ipv4_checksum_32_s
