; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_leaky_relu_11(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = icmp slt i32 %7, 2048, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = lshr i32 %9, 5, !dbg !12
  %12 = and i32 %9, 63, !dbg !12
  %13 = shl i32 %7, 6, !dbg !13
  %14 = or disjoint i32 %13, %12, !dbg !14
  %15 = sext i32 %14 to i64, !dbg !15
  %16 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !15
  %17 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %16, i1 %8, i32 0, i1 %8) #5, !dbg !16
  %18 = bitcast i32 %17 to float, !dbg !16
  %19 = select i1 %8, float %18, float 0.000000e+00, !dbg !17
  %20 = bitcast float %19 to i32, !dbg !18
  %21 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %20, i32 16, i32 31), !dbg !18
  %22 = bitcast i32 %21 to float, !dbg !18
  %23 = fadd float %19, %22, !dbg !22
  %24 = bitcast float %23 to i32, !dbg !18
  %25 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %24, i32 8, i32 31), !dbg !18
  %26 = bitcast i32 %25 to float, !dbg !18
  %27 = fadd float %23, %26, !dbg !22
  %28 = bitcast float %27 to i32, !dbg !18
  %29 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %28, i32 4, i32 31), !dbg !18
  %30 = bitcast i32 %29 to float, !dbg !18
  %31 = fadd float %27, %30, !dbg !22
  %32 = bitcast float %31 to i32, !dbg !18
  %33 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %32, i32 2, i32 31), !dbg !18
  %34 = bitcast i32 %33 to float, !dbg !18
  %35 = fadd float %31, %34, !dbg !22
  %36 = bitcast float %35 to i32, !dbg !18
  %37 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %36, i32 1, i32 31), !dbg !18
  %38 = bitcast i32 %37 to float, !dbg !18
  %39 = fadd float %35, %38, !dbg !22
  %40 = icmp eq i32 %10, 0, !dbg !18
  %41 = and i32 %11, 1, !dbg !18
  %42 = zext nneg i32 %41 to i64, !dbg !18
  %43 = getelementptr float, ptr addrspace(3) @global_smem, i64 %42, !dbg !18
  %44 = bitcast float %39 to <1 x i32>, !dbg !18
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %43, <1 x i32> %44, i1 %40) #5, !dbg !18
  tail call void @llvm.nvvm.barrier0(), !dbg !18
  %45 = icmp slt i32 %9, 2, !dbg !18
  %46 = sext i32 %9 to i64, !dbg !18
  %47 = getelementptr float, ptr addrspace(3) @global_smem, i64 %46, !dbg !18
  %48 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %47, i1 %45) #5, !dbg !18
  %49 = bitcast i32 %48 to float, !dbg !18
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %48, i32 1, i32 31), !dbg !18
  %51 = bitcast i32 %50 to float, !dbg !18
  %52 = fadd float %49, %51, !dbg !22
  %53 = and i32 %9, 1, !dbg !18
  %54 = icmp eq i32 %53, 0, !dbg !18
  %55 = and i1 %45, %54, !dbg !18
  %56 = bitcast float %52 to <1 x i32>, !dbg !18
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %47, <1 x i32> %56, i1 %55) #5, !dbg !18
  tail call void @llvm.nvvm.barrier0(), !dbg !18
  %57 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !18
  %58 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %57, float 6.400000e+01) #5, !dbg !24
  %59 = fsub float %18, %58, !dbg !25
  %60 = fmul float %59, %59, !dbg !26
  %61 = select i1 %8, float %60, float 0.000000e+00, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %62 = bitcast float %61 to i32, !dbg !28
  %63 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %62, i32 16, i32 31), !dbg !28
  %64 = bitcast i32 %63 to float, !dbg !28
  %65 = fadd float %61, %64, !dbg !30
  %66 = bitcast float %65 to i32, !dbg !28
  %67 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %66, i32 8, i32 31), !dbg !28
  %68 = bitcast i32 %67 to float, !dbg !28
  %69 = fadd float %65, %68, !dbg !30
  %70 = bitcast float %69 to i32, !dbg !28
  %71 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %70, i32 4, i32 31), !dbg !28
  %72 = bitcast i32 %71 to float, !dbg !28
  %73 = fadd float %69, %72, !dbg !30
  %74 = bitcast float %73 to i32, !dbg !28
  %75 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %74, i32 2, i32 31), !dbg !28
  %76 = bitcast i32 %75 to float, !dbg !28
  %77 = fadd float %73, %76, !dbg !30
  %78 = bitcast float %77 to i32, !dbg !28
  %79 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %78, i32 1, i32 31), !dbg !28
  %80 = bitcast i32 %79 to float, !dbg !28
  %81 = fadd float %77, %80, !dbg !30
  %82 = bitcast float %81 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %43, <1 x i32> %82, i1 %40) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %83 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %47, i1 %45) #5, !dbg !28
  %84 = bitcast i32 %83 to float, !dbg !28
  %85 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %83, i32 1, i32 31), !dbg !28
  %86 = bitcast i32 %85 to float, !dbg !28
  %87 = fadd float %84, %86, !dbg !30
  %88 = bitcast float %87 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %47, <1 x i32> %88, i1 %55) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %89 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !28
  %90 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %89, float 6.400000e+01) #5, !dbg !31
  %91 = fadd float %90, 0x3EE4F8B580000000, !dbg !32
  %92 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !33
  %.not.i = icmp eq i32 %92, 0, !dbg !33
  br i1 %.not.i, label %95, label %93, !dbg !33

93:                                               ; preds = %6
  %94 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %91), !dbg !33
  br label %__nv_rsqrtf.exit, !dbg !33

95:                                               ; preds = %6
  %96 = tail call float @llvm.nvvm.rsqrt.approx.f(float %91), !dbg !33
  br label %__nv_rsqrtf.exit, !dbg !33

__nv_rsqrtf.exit:                                 ; preds = %93, %95
  %.0.i = phi float [ %94, %93 ], [ %96, %95 ], !dbg !33
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !33
  %.not.i1 = icmp eq i32 %97, 0, !dbg !33
  br i1 %.not.i1, label %100, label %98, !dbg !33

98:                                               ; preds = %__nv_rsqrtf.exit
  %99 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %91), !dbg !33
  br label %__nv_rsqrtf.exit3, !dbg !33

100:                                              ; preds = %__nv_rsqrtf.exit
  %101 = tail call float @llvm.nvvm.rsqrt.approx.f(float %91), !dbg !33
  br label %__nv_rsqrtf.exit3, !dbg !33

__nv_rsqrtf.exit3:                                ; preds = %98, %100
  %.0.i2 = phi float [ %99, %98 ], [ %101, %100 ], !dbg !33
  %102 = fmul float %59, %.0.i2, !dbg !34
  %103 = fcmp ogt float %102, 0.000000e+00, !dbg !35
  %104 = fmul float %102, 0x3FC99999A0000000, !dbg !36
  %105 = select i1 %103, float %102, float %104, !dbg !37
  %106 = getelementptr float, ptr addrspace(1) %2, i64 %15, !dbg !38
  %107 = bitcast float %105 to i32, !dbg !39
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %107, ptr addrspace(1) %106, i1 %8) #5, !dbg !39
  %108 = sext i32 %7 to i64, !dbg !40
  %109 = getelementptr float, ptr addrspace(1) %3, i64 %108, !dbg !40
  %110 = icmp eq i32 %12, 0, !dbg !41
  %111 = bitcast float %.0.i to i32, !dbg !41
  %112 = and i1 %110, %8, !dbg !41
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %111, ptr addrspace(1) %109, i1 %112) #5, !dbg !41
  %113 = getelementptr float, ptr addrspace(1) %1, i64 %108, !dbg !42
  %114 = bitcast float %58 to i32, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %114, ptr addrspace(1) %113, i1 %112) #5, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cshrnh4r4hfjtfuy3vad6pxf4cldfijpeolmc5obxyuvuz3myvib.py", directory: "inductor_cache/sh")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_leaky_relu_11, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_leaky_relu_11, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_leaky_relu_11", linkageName: "triton_per_fused__native_batch_norm_legit_leaky_relu_11", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 38, scope: !7)
!14 = !DILocation(line: 31, column: 35, scope: !7)
!15 = !DILocation(line: 31, column: 30, scope: !7)
!16 = !DILocation(line: 31, column: 43, scope: !7)
!17 = !DILocation(line: 35, column: 33, scope: !7)
!18 = !DILocation(line: 267, column: 36, scope: !19, inlinedAt: !21)
!19 = distinct !DILexicalBlockFile(scope: !7, file: !20, discriminator: 0)
!20 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!21 = !DILocation(line: 36, column: 24, scope: !7)
!22 = !DILocation(line: 256, column: 15, scope: !23, inlinedAt: !21)
!23 = distinct !DILexicalBlockFile(scope: !19, file: !20, discriminator: 0)
!24 = !DILocation(line: 39, column: 19, scope: !7)
!25 = !DILocation(line: 40, column: 19, scope: !7)
!26 = !DILocation(line: 41, column: 20, scope: !7)
!27 = !DILocation(line: 43, column: 35, scope: !7)
!28 = !DILocation(line: 267, column: 36, scope: !19, inlinedAt: !29)
!29 = !DILocation(line: 44, column: 26, scope: !7)
!30 = !DILocation(line: 256, column: 15, scope: !23, inlinedAt: !29)
!31 = !DILocation(line: 47, column: 20, scope: !7)
!32 = !DILocation(line: 49, column: 20, scope: !7)
!33 = !DILocation(line: 50, column: 28, scope: !7)
!34 = !DILocation(line: 51, column: 20, scope: !7)
!35 = !DILocation(line: 53, column: 20, scope: !7)
!36 = !DILocation(line: 55, column: 20, scope: !7)
!37 = !DILocation(line: 56, column: 35, scope: !7)
!38 = !DILocation(line: 57, column: 25, scope: !7)
!39 = !DILocation(line: 57, column: 45, scope: !7)
!40 = !DILocation(line: 58, column: 25, scope: !7)
!41 = !DILocation(line: 58, column: 37, scope: !7)
!42 = !DILocation(line: 59, column: 25, scope: !7)
!43 = !DILocation(line: 59, column: 37, scope: !7)
!44 = !DILocation(line: 59, column: 4, scope: !7)
