Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 23:46:47 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                 1061        0.092        0.000                      0                 1061        3.750        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.014        0.000                      0                 1057        0.092        0.000                      0                 1057        3.750        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.248        0.000                      0                    4        0.924        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 2.468ns (26.867%)  route 6.718ns (73.133%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=119, routed)         1.400     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.158 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.645     7.803    sm/out_sig0_carry_i_44_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.332     8.135 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.965     9.099    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_10/O
                         net (fo=104, routed)         1.049    10.272    L_reg/M_sm_ra1[2]
    SLICE_X44Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.396 r  L_reg/out_sig0_carry__0_i_1/O
                         net (fo=1, routed)           0.702    11.098    alum/ram_reg_i_33[3]
    SLICE_X47Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.483 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.483    alum/out_sig0_carry__0_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.796 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.643    12.438    sm/ram_reg_i_19_0[8]
    SLICE_X48Y45         LUT5 (Prop_lut5_I3_O)        0.306    12.744 f  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.162    12.906    sm/ram_reg_i_60_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.030 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.509    13.539    sm/D_registers_q_reg[3][11]
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.152    13.691 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.645    14.335    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    14.350    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 1.912ns (19.480%)  route 7.903ns (80.520%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=119, routed)         1.400     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.158 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.645     7.803    sm/out_sig0_carry_i_44_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.332     8.135 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.965     9.099    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_10/O
                         net (fo=104, routed)         1.346    10.569    L_reg/M_sm_ra1[2]
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    10.693 r  L_reg/D_states_q[7]_i_55/O
                         net (fo=3, routed)           0.999    11.692    L_reg/D_registers_q_reg[3][0]_2
    SLICE_X55Y38         LUT3 (Prop_lut3_I2_O)        0.150    11.842 r  L_reg/D_states_q[7]_i_28/O
                         net (fo=6, routed)           0.672    12.514    sm/D_states_q[2]_i_3_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I4_O)        0.326    12.840 f  sm/D_states_q[4]_i_14/O
                         net (fo=1, routed)           0.321    13.161    sm/D_states_q[4]_i_14_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.285 f  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           1.028    14.313    sm/D_states_q[4]_i_3_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.437 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.527    14.964    sm/D_states_d__0[4]
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.447    14.852    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)       -0.081    15.009    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 2.574ns (27.616%)  route 6.747ns (72.384%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X49Y41         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDSE (Prop_fdse_C_Q)         0.456     5.609 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=119, routed)         0.967     6.576    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.700 f  sm/D_accel_q[3]_i_145/O
                         net (fo=3, routed)           0.586     7.286    sm/D_accel_q[3]_i_145_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  sm/out_sig0_carry__0_i_57/O
                         net (fo=1, routed)           0.573     7.983    sm/out_sig0_carry__0_i_57_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  sm/out_sig0_carry__0_i_53/O
                         net (fo=1, routed)           0.149     8.256    sm/out_sig0_carry__0_i_53_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=13, routed)          0.759     9.139    L_reg/M_sm_ra2[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.263 f  L_reg/out_sig0_carry_i_30/O
                         net (fo=7, routed)           0.884    10.148    sm/M_sm_rd2[2]
    SLICE_X48Y43         LUT3 (Prop_lut3_I2_O)        0.124    10.272 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.666    10.938    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    11.062 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    11.062    alum/ram_reg_i_41_2[2]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.442 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.442    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.757 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.726    12.483    sm/ram_reg_i_19_1[4]
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.307    12.790 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.285    13.075    sm/ram_reg_i_68_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.199 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.478    13.677    sm/D_registers_q_reg[3][7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.801 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.673    14.474    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.572    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 2.448ns (26.300%)  route 6.860ns (73.700%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=119, routed)         1.400     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.158 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.645     7.803    sm/out_sig0_carry_i_44_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.332     8.135 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.965     9.099    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_10/O
                         net (fo=104, routed)         0.841    10.064    L_reg/M_sm_ra1[2]
    SLICE_X42Y44         MUXF7 (Prop_muxf7_S_O)       0.292    10.356 r  L_reg/ram_reg_i_18/O
                         net (fo=13, routed)          1.212    11.568    sm/M_alum_a[12]
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.297    11.865 r  sm/i__carry__2_i_2/O
                         net (fo=2, routed)           0.000    11.865    alum/ram_reg_i_56_1[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.117 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.629    12.746    alum/p_0_in
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.295    13.041 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.154    13.195    sm/ram_reg_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.319 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.287    13.606    display/ram_reg
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.730 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.727    14.457    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 2.574ns (27.673%)  route 6.728ns (72.327%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X49Y41         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDSE (Prop_fdse_C_Q)         0.456     5.609 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=119, routed)         0.967     6.576    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.700 f  sm/D_accel_q[3]_i_145/O
                         net (fo=3, routed)           0.586     7.286    sm/D_accel_q[3]_i_145_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  sm/out_sig0_carry__0_i_57/O
                         net (fo=1, routed)           0.573     7.983    sm/out_sig0_carry__0_i_57_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  sm/out_sig0_carry__0_i_53/O
                         net (fo=1, routed)           0.149     8.256    sm/out_sig0_carry__0_i_53_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=13, routed)          0.759     9.139    L_reg/M_sm_ra2[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.263 f  L_reg/out_sig0_carry_i_30/O
                         net (fo=7, routed)           0.884    10.148    sm/M_sm_rd2[2]
    SLICE_X48Y43         LUT3 (Prop_lut3_I2_O)        0.124    10.272 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.666    10.938    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    11.062 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    11.062    alum/ram_reg_i_41_2[2]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.442 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.442    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.757 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.726    12.483    sm/ram_reg_i_19_1[4]
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.307    12.790 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.285    13.075    sm/ram_reg_i_68_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.199 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.317    13.516    display/ram_reg_5
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.640 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.815    14.455    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.572    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 2.448ns (26.485%)  route 6.795ns (73.515%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=119, routed)         1.400     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.158 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.645     7.803    sm/out_sig0_carry_i_44_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.332     8.135 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.965     9.099    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_10/O
                         net (fo=104, routed)         0.841    10.064    L_reg/M_sm_ra1[2]
    SLICE_X42Y44         MUXF7 (Prop_muxf7_S_O)       0.292    10.356 r  L_reg/ram_reg_i_18/O
                         net (fo=13, routed)          1.212    11.568    sm/M_alum_a[12]
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.297    11.865 r  sm/i__carry__2_i_2/O
                         net (fo=2, routed)           0.000    11.865    alum/ram_reg_i_56_1[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.117 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.629    12.746    alum/p_0_in
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.295    13.041 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.154    13.195    sm/ram_reg_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.319 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.373    13.692    sm/ram_reg_i_56
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.816 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.577    14.392    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 1.808ns (18.408%)  route 8.014ns (81.592%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=119, routed)         1.400     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.158 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.645     7.803    sm/out_sig0_carry_i_44_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.332     8.135 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.965     9.099    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_10/O
                         net (fo=104, routed)         1.340    10.563    sm/M_sm_ra1[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.687 r  sm/D_states_q[1]_i_57/O
                         net (fo=1, routed)           0.944    11.632    sm/D_states_q[1]_i_57_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.756 f  sm/D_states_q[1]_i_46/O
                         net (fo=2, routed)           0.880    12.635    sm/D_states_q[1]_i_46_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.759 r  sm/D_states_q[1]_i_29/O
                         net (fo=1, routed)           0.490    13.249    sm/D_states_q[1]_i_29_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.373 r  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.671    14.044    sm/D_states_q[1]_i_10_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    14.168 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.679    14.847    sm/D_states_q[1]_i_2_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.971 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    14.971    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.446    14.851    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X47Y39         FDRE (Setup_fdre_C_D)        0.032    15.146    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 1.914ns (19.955%)  route 7.678ns (80.045%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=119, routed)         1.400     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.158 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.645     7.803    sm/out_sig0_carry_i_44_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.332     8.135 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.965     9.099    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_10/O
                         net (fo=104, routed)         1.651    10.875    L_reg/M_sm_ra1[2]
    SLICE_X49Y45         LUT5 (Prop_lut5_I3_O)        0.152    11.027 f  L_reg/D_states_q[6]_i_12/O
                         net (fo=4, routed)           0.840    11.867    L_reg/D_states_q[6]_i_12_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.326    12.193 r  L_reg/D_states_q[6]_i_6/O
                         net (fo=2, routed)           0.314    12.507    L_reg/D_states_q[6]_i_6_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.631 r  L_reg/D_states_q[7]_i_14/O
                         net (fo=1, routed)           0.432    13.063    sm/D_states_q_reg[3]_rep__1_1
    SLICE_X52Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.187 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.427    13.614    sm/D_states_q[7]_i_3_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          1.003    14.741    sm/D_states_q[7]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.447    14.852    sm/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X46Y42         FDRE (Setup_fdre_C_CE)      -0.169    14.921    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 2.609ns (28.255%)  route 6.625ns (71.745%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X49Y41         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDSE (Prop_fdse_C_Q)         0.456     5.609 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=119, routed)         0.967     6.576    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.700 f  sm/D_accel_q[3]_i_145/O
                         net (fo=3, routed)           0.586     7.286    sm/D_accel_q[3]_i_145_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  sm/out_sig0_carry__0_i_57/O
                         net (fo=1, routed)           0.573     7.983    sm/out_sig0_carry__0_i_57_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  sm/out_sig0_carry__0_i_53/O
                         net (fo=1, routed)           0.149     8.256    sm/out_sig0_carry__0_i_53_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=13, routed)          0.759     9.139    L_reg/M_sm_ra2[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.263 f  L_reg/out_sig0_carry_i_30/O
                         net (fo=7, routed)           0.884    10.148    sm/M_sm_rd2[2]
    SLICE_X48Y43         LUT3 (Prop_lut3_I2_O)        0.124    10.272 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.666    10.938    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    11.062 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    11.062    alum/ram_reg_i_41_2[2]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.442 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.442    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.559    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.798 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.664    12.462    sm/ram_reg_i_19_1[7]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.301    12.763 f  sm/ram_reg_i_62/O
                         net (fo=1, routed)           0.159    12.922    sm/ram_reg_i_62_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.046 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.477    13.523    display/ram_reg_2
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124    13.647 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.740    14.387    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.572    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 1.914ns (20.045%)  route 7.634ns (79.955%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X47Y39         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=119, routed)         1.400     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.158 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.645     7.803    sm/out_sig0_carry_i_44_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.332     8.135 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.965     9.099    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_10/O
                         net (fo=104, routed)         1.651    10.875    L_reg/M_sm_ra1[2]
    SLICE_X49Y45         LUT5 (Prop_lut5_I3_O)        0.152    11.027 f  L_reg/D_states_q[6]_i_12/O
                         net (fo=4, routed)           0.840    11.867    L_reg/D_states_q[6]_i_12_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.326    12.193 r  L_reg/D_states_q[6]_i_6/O
                         net (fo=2, routed)           0.314    12.507    L_reg/D_states_q[6]_i_6_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.631 r  L_reg/D_states_q[7]_i_14/O
                         net (fo=1, routed)           0.432    13.063    sm/D_states_q_reg[3]_rep__1_1
    SLICE_X52Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.187 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.427    13.614    sm/D_states_q[7]_i_3_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.960    14.698    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.447    14.852    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X45Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.885    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.438%)  route 0.274ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.948    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.438%)  route 0.274ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.948    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.438%)  route 0.274ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.948    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.438%)  route 0.274ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.948    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.767    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.981    aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X37Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.767    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.017    aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0_n_6
    SLICE_X37Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr1/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/D_waddr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  sr1/D_raddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.087     1.738    sr1/D_raddr_q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  sr1/D_waddr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    sr1/D_waddr_q[0]_i_1_n_0
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.121     1.644    sr1/D_waddr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.969%)  route 0.333ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.007    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.857    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.969%)  route 0.333ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.007    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.857    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.969%)  route 0.333ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.007    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.857    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y43   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y47   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y43   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.704ns (13.242%)  route 4.612ns (86.758%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[4]/Q
                         net (fo=294, routed)         2.305     7.911    sm/D_states_q[4]
    SLICE_X54Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.435     9.470    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.594 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.873    10.467    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.445    14.850    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X36Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    14.715    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.704ns (13.242%)  route 4.612ns (86.758%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[4]/Q
                         net (fo=294, routed)         2.305     7.911    sm/D_states_q[4]
    SLICE_X54Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.435     9.470    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.594 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.873    10.467    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.445    14.850    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X36Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    14.715    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.704ns (13.242%)  route 4.612ns (86.758%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[4]/Q
                         net (fo=294, routed)         2.305     7.911    sm/D_states_q[4]
    SLICE_X54Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.435     9.470    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.594 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.873    10.467    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.445    14.850    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X36Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    14.715    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.704ns (13.242%)  route 4.612ns (86.758%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[4]/Q
                         net (fo=294, routed)         2.305     7.911    sm/D_states_q[4]
    SLICE_X54Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.435     9.470    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.594 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.873    10.467    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.445    14.850    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X36Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    14.715    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.525%)  route 0.678ns (78.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=127, routed)         0.377     2.025    sm/D_states_q_reg[0]_rep_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.070 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.301     2.371    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.525%)  route 0.678ns (78.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=127, routed)         0.377     2.025    sm/D_states_q_reg[0]_rep_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.070 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.301     2.371    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.525%)  route 0.678ns (78.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=127, routed)         0.377     2.025    sm/D_states_q_reg[0]_rep_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.070 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.301     2.371    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.525%)  route 0.678ns (78.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=127, routed)         0.377     2.025    sm/D_states_q_reg[0]_rep_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.070 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.301     2.371    fifo_reset_cond/AS[0]
    SLICE_X36Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.924    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.636ns  (logic 10.656ns (30.764%)  route 23.981ns (69.236%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=5 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          2.026     7.654    L_reg/Q[8]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.295     7.949 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.505     8.455    L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.579 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.680     9.259    L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.383 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           1.172    10.555    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.148    10.703 r  L_reg/L_346b5d69_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.017    11.720    L_reg/L_346b5d69_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.328    12.048 r  L_reg/L_346b5d69_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.048    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.598 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.598    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           1.127    14.173    L_reg/L_346b5d69_remainder0_3[9]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.303    14.476 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.613    15.089    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.150    15.239 f  L_reg/i__carry_i_20__4/O
                         net (fo=10, routed)          0.900    16.139    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.348    16.487 r  L_reg/i__carry_i_23__3/O
                         net (fo=3, routed)           0.702    17.189    L_reg/i__carry_i_23__3_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.313 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=2, routed)           0.815    18.128    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.124    18.252 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.985    19.237    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.361 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.645    20.007    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124    20.131 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.131    timerseg_driver/decimal_renderer/i__carry_i_18__3_0[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.532 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.532    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.866 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.447    21.313    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.303    21.616 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           1.107    22.723    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.124    22.847 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.949    23.796    L_reg/i__carry_i_17__1_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.920 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.937    24.857    L_reg/i__carry_i_29__1_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.152    25.009 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           0.476    25.485    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326    25.811 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.612    26.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.943 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.182 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.844    28.026    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.301    28.327 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.585    28.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124    29.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.527    29.563    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124    29.687 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.801    30.488    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    30.612 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.277    31.890    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    32.014 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.229    36.243    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.787 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.787    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.461ns  (logic 10.638ns (30.869%)  route 23.823ns (69.131%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=5 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          2.026     7.654    L_reg/Q[8]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.295     7.949 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.505     8.455    L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.579 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.680     9.259    L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.383 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           1.172    10.555    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.148    10.703 r  L_reg/L_346b5d69_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.017    11.720    L_reg/L_346b5d69_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.328    12.048 r  L_reg/L_346b5d69_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.048    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.598 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.598    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           1.127    14.173    L_reg/L_346b5d69_remainder0_3[9]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.303    14.476 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.613    15.089    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.150    15.239 f  L_reg/i__carry_i_20__4/O
                         net (fo=10, routed)          0.900    16.139    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.348    16.487 r  L_reg/i__carry_i_23__3/O
                         net (fo=3, routed)           0.702    17.189    L_reg/i__carry_i_23__3_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.313 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=2, routed)           0.815    18.128    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.124    18.252 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.985    19.237    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.361 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.645    20.007    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124    20.131 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.131    timerseg_driver/decimal_renderer/i__carry_i_18__3_0[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.532 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.532    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.866 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.447    21.313    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.303    21.616 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           1.107    22.723    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.124    22.847 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.949    23.796    L_reg/i__carry_i_17__1_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.920 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.937    24.857    L_reg/i__carry_i_29__1_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.152    25.009 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           0.476    25.485    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326    25.811 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.612    26.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.943 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.182 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.844    28.026    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.301    28.327 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.585    28.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124    29.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.527    29.563    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124    29.687 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.801    30.488    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    30.612 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.263    31.875    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124    31.999 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.086    36.085    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.611 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.611    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.398ns  (logic 10.895ns (31.673%)  route 23.503ns (68.327%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          2.026     7.654    L_reg/Q[8]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.295     7.949 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.505     8.455    L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.579 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.680     9.259    L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.383 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           1.172    10.555    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.148    10.703 r  L_reg/L_346b5d69_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.017    11.720    L_reg/L_346b5d69_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.328    12.048 r  L_reg/L_346b5d69_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.048    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.598 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.598    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           1.127    14.173    L_reg/L_346b5d69_remainder0_3[9]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.303    14.476 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.613    15.089    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.150    15.239 f  L_reg/i__carry_i_20__4/O
                         net (fo=10, routed)          0.900    16.139    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.348    16.487 r  L_reg/i__carry_i_23__3/O
                         net (fo=3, routed)           0.702    17.189    L_reg/i__carry_i_23__3_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.313 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=2, routed)           0.815    18.128    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.124    18.252 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.985    19.237    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.361 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.645    20.007    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124    20.131 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.131    timerseg_driver/decimal_renderer/i__carry_i_18__3_0[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.532 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.532    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.866 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.447    21.313    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.303    21.616 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           1.107    22.723    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.124    22.847 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.949    23.796    L_reg/i__carry_i_17__1_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.920 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.937    24.857    L_reg/i__carry_i_29__1_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.152    25.009 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           0.476    25.485    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326    25.811 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.612    26.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.943 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.182 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.844    28.026    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.301    28.327 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.585    28.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124    29.037 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.667    29.704    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I2_O)        0.152    29.856 f  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.530    30.385    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.332    30.717 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.900    31.618    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.742 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.260    36.001    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.548 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.548    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.263ns  (logic 10.871ns (31.727%)  route 23.392ns (68.273%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=6 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          2.026     7.654    L_reg/Q[8]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.295     7.949 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.505     8.455    L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.579 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.680     9.259    L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.383 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           1.172    10.555    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.148    10.703 r  L_reg/L_346b5d69_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.017    11.720    L_reg/L_346b5d69_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.328    12.048 r  L_reg/L_346b5d69_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.048    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.598 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.598    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           1.127    14.173    L_reg/L_346b5d69_remainder0_3[9]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.303    14.476 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.613    15.089    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.150    15.239 f  L_reg/i__carry_i_20__4/O
                         net (fo=10, routed)          0.900    16.139    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.348    16.487 r  L_reg/i__carry_i_23__3/O
                         net (fo=3, routed)           0.702    17.189    L_reg/i__carry_i_23__3_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.313 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=2, routed)           0.815    18.128    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.124    18.252 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.985    19.237    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.361 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.645    20.007    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124    20.131 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.131    timerseg_driver/decimal_renderer/i__carry_i_18__3_0[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.532 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.532    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.866 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.447    21.313    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.303    21.616 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           1.107    22.723    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.124    22.847 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.949    23.796    L_reg/i__carry_i_17__1_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.920 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.937    24.857    L_reg/i__carry_i_29__1_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.152    25.009 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           0.476    25.485    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326    25.811 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.612    26.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.943 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.182 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.844    28.026    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.301    28.327 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.585    28.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124    29.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.667    29.704    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I2_O)        0.152    29.856 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.530    30.385    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.332    30.717 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.426    32.144    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.124    32.268 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.623    35.891    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    39.413 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.413    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.202ns  (logic 10.691ns (31.260%)  route 23.510ns (68.740%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=5 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          2.026     7.654    L_reg/Q[8]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.295     7.949 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.505     8.455    L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.579 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.680     9.259    L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.383 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           1.172    10.555    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.148    10.703 r  L_reg/L_346b5d69_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.017    11.720    L_reg/L_346b5d69_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.328    12.048 r  L_reg/L_346b5d69_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.048    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.598 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.598    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           1.127    14.173    L_reg/L_346b5d69_remainder0_3[9]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.303    14.476 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.613    15.089    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.150    15.239 f  L_reg/i__carry_i_20__4/O
                         net (fo=10, routed)          0.900    16.139    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.348    16.487 r  L_reg/i__carry_i_23__3/O
                         net (fo=3, routed)           0.702    17.189    L_reg/i__carry_i_23__3_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.313 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=2, routed)           0.815    18.128    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.124    18.252 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.985    19.237    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.361 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.645    20.007    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124    20.131 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.131    timerseg_driver/decimal_renderer/i__carry_i_18__3_0[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.532 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.532    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.866 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.447    21.313    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.303    21.616 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           1.107    22.723    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.124    22.847 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.949    23.796    L_reg/i__carry_i_17__1_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.920 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.937    24.857    L_reg/i__carry_i_29__1_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.152    25.009 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           0.476    25.485    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326    25.811 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.612    26.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.943 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.182 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.844    28.026    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.301    28.327 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.585    28.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124    29.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.527    29.563    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124    29.687 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.801    30.488    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    30.612 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.183    31.796    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    31.920 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.853    35.773    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.352 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.352    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.045ns  (logic 10.898ns (32.011%)  route 23.147ns (67.989%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT4=9 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=13, routed)          2.082     7.652    L_reg/D_registers_q_reg[4][11]_0[5]
    SLICE_X53Y50         LUT5 (Prop_lut5_I4_O)        0.327     7.979 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.904     8.883    L_reg/L_346b5d69_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I3_O)        0.326     9.209 f  L_reg/L_346b5d69_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.983    10.192    L_reg/L_346b5d69_remainder0__0_carry_i_12__0_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.316 f  L_reg/L_346b5d69_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.693    11.009    L_reg/L_346b5d69_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I0_O)        0.150    11.159 r  L_reg/L_346b5d69_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.673    11.831    L_reg/L_346b5d69_remainder0__0_carry_i_8__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.326    12.157 r  L_reg/L_346b5d69_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.157    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.537 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.654 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.655    bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.978 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.810    13.788    L_reg/L_346b5d69_remainder0_1[9]
    SLICE_X51Y51         LUT5 (Prop_lut5_I3_O)        0.306    14.094 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.823    14.917    L_reg/i__carry__0_i_23_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    15.069 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.449    15.518    L_reg/i__carry__0_i_22_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.844 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.990    16.834    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.958 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           0.682    17.639    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.149    17.788 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.632    18.421    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.332    18.753 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.973    19.726    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.850 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    19.850    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.251 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.251    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.490 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.284    21.774    L_reg/L_346b5d69_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.302    22.076 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          1.329    23.405    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.529 r  L_reg/bseg_OBUF[10]_inst_i_39/O
                         net (fo=5, routed)           0.862    24.391    L_reg/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.150    24.541 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.485    25.026    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.328    25.354 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.113    26.467    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.591 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.591    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.141    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.255    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.477 f  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.541    29.018    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.299    29.317 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.433    29.751    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.605    30.480    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124    30.604 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.809    31.413    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    31.537 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.014    32.551    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.124    32.675 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.977    35.652    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.196 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.196    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.033ns  (logic 11.124ns (32.685%)  route 22.909ns (67.315%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT4=9 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=13, routed)          2.082     7.652    L_reg/D_registers_q_reg[4][11]_0[5]
    SLICE_X53Y50         LUT5 (Prop_lut5_I4_O)        0.327     7.979 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.904     8.883    L_reg/L_346b5d69_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I3_O)        0.326     9.209 f  L_reg/L_346b5d69_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.983    10.192    L_reg/L_346b5d69_remainder0__0_carry_i_12__0_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.316 f  L_reg/L_346b5d69_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.693    11.009    L_reg/L_346b5d69_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I0_O)        0.150    11.159 r  L_reg/L_346b5d69_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.673    11.831    L_reg/L_346b5d69_remainder0__0_carry_i_8__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.326    12.157 r  L_reg/L_346b5d69_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.157    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.537 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.654 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.655    bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.978 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.810    13.788    L_reg/L_346b5d69_remainder0_1[9]
    SLICE_X51Y51         LUT5 (Prop_lut5_I3_O)        0.306    14.094 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.823    14.917    L_reg/i__carry__0_i_23_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    15.069 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.449    15.518    L_reg/i__carry__0_i_22_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.844 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.990    16.834    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.958 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           0.682    17.639    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.149    17.788 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.632    18.421    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.332    18.753 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.973    19.726    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.850 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    19.850    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.251 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.251    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.490 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.284    21.774    L_reg/L_346b5d69_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.302    22.076 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          1.329    23.405    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.529 r  L_reg/bseg_OBUF[10]_inst_i_39/O
                         net (fo=5, routed)           0.862    24.391    L_reg/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.150    24.541 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.485    25.026    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.328    25.354 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.113    26.467    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.591 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.591    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.141    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.255    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.477 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.541    29.018    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.299    29.317 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.433    29.751    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124    29.875 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.605    30.480    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124    30.604 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.809    31.413    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    31.537 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.014    32.551    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.153    32.704 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.739    35.443    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    39.184 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.184    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.920ns  (logic 10.686ns (31.503%)  route 23.234ns (68.497%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=5 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          2.026     7.654    L_reg/Q[8]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.295     7.949 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.505     8.455    L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.579 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.680     9.259    L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.383 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           1.172    10.555    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.148    10.703 r  L_reg/L_346b5d69_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.017    11.720    L_reg/L_346b5d69_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.328    12.048 r  L_reg/L_346b5d69_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.048    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.598 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.598    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           1.127    14.173    L_reg/L_346b5d69_remainder0_3[9]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.303    14.476 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.613    15.089    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.150    15.239 f  L_reg/i__carry_i_20__4/O
                         net (fo=10, routed)          0.900    16.139    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.348    16.487 r  L_reg/i__carry_i_23__3/O
                         net (fo=3, routed)           0.702    17.189    L_reg/i__carry_i_23__3_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.313 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=2, routed)           0.815    18.128    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.124    18.252 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.985    19.237    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.361 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.645    20.007    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124    20.131 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.131    timerseg_driver/decimal_renderer/i__carry_i_18__3_0[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.532 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.532    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.866 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.447    21.313    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.303    21.616 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           1.107    22.723    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.124    22.847 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.949    23.796    L_reg/i__carry_i_17__1_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.920 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.937    24.857    L_reg/i__carry_i_29__1_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.152    25.009 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           0.476    25.485    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326    25.811 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.612    26.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.943 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.182 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.844    28.026    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.301    28.327 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.585    28.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124    29.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.527    29.563    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124    29.687 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.801    30.488    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    30.612 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.258    31.870    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.994 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.503    35.497    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.071 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.071    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.875ns  (logic 10.865ns (32.073%)  route 23.011ns (67.927%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=6 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          2.026     7.654    L_reg/Q[8]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.295     7.949 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.505     8.455    L_reg/L_346b5d69_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.579 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.680     9.259    L_reg/L_346b5d69_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.383 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           1.172    10.555    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.148    10.703 r  L_reg/L_346b5d69_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.017    11.720    L_reg/L_346b5d69_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.328    12.048 r  L_reg/L_346b5d69_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.048    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.598 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.598    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 f  timerseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           1.127    14.173    L_reg/L_346b5d69_remainder0_3[9]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.303    14.476 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.613    15.089    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.150    15.239 f  L_reg/i__carry_i_20__4/O
                         net (fo=10, routed)          0.900    16.139    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.348    16.487 r  L_reg/i__carry_i_23__3/O
                         net (fo=3, routed)           0.702    17.189    L_reg/i__carry_i_23__3_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.313 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=2, routed)           0.815    18.128    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.124    18.252 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.985    19.237    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.361 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.645    20.007    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124    20.131 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.131    timerseg_driver/decimal_renderer/i__carry_i_18__3_0[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.532 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.532    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.866 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.447    21.313    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.303    21.616 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           1.107    22.723    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.124    22.847 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.949    23.796    L_reg/i__carry_i_17__1_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.920 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.937    24.857    L_reg/i__carry_i_29__1_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.152    25.009 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           0.476    25.485    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326    25.811 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.612    26.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.943 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.182 r  timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.844    28.026    timerseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.301    28.327 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.585    28.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124    29.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.667    29.704    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I2_O)        0.152    29.856 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.530    30.385    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.332    30.717 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.193    31.911    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    32.035 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.474    35.509    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.026 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.026    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.805ns  (logic 11.140ns (32.955%)  route 22.664ns (67.045%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=13, routed)          2.082     7.652    L_reg/D_registers_q_reg[4][11]_0[5]
    SLICE_X53Y50         LUT5 (Prop_lut5_I4_O)        0.327     7.979 r  L_reg/L_346b5d69_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.904     8.883    L_reg/L_346b5d69_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I3_O)        0.326     9.209 f  L_reg/L_346b5d69_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.983    10.192    L_reg/L_346b5d69_remainder0__0_carry_i_12__0_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.316 f  L_reg/L_346b5d69_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.693    11.009    L_reg/L_346b5d69_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I0_O)        0.150    11.159 r  L_reg/L_346b5d69_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.673    11.831    L_reg/L_346b5d69_remainder0__0_carry_i_8__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.326    12.157 r  L_reg/L_346b5d69_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.157    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.537 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.654 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.655    bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__0_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.978 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.810    13.788    L_reg/L_346b5d69_remainder0_1[9]
    SLICE_X51Y51         LUT5 (Prop_lut5_I3_O)        0.306    14.094 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.823    14.917    L_reg/i__carry__0_i_23_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    15.069 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.449    15.518    L_reg/i__carry__0_i_22_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.844 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.990    16.834    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.958 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           0.682    17.639    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.149    17.788 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.632    18.421    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.332    18.753 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.973    19.726    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.850 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    19.850    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.251 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.251    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.490 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.284    21.774    L_reg/L_346b5d69_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.302    22.076 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          1.329    23.405    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.529 r  L_reg/bseg_OBUF[10]_inst_i_39/O
                         net (fo=5, routed)           0.862    24.391    L_reg/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.150    24.541 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.485    25.026    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.328    25.354 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.113    26.467    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.591 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.591    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.141    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.255    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.477 r  bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.541    29.018    bseg_driver/decimal_renderer/L_346b5d69_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.299    29.317 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.433    29.751    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124    29.875 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.611    30.486    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124    30.610 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.966    31.576    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124    31.700 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.621    32.320    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.150    32.470 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.724    35.195    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    38.955 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.955    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.396ns (77.067%)  route 0.415ns (22.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.415     2.116    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.348 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_384029231[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.461ns (71.143%)  route 0.592ns (28.857%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.594     1.538    forLoop_idx_0_384029231[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_384029231[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  forLoop_idx_0_384029231[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.151     1.816    forLoop_idx_0_384029231[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.098     1.914 r  forLoop_idx_0_384029231[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.442     2.356    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.591 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.591    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.477ns (71.338%)  route 0.593ns (28.662%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.146     1.829    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.099     1.928 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.448     2.376    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.606 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.606    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_384029231[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.415ns (66.755%)  route 0.705ns (33.245%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.596     1.540    forLoop_idx_0_384029231[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_384029231[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_384029231[1].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.155     1.836    forLoop_idx_0_384029231[1].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  forLoop_idx_0_384029231[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.550     2.431    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.660 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.660    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.373ns (62.020%)  route 0.841ns (37.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.841     2.491    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.723 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.723    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.386ns (60.735%)  route 0.896ns (39.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.896     2.543    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.788 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.788    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_685399681[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.619ns (33.714%)  route 3.183ns (66.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.503     3.998    forLoop_idx_0_685399681[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.122 r  forLoop_idx_0_685399681[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.679     4.801    forLoop_idx_0_685399681[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_685399681[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.520     4.925    forLoop_idx_0_685399681[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_685399681[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_685399681[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.749ns  (logic 1.625ns (34.210%)  route 3.125ns (65.790%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.489     3.989    forLoop_idx_0_685399681[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.113 r  forLoop_idx_0_685399681[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.636     4.749    forLoop_idx_0_685399681[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_685399681[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    forLoop_idx_0_685399681[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_685399681[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 1.617ns (36.087%)  route 2.864ns (63.913%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.241     3.735    forLoop_idx_0_685399681[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.859 r  forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.623     4.482    forLoop_idx_0_685399681[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.519     4.924    forLoop_idx_0_685399681[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.390ns  (logic 1.628ns (37.078%)  route 2.762ns (62.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.363    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.903     4.390    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.390ns  (logic 1.628ns (37.078%)  route 2.762ns (62.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.363    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.903     4.390    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.390ns  (logic 1.628ns (37.078%)  route 2.762ns (62.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.363    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.903     4.390    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.390ns  (logic 1.628ns (37.078%)  route 2.762ns (62.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.363    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.903     4.390    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.390ns  (logic 1.628ns (37.078%)  route 2.762ns (62.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.363    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.903     4.390    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 1.615ns (38.976%)  route 2.529ns (61.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.175     3.666    forLoop_idx_0_685399681[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.790 r  forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.353     4.143    forLoop_idx_0_685399681[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.519     4.924    forLoop_idx_0_685399681[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.622ns (40.523%)  route 2.381ns (59.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.858     3.357    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.481 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.523     4.004    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_384029231[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.300ns (28.327%)  route 0.758ns (71.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.640     0.894    forLoop_idx_0_384029231[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.939 r  forLoop_idx_0_384029231[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.119     1.058    forLoop_idx_0_384029231[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_384029231[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    forLoop_idx_0_384029231[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_384029231[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_384029231[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.307ns (25.758%)  route 0.885ns (74.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.631     0.893    forLoop_idx_0_384029231[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X61Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.938 r  forLoop_idx_0_384029231[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.254     1.192    forLoop_idx_0_384029231[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_384029231[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.865     2.055    forLoop_idx_0_384029231[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_384029231[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.311ns (24.980%)  route 0.934ns (75.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.744     1.011    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.190     1.246    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.233%)  route 0.950ns (75.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.834     1.093    forLoop_idx_0_685399681[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.138 r  forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.115     1.253    forLoop_idx_0_685399681[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.865     2.055    forLoop_idx_0_685399681[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.316ns (22.507%)  route 1.089ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     1.017    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.062 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.344     1.406    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.316ns (22.507%)  route 1.089ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     1.017    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.062 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.344     1.406    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.316ns (22.507%)  route 1.089ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     1.017    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.062 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.344     1.406    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.316ns (22.507%)  route 1.089ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     1.017    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.062 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.344     1.406    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.316ns (22.507%)  route 1.089ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     1.017    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.062 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.344     1.406    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.306ns (21.730%)  route 1.102ns (78.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.875     1.137    forLoop_idx_0_685399681[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.182 r  forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.227     1.409    forLoop_idx_0_685399681[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.865     2.055    forLoop_idx_0_685399681[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_685399681[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





